[2025-10-27 21:45:56,547] Running step: step_qonnx_to_finn [1/10]
[2025-10-27 21:45:56,547] Running step: step_tidy_up [2/10]
[2025-10-27 21:45:56,570] Running step: step_streamline [3/10]
[2025-10-27 21:45:57,077] /home/changhong/prj/finn_dev/finn/deps/qonnx/src/qonnx/transformation/infer_data_layouts.py:136: UserWarning: Assuming 2D input is NC
[2025-10-27 21:45:57,078]   warnings.warn("Assuming 2D input is NC")
[2025-10-27 21:45:57,079] Running step: step_convert_to_hw [4/10]
[2025-10-27 21:45:57,083] Running step: step_create_dataflow_partition [5/10]
[2025-10-27 21:45:57,086] Running step: step_specialize_layers [6/10]
[2025-10-27 21:45:57,088] Running step: step_target_fps_parallelization [7/10]
[2025-10-27 21:45:57,096] Running step: step_apply_folding_config [8/10]
[2025-10-27 21:45:57,097] Running step: step_minimize_bit_width [9/10]
[2025-10-27 21:45:57,099] /home/changhong/prj/finn_dev/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:492: UserWarning: Clipping some thresholds in MVAU_hls_0
[2025-10-27 21:45:57,099]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-10-27 21:45:57,101] /home/changhong/prj/finn_dev/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:492: UserWarning: Clipping some thresholds in MVAU_hls_1
[2025-10-27 21:45:57,101]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-10-27 21:45:57,102] /home/changhong/prj/finn_dev/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:492: UserWarning: Clipping some thresholds in MVAU_hls_2
[2025-10-27 21:45:57,102]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-10-27 21:45:57,106] Running step: step_generate_estimate_reports [10/10]
[2025-10-27 21:45:57,119] Running step: step_qonnx_to_finn [1/19]
[2025-10-27 21:45:57,120] Running step: step_tidy_up [2/19]
[2025-10-27 21:45:57,145] Running step: step_streamline [3/19]
[2025-10-27 21:45:57,698] Running step: step_convert_to_hw [4/19]
[2025-10-27 21:45:57,703] Running step: step_create_dataflow_partition [5/19]
[2025-10-27 21:45:57,705] Running step: step_specialize_layers [6/19]
[2025-10-27 21:45:57,708] Running step: step_target_fps_parallelization [7/19]
[2025-10-27 21:45:57,715] Running step: step_apply_folding_config [8/19]
[2025-10-27 21:45:57,716] Running step: step_minimize_bit_width [9/19]
[2025-10-27 21:45:57,723] Running step: step_generate_estimate_reports [10/19]
[2025-10-27 21:45:57,724] Running step: step_hw_codegen [11/19]
[2025-10-27 21:45:58,310] Running step: step_hw_ipgen [12/19]
[2025-10-27 21:47:04,721] Running step: step_set_fifo_depths [13/19]
[2025-10-27 21:47:04,737] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_0
[2025-10-27 21:47:04,737]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-27 21:47:04,740] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_1
[2025-10-27 21:47:04,740]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-27 21:47:04,741] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_2
[2025-10-27 21:47:04,741]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-27 21:47:04,741] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_3
[2025-10-27 21:47:04,741]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-27 21:47:04,831] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_3
[2025-10-27 21:47:04,831]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-10-27 21:47:04,832] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_2
[2025-10-27 21:47:04,832]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-10-27 21:47:04,832] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_1
[2025-10-27 21:47:04,832]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-10-27 21:47:04,834] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_0
[2025-10-27 21:47:04,834]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-10-27 21:47:33,266] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28977:8: Duplicate declaration of module: 'dwc_axi'
[2025-10-27 21:47:33,266] 28977 | module dwc_axi #(
[2025-10-27 21:47:33,266]       |        ^~~~~~~
[2025-10-27 21:47:33,266]                  /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23781:8: ... Location of original declaration
[2025-10-27 21:47:33,266] 23781 | module dwc_axi #(
[2025-10-27 21:47:33,266]       |        ^~~~~~~
[2025-10-27 21:47:33,267]                  ... For warning description see https://verilator.org/warn/MODDUP?v=4.224
[2025-10-27 21:47:33,267]                  ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
[2025-10-27 21:47:33,267] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:30585:8: Duplicate declaration of module: 'dwc'
[2025-10-27 21:47:33,267] 30585 | module dwc #(
[2025-10-27 21:47:33,267]       |        ^~~
[2025-10-27 21:47:33,267]                  /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:24161:8: ... Location of original declaration
[2025-10-27 21:47:33,267] 24161 | module dwc #(
[2025-10-27 21:47:33,267]       |        ^~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21832:34: Cell has missing pin: 'awready'
[2025-10-27 21:47:33,267] 21832 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21832:34: Cell has missing pin: 'wready'
[2025-10-27 21:47:33,267] 21832 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21832:34: Cell has missing pin: 'bvalid'
[2025-10-27 21:47:33,267] 21832 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21832:34: Cell has missing pin: 'bresp'
[2025-10-27 21:47:33,267] 21832 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21832:34: Cell has missing pin: 'arready'
[2025-10-27 21:47:33,267] 21832 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21832:34: Cell has missing pin: 'rvalid'
[2025-10-27 21:47:33,267] 21832 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21832:34: Cell has missing pin: 'rresp'
[2025-10-27 21:47:33,267] 21832 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21832:34: Cell has missing pin: 'rdata'
[2025-10-27 21:47:33,267] 21832 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21901:34: Cell has missing pin: 'awready'
[2025-10-27 21:47:33,267] 21901 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21901:34: Cell has missing pin: 'wready'
[2025-10-27 21:47:33,267] 21901 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21901:34: Cell has missing pin: 'bvalid'
[2025-10-27 21:47:33,267] 21901 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21901:34: Cell has missing pin: 'bresp'
[2025-10-27 21:47:33,267] 21901 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21901:34: Cell has missing pin: 'arready'
[2025-10-27 21:47:33,267] 21901 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21901:34: Cell has missing pin: 'rvalid'
[2025-10-27 21:47:33,267] 21901 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21901:34: Cell has missing pin: 'rresp'
[2025-10-27 21:47:33,267] 21901 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21901:34: Cell has missing pin: 'rdata'
[2025-10-27 21:47:33,267] 21901 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21970:34: Cell has missing pin: 'awready'
[2025-10-27 21:47:33,267] 21970 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21970:34: Cell has missing pin: 'wready'
[2025-10-27 21:47:33,267] 21970 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21970:34: Cell has missing pin: 'bvalid'
[2025-10-27 21:47:33,267] 21970 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21970:34: Cell has missing pin: 'bresp'
[2025-10-27 21:47:33,267] 21970 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21970:34: Cell has missing pin: 'arready'
[2025-10-27 21:47:33,267] 21970 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21970:34: Cell has missing pin: 'rvalid'
[2025-10-27 21:47:33,267] 21970 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21970:34: Cell has missing pin: 'rresp'
[2025-10-27 21:47:33,267] 21970 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21970:34: Cell has missing pin: 'rdata'
[2025-10-27 21:47:33,267] 21970 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:22039:34: Cell has missing pin: 'awready'
[2025-10-27 21:47:33,267] 22039 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:22039:34: Cell has missing pin: 'wready'
[2025-10-27 21:47:33,267] 22039 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:22039:34: Cell has missing pin: 'bvalid'
[2025-10-27 21:47:33,267] 22039 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:22039:34: Cell has missing pin: 'bresp'
[2025-10-27 21:47:33,267] 22039 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:22039:34: Cell has missing pin: 'arready'
[2025-10-27 21:47:33,267] 22039 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:22039:34: Cell has missing pin: 'rvalid'
[2025-10-27 21:47:33,267] 22039 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:22039:34: Cell has missing pin: 'rresp'
[2025-10-27 21:47:33,267] 22039 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:22039:34: Cell has missing pin: 'rdata'
[2025-10-27 21:47:33,267] 22039 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-10-27 21:47:33,267]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:22212:37: Cell has missing pin: 'count'
[2025-10-27 21:47:33,267] 22212 |   finn_design_StreamingFIFO_rtl_0_0 StreamingFIFO_rtl_0
[2025-10-27 21:47:33,267]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:22222:37: Cell has missing pin: 'count'
[2025-10-27 21:47:33,267] 22222 |   finn_design_StreamingFIFO_rtl_1_0 StreamingFIFO_rtl_1
[2025-10-27 21:47:33,267]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:22232:37: Cell has missing pin: 'count'
[2025-10-27 21:47:33,267] 22232 |   finn_design_StreamingFIFO_rtl_2_0 StreamingFIFO_rtl_2
[2025-10-27 21:47:33,267]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:22242:37: Cell has missing pin: 'count'
[2025-10-27 21:47:33,267] 22242 |   finn_design_StreamingFIFO_rtl_3_0 StreamingFIFO_rtl_3
[2025-10-27 21:47:33,267]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,267] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:22252:37: Cell has missing pin: 'count'
[2025-10-27 21:47:33,267] 22252 |   finn_design_StreamingFIFO_rtl_4_0 StreamingFIFO_rtl_4
[2025-10-27 21:47:33,268]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,268] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:22262:37: Cell has missing pin: 'count'
[2025-10-27 21:47:33,268] 22262 |   finn_design_StreamingFIFO_rtl_5_0 StreamingFIFO_rtl_5
[2025-10-27 21:47:33,268]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,268] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:22272:37: Cell has missing pin: 'count'
[2025-10-27 21:47:33,268] 22272 |   finn_design_StreamingFIFO_rtl_6_0 StreamingFIFO_rtl_6
[2025-10-27 21:47:33,268]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,268] %Warning-TIMESCALEMOD: /home/changhong/prj/finn_dev/finn/finn-rtllib/swg/swg_pkg.sv:32:9: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-10-27 21:47:33,268]    32 | package swg;
[2025-10-27 21:47:33,268]       |         ^~~
[2025-10-27 21:47:33,268]                        /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:11:30: ... Location of module with timescale
[2025-10-27 21:47:33,268]    11 | (* use_dsp = "yes" *) module MVAU_hls_3_mac_muladd_2ns_2s_7s_7_4_1_DSP48_0(
[2025-10-27 21:47:33,268]       |                              ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-10-27 21:47:33,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:25250:11: Operator ASSIGNW expects 25 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 2 bits.
[2025-10-27 21:47:33,268]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_2_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-10-27 21:47:33,268] 25250 | assign a  = $unsigned(in0);
[2025-10-27 21:47:33,268]       |           ^
[2025-10-27 21:47:33,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:25251:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,268]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_2_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-10-27 21:47:33,268] 25251 | assign b  = $signed(in1);
[2025-10-27 21:47:33,268]       |           ^
[2025-10-27 21:47:33,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:25252:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,268]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_2_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-10-27 21:47:33,268] 25252 | assign c  = $signed(in2);
[2025-10-27 21:47:33,268]       |           ^
[2025-10-27 21:47:33,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:25255:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 43 bits.
[2025-10-27 21:47:33,268]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_2_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-10-27 21:47:33,268] 25255 | assign p  = m_reg + c;
[2025-10-27 21:47:33,268]       |                   ^
[2025-10-27 21:47:33,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:25266:13: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-27 21:47:33,268]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_2_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-10-27 21:47:33,268] 25266 | assign dout = p_reg;
[2025-10-27 21:47:33,268]       |             ^
[2025-10-27 21:47:33,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20983:11: Operator ASSIGNW expects 25 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 2 bits.
[2025-10-27 21:47:33,268]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-10-27 21:47:33,268] 20983 | assign a  = $unsigned(in0);
[2025-10-27 21:47:33,268]       |           ^
[2025-10-27 21:47:33,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20984:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,268]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-10-27 21:47:33,268] 20984 | assign b  = $signed(in1);
[2025-10-27 21:47:33,268]       |           ^
[2025-10-27 21:47:33,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20985:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,268]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-10-27 21:47:33,268] 20985 | assign c  = $signed(in2);
[2025-10-27 21:47:33,268]       |           ^
[2025-10-27 21:47:33,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20988:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 43 bits.
[2025-10-27 21:47:33,268]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-10-27 21:47:33,268] 20988 | assign p  = m_reg + c;
[2025-10-27 21:47:33,268]       |                   ^
[2025-10-27 21:47:33,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20999:13: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-27 21:47:33,268]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-10-27 21:47:33,268] 20999 | assign dout = p_reg;
[2025-10-27 21:47:33,268]       |             ^
[2025-10-27 21:47:33,268] %Warning-UNPACKED: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21473:10: Unsupported: Unpacked struct/union
[2025-10-27 21:47:33,268]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-10-27 21:47:33,268] 21473 |  typedef struct {
[2025-10-27 21:47:33,268]       |          ^~~~~~
[2025-10-27 21:47:33,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21496:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 6 bits.
[2025-10-27 21:47:33,268]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-10-27 21:47:33,268] 21496 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-10-27 21:47:33,268]       |                                    ^
[2025-10-27 21:47:33,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21496:22: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-10-27 21:47:33,268]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-10-27 21:47:33,268] 21496 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-10-27 21:47:33,268]       |                      ^
[2025-10-27 21:47:33,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21501:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 6 bits.
[2025-10-27 21:47:33,268]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-10-27 21:47:33,268] 21501 |        ptr_eff.val == DEPTH-2;
[2025-10-27 21:47:33,268]       |                    ^~
[2025-10-27 21:47:33,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21524:19: Operator PATMEMBER expects 6 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-10-27 21:47:33,268]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-10-27 21:47:33,268] 21524 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-10-27 21:47:33,268]       |                   ^~~
[2025-10-27 21:47:33,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:31479:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ip_rdata' generates 8 bits.
[2025-10-27 21:47:33,268]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.config_if
[2025-10-27 21:47:33,268] 31479 |     assign internal_rdata = ip_rdata;
[2025-10-27 21:47:33,268]       |                           ^
[2025-10-27 21:47:33,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:31485:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 128 bits.
[2025-10-27 21:47:33,268]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.config_if
[2025-10-27 21:47:33,268] 31485 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-10-27 21:47:33,268]       |                           ^
[2025-10-27 21:47:33,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:31485:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 1280 bits.
[2025-10-27 21:47:33,268]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.config_if
[2025-10-27 21:47:33,268] 31485 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-10-27 21:47:33,268]       |                           ^
[2025-10-27 21:47:33,268] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:31260:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,268]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-10-27 21:47:33,268] 31260 | #0 ap_loop_init_int = 1'b1;
[2025-10-27 21:47:33,268]       |  ^
[2025-10-27 21:47:33,268] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:31261:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,268]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-10-27 21:47:33,268] 31261 | #0 ap_done_cache = 1'b0;
[2025-10-27 21:47:33,268]       |  ^
[2025-10-27 21:47:33,268] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21713:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,268]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.flow_control_loop_pipe_sequential_init_U
[2025-10-27 21:47:33,268] 21713 | #0 ap_loop_init_int = 1'b1;
[2025-10-27 21:47:33,268]       |  ^
[2025-10-27 21:47:33,268] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:21714:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,268]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.flow_control_loop_pipe_sequential_init_U
[2025-10-27 21:47:33,268] 21714 | #0 ap_done_cache = 1'b0;
[2025-10-27 21:47:33,268]       |  ^
[2025-10-27 21:47:33,268] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:179:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,268]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.flow_control_loop_pipe_sequential_init_U
[2025-10-27 21:47:33,268]   179 | #0 ap_loop_init_int = 1'b1;
[2025-10-27 21:47:33,268]       |  ^
[2025-10-27 21:47:33,268] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:180:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,268]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.flow_control_loop_pipe_sequential_init_U
[2025-10-27 21:47:33,268]   180 | #0 ap_done_cache = 1'b0;
[2025-10-27 21:47:33,268]       |  ^
[2025-10-27 21:47:33,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:30:11: Operator ASSIGNW expects 25 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 2 bits.
[2025-10-27 21:47:33,268]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.mac_muladd_2ns_2s_7s_7_4_1_U1.MVAU_hls_3_mac_muladd_2ns_2s_7s_7_4_1_DSP48_0_U
[2025-10-27 21:47:33,268]    30 | assign a  = $unsigned(in0);
[2025-10-27 21:47:33,268]       |           ^
[2025-10-27 21:47:33,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:31:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,268]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.mac_muladd_2ns_2s_7s_7_4_1_U1.MVAU_hls_3_mac_muladd_2ns_2s_7s_7_4_1_DSP48_0_U
[2025-10-27 21:47:33,268]    31 | assign b  = $signed(in1);
[2025-10-27 21:47:33,268]       |           ^
[2025-10-27 21:47:33,268] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:32:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:47:33,268]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.mac_muladd_2ns_2s_7s_7_4_1_U1.MVAU_hls_3_mac_muladd_2ns_2s_7s_7_4_1_DSP48_0_U
[2025-10-27 21:47:33,269]    32 | assign c  = $signed(in2);
[2025-10-27 21:47:33,269]       |           ^
[2025-10-27 21:47:33,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:35:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 43 bits.
[2025-10-27 21:47:33,269]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.mac_muladd_2ns_2s_7s_7_4_1_U1.MVAU_hls_3_mac_muladd_2ns_2s_7s_7_4_1_DSP48_0_U
[2025-10-27 21:47:33,269]    35 | assign p  = m_reg + c;
[2025-10-27 21:47:33,269]       |                   ^
[2025-10-27 21:47:33,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:46:13: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-27 21:47:33,269]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.mac_muladd_2ns_2s_7s_7_4_1_U1.MVAU_hls_3_mac_muladd_2ns_2s_7s_7_4_1_DSP48_0_U
[2025-10-27 21:47:33,269]    46 | assign dout = p_reg;
[2025-10-27 21:47:33,269]       |             ^
[2025-10-27 21:47:33,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:24189:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.
[2025-10-27 21:47:33,269]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-27 21:47:33,269] 24189 |    if(OBITS % IBITS) begin
[2025-10-27 21:47:33,269]       |    ^~
[2025-10-27 21:47:33,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:24199:32: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-10-27 21:47:33,269]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-27 21:47:33,269] 24199 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-10-27 21:47:33,269]       |                                ^
[2025-10-27 21:47:33,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:24205:10: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-10-27 21:47:33,269]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-27 21:47:33,269] 24205 |     ACnt <= K-1;
[2025-10-27 21:47:33,269]       |          ^~
[2025-10-27 21:47:33,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:24210:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 7 bits.
[2025-10-27 21:47:33,269]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-27 21:47:33,269] 24210 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-10-27 21:47:33,269]       |                                                ^
[2025-10-27 21:47:33,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:24210:48: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-10-27 21:47:33,269]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-27 21:47:33,269] 24210 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-10-27 21:47:33,269]       |                                                ^
[2025-10-27 21:47:33,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:24199:32: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-10-27 21:47:33,269]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-10-27 21:47:33,269] 24199 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-10-27 21:47:33,269]       |                                ^
[2025-10-27 21:47:33,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:24205:10: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-10-27 21:47:33,269]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-10-27 21:47:33,269] 24205 |     ACnt <= K-1;
[2025-10-27 21:47:33,269]       |          ^~
[2025-10-27 21:47:33,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:24210:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 3 bits.
[2025-10-27 21:47:33,269]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-10-27 21:47:33,269] 24210 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-10-27 21:47:33,269]       |                                                ^
[2025-10-27 21:47:33,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:24210:48: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-10-27 21:47:33,269]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-10-27 21:47:33,269] 24210 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-10-27 21:47:33,269]       |                                                ^
[2025-10-27 21:47:33,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:30280:4: Output port connection 'ip_addr' expects 8 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-10-27 21:47:33,269]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core
[2025-10-27 21:47:33,269] 30280 |   .ip_addr(config_address),
[2025-10-27 21:47:33,269]       |    ^~~~~~~
[2025-10-27 21:47:33,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:30280:4: Output port connection 'ip_addr' expects 10 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-10-27 21:47:33,269]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2_wstrm.inst.core
[2025-10-27 21:47:33,269] 30280 |   .ip_addr(config_address),
[2025-10-27 21:47:33,269]       |    ^~~~~~~
[2025-10-27 21:47:33,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:30280:4: Output port connection 'ip_addr' expects 14 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-10-27 21:47:33,269]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core
[2025-10-27 21:47:33,269] 30280 |   .ip_addr(config_address),
[2025-10-27 21:47:33,269]       |    ^~~~~~~
[2025-10-27 21:47:33,269] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:26122:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,269]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,269] 26122 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-10-27 21:47:33,269]       |  ^
[2025-10-27 21:47:33,269] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:26123:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,269]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,269] 26123 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-10-27 21:47:33,269]       |  ^
[2025-10-27 21:47:33,269] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:26124:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,269]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,269] 26124 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-10-27 21:47:33,269]       |  ^
[2025-10-27 21:47:33,269] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:26125:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,269]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,269] 26125 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-10-27 21:47:33,269]       |  ^
[2025-10-27 21:47:33,269] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:26126:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,269]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,269] 26126 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-10-27 21:47:33,269]       |  ^
[2025-10-27 21:47:33,269] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:26127:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,269]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,269] 26127 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-10-27 21:47:33,269]       |  ^
[2025-10-27 21:47:33,269] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:26128:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,269]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,269] 26128 | #0 ap_CS_iter6_fsm = 2'd1;
[2025-10-27 21:47:33,269]       |  ^
[2025-10-27 21:47:33,269] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:26129:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,269]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,269] 26129 | #0 ap_CS_iter7_fsm = 2'd1;
[2025-10-27 21:47:33,269]       |  ^
[2025-10-27 21:47:33,269] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:26130:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,269]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,269] 26130 | #0 ap_done_reg = 1'b0;
[2025-10-27 21:47:33,269]       |  ^
[2025-10-27 21:47:33,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:27932:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,269]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,269] 27932 |             ap_NS_iter0_fsm = 'bx;
[2025-10-27 21:47:33,269]       |                             ^
[2025-10-27 21:47:33,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:27956:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,269]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,269] 27956 |             ap_NS_iter1_fsm = 'bx;
[2025-10-27 21:47:33,269]       |                             ^
[2025-10-27 21:47:33,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:27980:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,269]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,269] 27980 |             ap_NS_iter2_fsm = 'bx;
[2025-10-27 21:47:33,269]       |                             ^
[2025-10-27 21:47:33,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28004:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,269]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,269] 28004 |             ap_NS_iter3_fsm = 'bx;
[2025-10-27 21:47:33,269]       |                             ^
[2025-10-27 21:47:33,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28028:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,269]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,269] 28028 |             ap_NS_iter4_fsm = 'bx;
[2025-10-27 21:47:33,269]       |                             ^
[2025-10-27 21:47:33,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28052:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,269]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,269] 28052 |             ap_NS_iter5_fsm = 'bx;
[2025-10-27 21:47:33,269]       |                             ^
[2025-10-27 21:47:33,269] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28076:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28076 |             ap_NS_iter6_fsm = 'bx;
[2025-10-27 21:47:33,270]       |                             ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28100:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28100 |             ap_NS_iter7_fsm = 'bx;
[2025-10-27 21:47:33,270]       |                             ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28233:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2859_p00' generates 4 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28233 | assign grp_fu_2859_p0 = grp_fu_2859_p00;
[2025-10-27 21:47:33,270]       |                       ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28235:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_2_fu_1094_p4' generates 2 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28235 | assign grp_fu_2859_p00 = r_V_2_fu_1094_p4;
[2025-10-27 21:47:33,270]       |                        ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28237:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2868_p00' generates 4 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28237 | assign grp_fu_2868_p0 = grp_fu_2868_p00;
[2025-10-27 21:47:33,270]       |                       ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28239:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_4_fu_1121_p4' generates 2 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28239 | assign grp_fu_2868_p00 = r_V_4_fu_1121_p4;
[2025-10-27 21:47:33,270]       |                        ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28241:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2877_p00' generates 4 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28241 | assign grp_fu_2877_p0 = grp_fu_2877_p00;
[2025-10-27 21:47:33,270]       |                       ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28243:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_6_fu_1148_p4' generates 2 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28243 | assign grp_fu_2877_p00 = r_V_6_fu_1148_p4;
[2025-10-27 21:47:33,270]       |                        ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28245:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2886_p00' generates 4 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28245 | assign grp_fu_2886_p0 = grp_fu_2886_p00;
[2025-10-27 21:47:33,270]       |                       ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28247:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_8_fu_1175_p4' generates 2 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28247 | assign grp_fu_2886_p00 = r_V_8_fu_1175_p4;
[2025-10-27 21:47:33,270]       |                        ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28249:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2895_p00' generates 4 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28249 | assign grp_fu_2895_p0 = grp_fu_2895_p00;
[2025-10-27 21:47:33,270]       |                       ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28251:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_10_fu_1202_p4' generates 2 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28251 | assign grp_fu_2895_p00 = r_V_10_fu_1202_p4;
[2025-10-27 21:47:33,270]       |                        ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28253:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2904_p00' generates 4 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28253 | assign grp_fu_2904_p0 = grp_fu_2904_p00;
[2025-10-27 21:47:33,270]       |                       ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28255:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_12_fu_1229_p4' generates 2 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28255 | assign grp_fu_2904_p00 = r_V_12_fu_1229_p4;
[2025-10-27 21:47:33,270]       |                        ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28257:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2913_p00' generates 4 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28257 | assign grp_fu_2913_p0 = grp_fu_2913_p00;
[2025-10-27 21:47:33,270]       |                       ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28259:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_14_fu_1256_p4' generates 2 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28259 | assign grp_fu_2913_p00 = r_V_14_fu_1256_p4;
[2025-10-27 21:47:33,270]       |                        ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28261:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2922_p00' generates 4 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28261 | assign grp_fu_2922_p0 = grp_fu_2922_p00;
[2025-10-27 21:47:33,270]       |                       ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28263:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_16_fu_1283_p4' generates 2 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28263 | assign grp_fu_2922_p00 = r_V_16_fu_1283_p4;
[2025-10-27 21:47:33,270]       |                        ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28265:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2931_p00' generates 4 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28265 | assign grp_fu_2931_p0 = grp_fu_2931_p00;
[2025-10-27 21:47:33,270]       |                       ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28267:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_18_fu_1310_p4' generates 2 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28267 | assign grp_fu_2931_p00 = r_V_18_fu_1310_p4;
[2025-10-27 21:47:33,270]       |                        ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28269:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2940_p00' generates 4 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28269 | assign grp_fu_2940_p0 = grp_fu_2940_p00;
[2025-10-27 21:47:33,270]       |                       ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28271:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_20_fu_1337_p4' generates 2 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28271 | assign grp_fu_2940_p00 = r_V_20_fu_1337_p4;
[2025-10-27 21:47:33,270]       |                        ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28273:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2949_p00' generates 4 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28273 | assign grp_fu_2949_p0 = grp_fu_2949_p00;
[2025-10-27 21:47:33,270]       |                       ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28275:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_22_fu_1364_p4' generates 2 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28275 | assign grp_fu_2949_p00 = r_V_22_fu_1364_p4;
[2025-10-27 21:47:33,270]       |                        ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28277:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2958_p00' generates 4 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28277 | assign grp_fu_2958_p0 = grp_fu_2958_p00;
[2025-10-27 21:47:33,270]       |                       ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28279:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_24_fu_1391_p4' generates 2 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28279 | assign grp_fu_2958_p00 = r_V_24_fu_1391_p4;
[2025-10-27 21:47:33,270]       |                        ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28281:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2967_p00' generates 4 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28281 | assign grp_fu_2967_p0 = grp_fu_2967_p00;
[2025-10-27 21:47:33,270]       |                       ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28283:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_26_fu_1418_p4' generates 2 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28283 | assign grp_fu_2967_p00 = r_V_26_fu_1418_p4;
[2025-10-27 21:47:33,270]       |                        ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28285:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2976_p00' generates 4 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28285 | assign grp_fu_2976_p0 = grp_fu_2976_p00;
[2025-10-27 21:47:33,270]       |                       ^
[2025-10-27 21:47:33,270] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28287:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_28_fu_1445_p4' generates 2 bits.
[2025-10-27 21:47:33,270]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,270] 28287 | assign grp_fu_2976_p00 = r_V_28_fu_1445_p4;
[2025-10-27 21:47:33,270]       |                        ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28289:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2985_p00' generates 4 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28289 | assign grp_fu_2985_p0 = grp_fu_2985_p00;
[2025-10-27 21:47:33,271]       |                       ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28291:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_30_fu_1472_p4' generates 2 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28291 | assign grp_fu_2985_p00 = r_V_30_fu_1472_p4;
[2025-10-27 21:47:33,271]       |                        ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28293:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2994_p00' generates 4 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28293 | assign grp_fu_2994_p0 = grp_fu_2994_p00;
[2025-10-27 21:47:33,271]       |                       ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28295:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_31_fu_1489_p4' generates 2 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28295 | assign grp_fu_2994_p00 = r_V_31_fu_1489_p4;
[2025-10-27 21:47:33,271]       |                        ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28297:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3003_p00' generates 4 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28297 | assign grp_fu_3003_p0 = grp_fu_3003_p00;
[2025-10-27 21:47:33,271]       |                       ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28299:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_33_fu_1516_p4' generates 2 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28299 | assign grp_fu_3003_p00 = r_V_33_fu_1516_p4;
[2025-10-27 21:47:33,271]       |                        ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28301:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3012_p00' generates 4 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28301 | assign grp_fu_3012_p0 = grp_fu_3012_p00;
[2025-10-27 21:47:33,271]       |                       ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28303:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_35_fu_1543_p4' generates 2 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28303 | assign grp_fu_3012_p00 = r_V_35_fu_1543_p4;
[2025-10-27 21:47:33,271]       |                        ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28305:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3021_p00' generates 4 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28305 | assign grp_fu_3021_p0 = grp_fu_3021_p00;
[2025-10-27 21:47:33,271]       |                       ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28307:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_37_fu_1570_p4' generates 2 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28307 | assign grp_fu_3021_p00 = r_V_37_fu_1570_p4;
[2025-10-27 21:47:33,271]       |                        ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28309:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3030_p00' generates 4 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28309 | assign grp_fu_3030_p0 = grp_fu_3030_p00;
[2025-10-27 21:47:33,271]       |                       ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28311:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_39_fu_1597_p4' generates 2 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28311 | assign grp_fu_3030_p00 = r_V_39_fu_1597_p4;
[2025-10-27 21:47:33,271]       |                        ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28313:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3039_p00' generates 4 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28313 | assign grp_fu_3039_p0 = grp_fu_3039_p00;
[2025-10-27 21:47:33,271]       |                       ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28315:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_41_fu_1624_p4' generates 2 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28315 | assign grp_fu_3039_p00 = r_V_41_fu_1624_p4;
[2025-10-27 21:47:33,271]       |                        ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28317:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3048_p00' generates 4 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28317 | assign grp_fu_3048_p0 = grp_fu_3048_p00;
[2025-10-27 21:47:33,271]       |                       ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28319:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_43_fu_1651_p4' generates 2 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28319 | assign grp_fu_3048_p00 = r_V_43_fu_1651_p4;
[2025-10-27 21:47:33,271]       |                        ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28321:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3057_p00' generates 4 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28321 | assign grp_fu_3057_p0 = grp_fu_3057_p00;
[2025-10-27 21:47:33,271]       |                       ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28323:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_45_fu_1678_p4' generates 2 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28323 | assign grp_fu_3057_p00 = r_V_45_fu_1678_p4;
[2025-10-27 21:47:33,271]       |                        ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28325:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3066_p00' generates 4 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28325 | assign grp_fu_3066_p0 = grp_fu_3066_p00;
[2025-10-27 21:47:33,271]       |                       ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28327:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_47_fu_1705_p4' generates 2 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28327 | assign grp_fu_3066_p00 = r_V_47_fu_1705_p4;
[2025-10-27 21:47:33,271]       |                        ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28329:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3075_p00' generates 4 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28329 | assign grp_fu_3075_p0 = grp_fu_3075_p00;
[2025-10-27 21:47:33,271]       |                       ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28331:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_49_fu_1732_p4' generates 2 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28331 | assign grp_fu_3075_p00 = r_V_49_fu_1732_p4;
[2025-10-27 21:47:33,271]       |                        ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28333:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3084_p00' generates 4 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28333 | assign grp_fu_3084_p0 = grp_fu_3084_p00;
[2025-10-27 21:47:33,271]       |                       ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28335:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_51_fu_1759_p4' generates 2 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28335 | assign grp_fu_3084_p00 = r_V_51_fu_1759_p4;
[2025-10-27 21:47:33,271]       |                        ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28337:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3093_p00' generates 4 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28337 | assign grp_fu_3093_p0 = grp_fu_3093_p00;
[2025-10-27 21:47:33,271]       |                       ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28339:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_53_fu_1786_p4' generates 2 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28339 | assign grp_fu_3093_p00 = r_V_53_fu_1786_p4;
[2025-10-27 21:47:33,271]       |                        ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28341:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3102_p00' generates 4 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28341 | assign grp_fu_3102_p0 = grp_fu_3102_p00;
[2025-10-27 21:47:33,271]       |                       ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28343:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_55_fu_1813_p4' generates 2 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28343 | assign grp_fu_3102_p00 = r_V_55_fu_1813_p4;
[2025-10-27 21:47:33,271]       |                        ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28345:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3111_p00' generates 4 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28345 | assign grp_fu_3111_p0 = grp_fu_3111_p00;
[2025-10-27 21:47:33,271]       |                       ^
[2025-10-27 21:47:33,271] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28347:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_57_fu_1840_p4' generates 2 bits.
[2025-10-27 21:47:33,271]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,271] 28347 | assign grp_fu_3111_p00 = r_V_57_fu_1840_p4;
[2025-10-27 21:47:33,271]       |                        ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28349:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3120_p00' generates 4 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28349 | assign grp_fu_3120_p0 = grp_fu_3120_p00;
[2025-10-27 21:47:33,272]       |                       ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28351:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_59_fu_1867_p4' generates 2 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28351 | assign grp_fu_3120_p00 = r_V_59_fu_1867_p4;
[2025-10-27 21:47:33,272]       |                        ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28353:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3129_p00' generates 4 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28353 | assign grp_fu_3129_p0 = grp_fu_3129_p00;
[2025-10-27 21:47:33,272]       |                       ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28355:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_62_fu_1904_p4' generates 2 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28355 | assign grp_fu_3129_p00 = r_V_62_fu_1904_p4;
[2025-10-27 21:47:33,272]       |                        ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28357:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3138_p00' generates 4 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28357 | assign grp_fu_3138_p0 = grp_fu_3138_p00;
[2025-10-27 21:47:33,272]       |                       ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28359:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_63_fu_1921_p4' generates 2 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28359 | assign grp_fu_3138_p00 = r_V_63_fu_1921_p4;
[2025-10-27 21:47:33,272]       |                        ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28377:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_3_reg_3167' generates 32 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28377 | assign idxprom2_i_fu_1938_p1 = nf_3_reg_3167;
[2025-10-27 21:47:33,272]       |                              ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28385:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_2848_p2' generates 2 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28385 | assign out_V_TDATA = result_V_2_fu_2848_p2;
[2025-10-27 21:47:33,272]       |                    ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28387:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1938_p1' generates 64 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28387 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_1938_p1;
[2025-10-27 21:47:33,272]       |                                ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28389:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1938_p1' generates 64 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28389 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_1938_p1;
[2025-10-27 21:47:33,272]       |                                ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28391:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1938_p1' generates 64 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28391 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_1938_p1;
[2025-10-27 21:47:33,272]       |                                ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28463:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_11_fu_2046_p00' generates 4 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28463 | assign ret_V_11_fu_2046_p0 = ret_V_11_fu_2046_p00;
[2025-10-27 21:47:33,272]       |                            ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28465:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_11_reg_3579_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28465 | assign ret_V_11_fu_2046_p00 = r_V_11_reg_3579_pp0_iter2_reg;
[2025-10-27 21:47:33,272]       |                             ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28467:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_13_fu_2062_p00' generates 4 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28467 | assign ret_V_13_fu_2062_p0 = ret_V_13_fu_2062_p00;
[2025-10-27 21:47:33,272]       |                            ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28469:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_13_reg_3594_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28469 | assign ret_V_13_fu_2062_p00 = r_V_13_reg_3594_pp0_iter2_reg;
[2025-10-27 21:47:33,272]       |                             ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28471:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_15_fu_2078_p00' generates 4 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28471 | assign ret_V_15_fu_2078_p0 = ret_V_15_fu_2078_p00;
[2025-10-27 21:47:33,272]       |                            ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28473:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_15_reg_3609_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28473 | assign ret_V_15_fu_2078_p00 = r_V_15_reg_3609_pp0_iter2_reg;
[2025-10-27 21:47:33,272]       |                             ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28475:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_17_fu_2094_p00' generates 4 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28475 | assign ret_V_17_fu_2094_p0 = ret_V_17_fu_2094_p00;
[2025-10-27 21:47:33,272]       |                            ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28477:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_17_reg_3624_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28477 | assign ret_V_17_fu_2094_p00 = r_V_17_reg_3624_pp0_iter2_reg;
[2025-10-27 21:47:33,272]       |                             ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28479:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_19_fu_2110_p00' generates 4 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28479 | assign ret_V_19_fu_2110_p0 = ret_V_19_fu_2110_p00;
[2025-10-27 21:47:33,272]       |                            ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28481:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_19_reg_3639_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28481 | assign ret_V_19_fu_2110_p00 = r_V_19_reg_3639_pp0_iter2_reg;
[2025-10-27 21:47:33,272]       |                             ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28483:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_1_fu_1966_p00' generates 4 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28483 | assign ret_V_1_fu_1966_p0 = ret_V_1_fu_1966_p00;
[2025-10-27 21:47:33,272]       |                           ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28485:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_1_reg_3504_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28485 | assign ret_V_1_fu_1966_p00 = r_V_1_reg_3504_pp0_iter2_reg;
[2025-10-27 21:47:33,272]       |                            ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28487:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_21_fu_2126_p00' generates 4 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28487 | assign ret_V_21_fu_2126_p0 = ret_V_21_fu_2126_p00;
[2025-10-27 21:47:33,272]       |                            ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28489:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_21_reg_3654_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28489 | assign ret_V_21_fu_2126_p00 = r_V_21_reg_3654_pp0_iter2_reg;
[2025-10-27 21:47:33,272]       |                             ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28491:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_23_fu_2142_p00' generates 4 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28491 | assign ret_V_23_fu_2142_p0 = ret_V_23_fu_2142_p00;
[2025-10-27 21:47:33,272]       |                            ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28493:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_23_reg_3669_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28493 | assign ret_V_23_fu_2142_p00 = r_V_23_reg_3669_pp0_iter2_reg;
[2025-10-27 21:47:33,272]       |                             ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28495:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_25_fu_2158_p00' generates 4 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28495 | assign ret_V_25_fu_2158_p0 = ret_V_25_fu_2158_p00;
[2025-10-27 21:47:33,272]       |                            ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28497:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_25_reg_3684_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28497 | assign ret_V_25_fu_2158_p00 = r_V_25_reg_3684_pp0_iter2_reg;
[2025-10-27 21:47:33,272]       |                             ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28499:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_27_fu_2174_p00' generates 4 bits.
[2025-10-27 21:47:33,272]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,272] 28499 | assign ret_V_27_fu_2174_p0 = ret_V_27_fu_2174_p00;
[2025-10-27 21:47:33,272]       |                            ^
[2025-10-27 21:47:33,272] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28501:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_27_reg_3699_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28501 | assign ret_V_27_fu_2174_p00 = r_V_27_reg_3699_pp0_iter2_reg;
[2025-10-27 21:47:33,273]       |                             ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28503:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_29_fu_2190_p00' generates 4 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28503 | assign ret_V_29_fu_2190_p0 = ret_V_29_fu_2190_p00;
[2025-10-27 21:47:33,273]       |                            ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28505:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_29_reg_3714_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28505 | assign ret_V_29_fu_2190_p00 = r_V_29_reg_3714_pp0_iter2_reg;
[2025-10-27 21:47:33,273]       |                             ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28507:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_32_fu_2206_p00' generates 4 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28507 | assign ret_V_32_fu_2206_p0 = ret_V_32_fu_2206_p00;
[2025-10-27 21:47:33,273]       |                            ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28509:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_32_reg_3739_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28509 | assign ret_V_32_fu_2206_p00 = r_V_32_reg_3739_pp0_iter2_reg;
[2025-10-27 21:47:33,273]       |                             ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28511:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_34_fu_2222_p00' generates 4 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28511 | assign ret_V_34_fu_2222_p0 = ret_V_34_fu_2222_p00;
[2025-10-27 21:47:33,273]       |                            ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28513:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_34_reg_3754_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28513 | assign ret_V_34_fu_2222_p00 = r_V_34_reg_3754_pp0_iter2_reg;
[2025-10-27 21:47:33,273]       |                             ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28515:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_36_fu_2238_p00' generates 4 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28515 | assign ret_V_36_fu_2238_p0 = ret_V_36_fu_2238_p00;
[2025-10-27 21:47:33,273]       |                            ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28517:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_36_reg_3769_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28517 | assign ret_V_36_fu_2238_p00 = r_V_36_reg_3769_pp0_iter2_reg;
[2025-10-27 21:47:33,273]       |                             ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28519:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_38_fu_2254_p00' generates 4 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28519 | assign ret_V_38_fu_2254_p0 = ret_V_38_fu_2254_p00;
[2025-10-27 21:47:33,273]       |                            ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28521:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_38_reg_3784_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28521 | assign ret_V_38_fu_2254_p00 = r_V_38_reg_3784_pp0_iter2_reg;
[2025-10-27 21:47:33,273]       |                             ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28523:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_3_fu_1982_p00' generates 4 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28523 | assign ret_V_3_fu_1982_p0 = ret_V_3_fu_1982_p00;
[2025-10-27 21:47:33,273]       |                           ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28525:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_3_reg_3519_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28525 | assign ret_V_3_fu_1982_p00 = r_V_3_reg_3519_pp0_iter2_reg;
[2025-10-27 21:47:33,273]       |                            ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28527:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_40_fu_2270_p00' generates 4 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28527 | assign ret_V_40_fu_2270_p0 = ret_V_40_fu_2270_p00;
[2025-10-27 21:47:33,273]       |                            ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28529:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_40_reg_3799_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28529 | assign ret_V_40_fu_2270_p00 = r_V_40_reg_3799_pp0_iter2_reg;
[2025-10-27 21:47:33,273]       |                             ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28531:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_42_fu_2286_p00' generates 4 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28531 | assign ret_V_42_fu_2286_p0 = ret_V_42_fu_2286_p00;
[2025-10-27 21:47:33,273]       |                            ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28533:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_42_reg_3814_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28533 | assign ret_V_42_fu_2286_p00 = r_V_42_reg_3814_pp0_iter2_reg;
[2025-10-27 21:47:33,273]       |                             ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28535:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_44_fu_2302_p00' generates 4 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28535 | assign ret_V_44_fu_2302_p0 = ret_V_44_fu_2302_p00;
[2025-10-27 21:47:33,273]       |                            ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28537:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_44_reg_3829_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28537 | assign ret_V_44_fu_2302_p00 = r_V_44_reg_3829_pp0_iter2_reg;
[2025-10-27 21:47:33,273]       |                             ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28539:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_46_fu_2318_p00' generates 4 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28539 | assign ret_V_46_fu_2318_p0 = ret_V_46_fu_2318_p00;
[2025-10-27 21:47:33,273]       |                            ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28541:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_46_reg_3844_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28541 | assign ret_V_46_fu_2318_p00 = r_V_46_reg_3844_pp0_iter2_reg;
[2025-10-27 21:47:33,273]       |                             ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28543:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_48_fu_2334_p00' generates 4 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28543 | assign ret_V_48_fu_2334_p0 = ret_V_48_fu_2334_p00;
[2025-10-27 21:47:33,273]       |                            ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28545:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_48_reg_3859_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28545 | assign ret_V_48_fu_2334_p00 = r_V_48_reg_3859_pp0_iter2_reg;
[2025-10-27 21:47:33,273]       |                             ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28547:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_50_fu_2350_p00' generates 4 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28547 | assign ret_V_50_fu_2350_p0 = ret_V_50_fu_2350_p00;
[2025-10-27 21:47:33,273]       |                            ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28549:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_50_reg_3874_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28549 | assign ret_V_50_fu_2350_p00 = r_V_50_reg_3874_pp0_iter2_reg;
[2025-10-27 21:47:33,273]       |                             ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28551:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_52_fu_2366_p00' generates 4 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28551 | assign ret_V_52_fu_2366_p0 = ret_V_52_fu_2366_p00;
[2025-10-27 21:47:33,273]       |                            ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28553:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_52_reg_3889_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28553 | assign ret_V_52_fu_2366_p00 = r_V_52_reg_3889_pp0_iter2_reg;
[2025-10-27 21:47:33,273]       |                             ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28555:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_54_fu_2382_p00' generates 4 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28555 | assign ret_V_54_fu_2382_p0 = ret_V_54_fu_2382_p00;
[2025-10-27 21:47:33,273]       |                            ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28557:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_54_reg_3904_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28557 | assign ret_V_54_fu_2382_p00 = r_V_54_reg_3904_pp0_iter2_reg;
[2025-10-27 21:47:33,273]       |                             ^
[2025-10-27 21:47:33,273] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28559:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_56_fu_2398_p00' generates 4 bits.
[2025-10-27 21:47:33,273]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,273] 28559 | assign ret_V_56_fu_2398_p0 = ret_V_56_fu_2398_p00;
[2025-10-27 21:47:33,274]       |                            ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28561:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_56_reg_3919_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28561 | assign ret_V_56_fu_2398_p00 = r_V_56_reg_3919_pp0_iter2_reg;
[2025-10-27 21:47:33,274]       |                             ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28563:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_58_fu_2414_p00' generates 4 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28563 | assign ret_V_58_fu_2414_p0 = ret_V_58_fu_2414_p00;
[2025-10-27 21:47:33,274]       |                            ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28565:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_58_reg_3934_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28565 | assign ret_V_58_fu_2414_p00 = r_V_58_reg_3934_pp0_iter2_reg;
[2025-10-27 21:47:33,274]       |                             ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28567:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_5_fu_1998_p00' generates 4 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28567 | assign ret_V_5_fu_1998_p0 = ret_V_5_fu_1998_p00;
[2025-10-27 21:47:33,274]       |                           ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28569:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_5_reg_3534_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28569 | assign ret_V_5_fu_1998_p00 = r_V_5_reg_3534_pp0_iter2_reg;
[2025-10-27 21:47:33,274]       |                            ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28571:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_60_fu_2430_p00' generates 4 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28571 | assign ret_V_60_fu_2430_p0 = ret_V_60_fu_2430_p00;
[2025-10-27 21:47:33,274]       |                            ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28573:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_60_reg_3949_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28573 | assign ret_V_60_fu_2430_p00 = r_V_60_reg_3949_pp0_iter2_reg;
[2025-10-27 21:47:33,274]       |                             ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28575:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_61_fu_2446_p00' generates 4 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28575 | assign ret_V_61_fu_2446_p0 = ret_V_61_fu_2446_p00;
[2025-10-27 21:47:33,274]       |                            ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28577:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_61_reg_3954_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28577 | assign ret_V_61_fu_2446_p00 = r_V_61_reg_3954_pp0_iter2_reg;
[2025-10-27 21:47:33,274]       |                             ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28579:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_7_fu_2014_p00' generates 4 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28579 | assign ret_V_7_fu_2014_p0 = ret_V_7_fu_2014_p00;
[2025-10-27 21:47:33,274]       |                           ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28581:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_7_reg_3549_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28581 | assign ret_V_7_fu_2014_p00 = r_V_7_reg_3549_pp0_iter2_reg;
[2025-10-27 21:47:33,274]       |                            ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28583:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_9_fu_2030_p00' generates 4 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28583 | assign ret_V_9_fu_2030_p0 = ret_V_9_fu_2030_p00;
[2025-10-27 21:47:33,274]       |                           ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28585:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_9_reg_3564_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28585 | assign ret_V_9_fu_2030_p00 = r_V_9_reg_3564_pp0_iter2_reg;
[2025-10-27 21:47:33,274]       |                            ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28587:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_1950_p00' generates 4 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28587 | assign ret_V_fu_1950_p0 = ret_V_fu_1950_p00;
[2025-10-27 21:47:33,274]       |                         ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28589:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_reg_3499_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28589 | assign ret_V_fu_1950_p00 = r_V_reg_3499_pp0_iter2_reg;
[2025-10-27 21:47:33,274]       |                          ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28591:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3084_p3' generates 5 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28591 | assign sext_ln840_10_fu_2496_p1 = grp_fu_3084_p3;
[2025-10-27 21:47:33,274]       |                                 ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28593:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3093_p3' generates 5 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28593 | assign sext_ln840_11_fu_2499_p1 = grp_fu_3093_p3;
[2025-10-27 21:47:33,274]       |                                 ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28595:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28595 | assign sext_ln840_12_fu_2508_p1 = $signed(add_ln840_12_fu_2502_p2);
[2025-10-27 21:47:33,274]       |                                 ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28597:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2994_p3' generates 5 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28597 | assign sext_ln840_13_fu_2518_p1 = grp_fu_2994_p3;
[2025-10-27 21:47:33,274]       |                                 ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28599:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3003_p3' generates 5 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28599 | assign sext_ln840_14_fu_2521_p1 = grp_fu_3003_p3;
[2025-10-27 21:47:33,274]       |                                 ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28601:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28601 | assign sext_ln840_15_fu_2735_p1 = $signed(add_ln840_17_reg_4184);
[2025-10-27 21:47:33,274]       |                                 ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28603:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3012_p3' generates 5 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28603 | assign sext_ln840_16_fu_2530_p1 = grp_fu_3012_p3;
[2025-10-27 21:47:33,274]       |                                 ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28605:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3021_p3' generates 5 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28605 | assign sext_ln840_17_fu_2533_p1 = grp_fu_3021_p3;
[2025-10-27 21:47:33,274]       |                                 ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28607:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28607 | assign sext_ln840_18_fu_2738_p1 = $signed(add_ln840_20_reg_4189);
[2025-10-27 21:47:33,274]       |                                 ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28609:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3030_p3' generates 5 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28609 | assign sext_ln840_19_fu_2542_p1 = grp_fu_3030_p3;
[2025-10-27 21:47:33,274]       |                                 ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28611:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3129_p3' generates 5 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28611 | assign sext_ln840_1_fu_2456_p1 = grp_fu_3129_p3;
[2025-10-27 21:47:33,274]       |                                ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28613:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3039_p3' generates 5 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28613 | assign sext_ln840_20_fu_2545_p1 = grp_fu_3039_p3;
[2025-10-27 21:47:33,274]       |                                 ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28615:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28615 | assign sext_ln840_21_fu_2554_p1 = $signed(add_ln840_24_fu_2548_p2);
[2025-10-27 21:47:33,274]       |                                 ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28617:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3048_p3' generates 5 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28617 | assign sext_ln840_22_fu_2558_p1 = grp_fu_3048_p3;
[2025-10-27 21:47:33,274]       |                                 ^
[2025-10-27 21:47:33,274] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28619:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3057_p3' generates 5 bits.
[2025-10-27 21:47:33,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,274] 28619 | assign sext_ln840_23_fu_2561_p1 = grp_fu_3057_p3;
[2025-10-27 21:47:33,275]       |                                 ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28621:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28621 | assign sext_ln840_24_fu_2570_p1 = $signed(add_ln840_27_fu_2564_p2);
[2025-10-27 21:47:33,275]       |                                 ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28623:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2859_p3' generates 5 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28623 | assign sext_ln840_25_fu_2580_p1 = grp_fu_2859_p3;
[2025-10-27 21:47:33,275]       |                                 ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28625:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2868_p3' generates 5 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28625 | assign sext_ln840_26_fu_2583_p1 = grp_fu_2868_p3;
[2025-10-27 21:47:33,275]       |                                 ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28627:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28627 | assign sext_ln840_27_fu_2592_p1 = $signed(add_ln840_33_fu_2586_p2);
[2025-10-27 21:47:33,275]       |                                 ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28629:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2877_p3' generates 5 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28629 | assign sext_ln840_28_fu_2596_p1 = grp_fu_2877_p3;
[2025-10-27 21:47:33,275]       |                                 ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28631:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2886_p3' generates 5 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28631 | assign sext_ln840_29_fu_2599_p1 = grp_fu_2886_p3;
[2025-10-27 21:47:33,275]       |                                 ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28633:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3120_p3' generates 5 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28633 | assign sext_ln840_2_fu_2459_p1 = grp_fu_3120_p3;
[2025-10-27 21:47:33,275]       |                                ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28635:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28635 | assign sext_ln840_30_fu_2608_p1 = $signed(add_ln840_36_fu_2602_p2);
[2025-10-27 21:47:33,275]       |                                 ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28637:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2895_p3' generates 5 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28637 | assign sext_ln840_31_fu_2618_p1 = grp_fu_2895_p3;
[2025-10-27 21:47:33,275]       |                                 ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28639:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2904_p3' generates 5 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28639 | assign sext_ln840_32_fu_2621_p1 = grp_fu_2904_p3;
[2025-10-27 21:47:33,275]       |                                 ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28641:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28641 | assign sext_ln840_33_fu_2630_p1 = $signed(add_ln840_40_fu_2624_p2);
[2025-10-27 21:47:33,275]       |                                 ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28643:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2913_p3' generates 5 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28643 | assign sext_ln840_34_fu_2634_p1 = grp_fu_2913_p3;
[2025-10-27 21:47:33,275]       |                                 ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28645:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2922_p3' generates 5 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28645 | assign sext_ln840_35_fu_2637_p1 = grp_fu_2922_p3;
[2025-10-27 21:47:33,275]       |                                 ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28647:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28647 | assign sext_ln840_36_fu_2646_p1 = $signed(add_ln840_43_fu_2640_p2);
[2025-10-27 21:47:33,275]       |                                 ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28649:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2931_p3' generates 5 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28649 | assign sext_ln840_37_fu_2656_p1 = grp_fu_2931_p3;
[2025-10-27 21:47:33,275]       |                                 ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28651:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2940_p3' generates 5 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28651 | assign sext_ln840_38_fu_2659_p1 = grp_fu_2940_p3;
[2025-10-27 21:47:33,275]       |                                 ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28653:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28653 | assign sext_ln840_39_fu_2756_p1 = $signed(add_ln840_48_reg_4209);
[2025-10-27 21:47:33,275]       |                                 ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28655:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28655 | assign sext_ln840_3_fu_2718_p1 = $signed(add_ln840_2_reg_4169);
[2025-10-27 21:47:33,275]       |                                ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28657:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2949_p3' generates 5 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28657 | assign sext_ln840_40_fu_2668_p1 = grp_fu_2949_p3;
[2025-10-27 21:47:33,275]       |                                 ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28659:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2958_p3' generates 5 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28659 | assign sext_ln840_41_fu_2671_p1 = grp_fu_2958_p3;
[2025-10-27 21:47:33,275]       |                                 ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28661:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28661 | assign sext_ln840_42_fu_2759_p1 = $signed(add_ln840_51_reg_4214);
[2025-10-27 21:47:33,275]       |                                 ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28663:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2967_p3' generates 5 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28663 | assign sext_ln840_43_fu_2680_p1 = grp_fu_2967_p3;
[2025-10-27 21:47:33,275]       |                                 ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28665:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2976_p3' generates 5 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28665 | assign sext_ln840_44_fu_2683_p1 = grp_fu_2976_p3;
[2025-10-27 21:47:33,275]       |                                 ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28667:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28667 | assign sext_ln840_45_fu_2692_p1 = $signed(add_ln840_55_fu_2686_p2);
[2025-10-27 21:47:33,275]       |                                 ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28669:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2985_p3' generates 5 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28669 | assign sext_ln840_46_fu_2696_p1 = grp_fu_2985_p3;
[2025-10-27 21:47:33,275]       |                                 ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28671:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3138_p3' generates 5 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28671 | assign sext_ln840_47_fu_2699_p1 = grp_fu_3138_p3;
[2025-10-27 21:47:33,275]       |                                 ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28673:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28673 | assign sext_ln840_48_fu_2708_p1 = $signed(add_ln840_58_fu_2702_p2);
[2025-10-27 21:47:33,275]       |                                 ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28675:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3102_p3' generates 5 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28675 | assign sext_ln840_4_fu_2468_p1 = grp_fu_3102_p3;
[2025-10-27 21:47:33,275]       |                                ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28677:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3111_p3' generates 5 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,275] 28677 | assign sext_ln840_5_fu_2471_p1 = grp_fu_3111_p3;
[2025-10-27 21:47:33,275]       |                                ^
[2025-10-27 21:47:33,275] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28679:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 28679 | assign sext_ln840_6_fu_2721_p1 = $signed(add_ln840_5_reg_4174);
[2025-10-27 21:47:33,276]       |                                ^
[2025-10-27 21:47:33,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28681:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3066_p3' generates 5 bits.
[2025-10-27 21:47:33,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 28681 | assign sext_ln840_7_fu_2480_p1 = grp_fu_3066_p3;
[2025-10-27 21:47:33,276]       |                                ^
[2025-10-27 21:47:33,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28683:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3075_p3' generates 5 bits.
[2025-10-27 21:47:33,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 28683 | assign sext_ln840_8_fu_2483_p1 = grp_fu_3075_p3;
[2025-10-27 21:47:33,276]       |                                ^
[2025-10-27 21:47:33,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28685:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 28685 | assign sext_ln840_9_fu_2492_p1 = $signed(add_ln840_9_fu_2486_p2);
[2025-10-27 21:47:33,276]       |                                ^
[2025-10-27 21:47:33,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28691:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_load_reg_3999_pp0_iter5_reg' generates 6 bits.
[2025-10-27 21:47:33,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 28691 | assign zext_ln1039_1_fu_2797_p1 = p_ZL7threshs_1_load_reg_3999_pp0_iter5_reg;
[2025-10-27 21:47:33,276]       |                                 ^
[2025-10-27 21:47:33,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28693:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_2_load_reg_4004_pp0_iter5_reg' generates 6 bits.
[2025-10-27 21:47:33,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 28693 | assign zext_ln1039_2_fu_2806_p1 = p_ZL7threshs_2_load_reg_4004_pp0_iter5_reg;
[2025-10-27 21:47:33,276]       |                                 ^
[2025-10-27 21:47:33,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28695:31: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_load_reg_3994_pp0_iter5_reg' generates 6 bits.
[2025-10-27 21:47:33,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 28695 | assign zext_ln1039_fu_2788_p1 = p_ZL7threshs_0_load_reg_3994_pp0_iter5_reg;
[2025-10-27 21:47:33,276]       |                               ^
[2025-10-27 21:47:33,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28697:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_2833_p2' generates 1 bits.
[2025-10-27 21:47:33,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 28697 | assign zext_ln840_1_fu_2838_p1 = xor_ln1039_1_fu_2833_p2;
[2025-10-27 21:47:33,276]       |                                ^
[2025-10-27 21:47:33,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28699:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_2815_p2' generates 1 bits.
[2025-10-27 21:47:33,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 28699 | assign zext_ln840_2_fu_2820_p1 = result_V_fu_2815_p2;
[2025-10-27 21:47:33,276]       |                                ^
[2025-10-27 21:47:33,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:28701:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_fu_2824_p2' generates 1 bits.
[2025-10-27 21:47:33,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 28701 | assign zext_ln840_fu_2829_p1 = xor_ln1039_fu_2824_p2;
[2025-10-27 21:47:33,276]       |                              ^
[2025-10-27 21:47:33,276] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:22335:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,276]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.flow_control_loop_pipe_no_ap_cont_U
[2025-10-27 21:47:33,276] 22335 | #0 ap_loop_init = 1'b1;
[2025-10-27 21:47:33,276]       |  ^
[2025-10-27 21:47:33,276] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:22336:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,276]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.flow_control_loop_pipe_no_ap_cont_U
[2025-10-27 21:47:33,276] 22336 | #0 ap_done_cache = 1'b0;
[2025-10-27 21:47:33,276]       |  ^
[2025-10-27 21:47:33,276] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:17554:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,276]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 17554 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-10-27 21:47:33,276]       |  ^
[2025-10-27 21:47:33,276] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:17555:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,276]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 17555 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-10-27 21:47:33,276]       |  ^
[2025-10-27 21:47:33,276] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:17556:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,276]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 17556 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-10-27 21:47:33,276]       |  ^
[2025-10-27 21:47:33,276] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:17557:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,276]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 17557 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-10-27 21:47:33,276]       |  ^
[2025-10-27 21:47:33,276] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:17558:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,276]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 17558 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-10-27 21:47:33,276]       |  ^
[2025-10-27 21:47:33,276] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:17559:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,276]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 17559 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-10-27 21:47:33,276]       |  ^
[2025-10-27 21:47:33,276] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:17560:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,276]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 17560 | #0 ap_CS_iter6_fsm = 2'd1;
[2025-10-27 21:47:33,276]       |  ^
[2025-10-27 21:47:33,276] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:17561:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,276]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 17561 | #0 ap_CS_iter7_fsm = 2'd1;
[2025-10-27 21:47:33,276]       |  ^
[2025-10-27 21:47:33,276] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:17562:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,276]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 17562 | #0 ap_done_reg = 1'b0;
[2025-10-27 21:47:33,276]       |  ^
[2025-10-27 21:47:33,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19361:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 19361 |             ap_NS_iter0_fsm = 'bx;
[2025-10-27 21:47:33,276]       |                             ^
[2025-10-27 21:47:33,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19385:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 19385 |             ap_NS_iter1_fsm = 'bx;
[2025-10-27 21:47:33,276]       |                             ^
[2025-10-27 21:47:33,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19409:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 19409 |             ap_NS_iter2_fsm = 'bx;
[2025-10-27 21:47:33,276]       |                             ^
[2025-10-27 21:47:33,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19433:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 19433 |             ap_NS_iter3_fsm = 'bx;
[2025-10-27 21:47:33,276]       |                             ^
[2025-10-27 21:47:33,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19457:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 19457 |             ap_NS_iter4_fsm = 'bx;
[2025-10-27 21:47:33,276]       |                             ^
[2025-10-27 21:47:33,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19481:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 19481 |             ap_NS_iter5_fsm = 'bx;
[2025-10-27 21:47:33,276]       |                             ^
[2025-10-27 21:47:33,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19505:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 19505 |             ap_NS_iter6_fsm = 'bx;
[2025-10-27 21:47:33,276]       |                             ^
[2025-10-27 21:47:33,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19529:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 19529 |             ap_NS_iter7_fsm = 'bx;
[2025-10-27 21:47:33,276]       |                             ^
[2025-10-27 21:47:33,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19662:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2894_p00' generates 4 bits.
[2025-10-27 21:47:33,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 19662 | assign grp_fu_2894_p0 = grp_fu_2894_p00;
[2025-10-27 21:47:33,276]       |                       ^
[2025-10-27 21:47:33,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19664:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_2_fu_1094_p4' generates 2 bits.
[2025-10-27 21:47:33,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 19664 | assign grp_fu_2894_p00 = r_V_2_fu_1094_p4;
[2025-10-27 21:47:33,276]       |                        ^
[2025-10-27 21:47:33,276] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19666:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2903_p00' generates 4 bits.
[2025-10-27 21:47:33,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,276] 19666 | assign grp_fu_2903_p0 = grp_fu_2903_p00;
[2025-10-27 21:47:33,277]       |                       ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19668:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_4_fu_1121_p4' generates 2 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19668 | assign grp_fu_2903_p00 = r_V_4_fu_1121_p4;
[2025-10-27 21:47:33,277]       |                        ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19670:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2912_p00' generates 4 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19670 | assign grp_fu_2912_p0 = grp_fu_2912_p00;
[2025-10-27 21:47:33,277]       |                       ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19672:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_6_fu_1148_p4' generates 2 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19672 | assign grp_fu_2912_p00 = r_V_6_fu_1148_p4;
[2025-10-27 21:47:33,277]       |                        ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19674:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2921_p00' generates 4 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19674 | assign grp_fu_2921_p0 = grp_fu_2921_p00;
[2025-10-27 21:47:33,277]       |                       ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19676:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_8_fu_1175_p4' generates 2 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19676 | assign grp_fu_2921_p00 = r_V_8_fu_1175_p4;
[2025-10-27 21:47:33,277]       |                        ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19678:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2930_p00' generates 4 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19678 | assign grp_fu_2930_p0 = grp_fu_2930_p00;
[2025-10-27 21:47:33,277]       |                       ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19680:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_10_fu_1202_p4' generates 2 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19680 | assign grp_fu_2930_p00 = r_V_10_fu_1202_p4;
[2025-10-27 21:47:33,277]       |                        ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19682:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2939_p00' generates 4 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19682 | assign grp_fu_2939_p0 = grp_fu_2939_p00;
[2025-10-27 21:47:33,277]       |                       ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19684:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_12_fu_1229_p4' generates 2 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19684 | assign grp_fu_2939_p00 = r_V_12_fu_1229_p4;
[2025-10-27 21:47:33,277]       |                        ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19686:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2948_p00' generates 4 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19686 | assign grp_fu_2948_p0 = grp_fu_2948_p00;
[2025-10-27 21:47:33,277]       |                       ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19688:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_14_fu_1256_p4' generates 2 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19688 | assign grp_fu_2948_p00 = r_V_14_fu_1256_p4;
[2025-10-27 21:47:33,277]       |                        ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19690:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2957_p00' generates 4 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19690 | assign grp_fu_2957_p0 = grp_fu_2957_p00;
[2025-10-27 21:47:33,277]       |                       ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19692:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_16_fu_1283_p4' generates 2 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19692 | assign grp_fu_2957_p00 = r_V_16_fu_1283_p4;
[2025-10-27 21:47:33,277]       |                        ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19694:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2966_p00' generates 4 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19694 | assign grp_fu_2966_p0 = grp_fu_2966_p00;
[2025-10-27 21:47:33,277]       |                       ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19696:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_18_fu_1310_p4' generates 2 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19696 | assign grp_fu_2966_p00 = r_V_18_fu_1310_p4;
[2025-10-27 21:47:33,277]       |                        ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19698:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2975_p00' generates 4 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19698 | assign grp_fu_2975_p0 = grp_fu_2975_p00;
[2025-10-27 21:47:33,277]       |                       ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19700:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_20_fu_1337_p4' generates 2 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19700 | assign grp_fu_2975_p00 = r_V_20_fu_1337_p4;
[2025-10-27 21:47:33,277]       |                        ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19702:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2984_p00' generates 4 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19702 | assign grp_fu_2984_p0 = grp_fu_2984_p00;
[2025-10-27 21:47:33,277]       |                       ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19704:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_22_fu_1364_p4' generates 2 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19704 | assign grp_fu_2984_p00 = r_V_22_fu_1364_p4;
[2025-10-27 21:47:33,277]       |                        ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19706:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2993_p00' generates 4 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19706 | assign grp_fu_2993_p0 = grp_fu_2993_p00;
[2025-10-27 21:47:33,277]       |                       ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19708:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_24_fu_1391_p4' generates 2 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19708 | assign grp_fu_2993_p00 = r_V_24_fu_1391_p4;
[2025-10-27 21:47:33,277]       |                        ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19710:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3002_p00' generates 4 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19710 | assign grp_fu_3002_p0 = grp_fu_3002_p00;
[2025-10-27 21:47:33,277]       |                       ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19712:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_26_fu_1418_p4' generates 2 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19712 | assign grp_fu_3002_p00 = r_V_26_fu_1418_p4;
[2025-10-27 21:47:33,277]       |                        ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19714:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3011_p00' generates 4 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19714 | assign grp_fu_3011_p0 = grp_fu_3011_p00;
[2025-10-27 21:47:33,277]       |                       ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19716:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_28_fu_1445_p4' generates 2 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19716 | assign grp_fu_3011_p00 = r_V_28_fu_1445_p4;
[2025-10-27 21:47:33,277]       |                        ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19718:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3020_p00' generates 4 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19718 | assign grp_fu_3020_p0 = grp_fu_3020_p00;
[2025-10-27 21:47:33,277]       |                       ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19720:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_30_fu_1472_p4' generates 2 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19720 | assign grp_fu_3020_p00 = r_V_30_fu_1472_p4;
[2025-10-27 21:47:33,277]       |                        ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19722:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3029_p00' generates 4 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19722 | assign grp_fu_3029_p0 = grp_fu_3029_p00;
[2025-10-27 21:47:33,277]       |                       ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19724:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_31_fu_1489_p4' generates 2 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19724 | assign grp_fu_3029_p00 = r_V_31_fu_1489_p4;
[2025-10-27 21:47:33,277]       |                        ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19726:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3038_p00' generates 4 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19726 | assign grp_fu_3038_p0 = grp_fu_3038_p00;
[2025-10-27 21:47:33,277]       |                       ^
[2025-10-27 21:47:33,277] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19728:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_33_fu_1516_p4' generates 2 bits.
[2025-10-27 21:47:33,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,277] 19728 | assign grp_fu_3038_p00 = r_V_33_fu_1516_p4;
[2025-10-27 21:47:33,278]       |                        ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19730:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3047_p00' generates 4 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19730 | assign grp_fu_3047_p0 = grp_fu_3047_p00;
[2025-10-27 21:47:33,278]       |                       ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19732:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_35_fu_1543_p4' generates 2 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19732 | assign grp_fu_3047_p00 = r_V_35_fu_1543_p4;
[2025-10-27 21:47:33,278]       |                        ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19734:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3056_p00' generates 4 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19734 | assign grp_fu_3056_p0 = grp_fu_3056_p00;
[2025-10-27 21:47:33,278]       |                       ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19736:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_37_fu_1570_p4' generates 2 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19736 | assign grp_fu_3056_p00 = r_V_37_fu_1570_p4;
[2025-10-27 21:47:33,278]       |                        ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19738:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3065_p00' generates 4 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19738 | assign grp_fu_3065_p0 = grp_fu_3065_p00;
[2025-10-27 21:47:33,278]       |                       ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19740:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_39_fu_1597_p4' generates 2 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19740 | assign grp_fu_3065_p00 = r_V_39_fu_1597_p4;
[2025-10-27 21:47:33,278]       |                        ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19742:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3074_p00' generates 4 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19742 | assign grp_fu_3074_p0 = grp_fu_3074_p00;
[2025-10-27 21:47:33,278]       |                       ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19744:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_41_fu_1624_p4' generates 2 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19744 | assign grp_fu_3074_p00 = r_V_41_fu_1624_p4;
[2025-10-27 21:47:33,278]       |                        ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19746:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3083_p00' generates 4 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19746 | assign grp_fu_3083_p0 = grp_fu_3083_p00;
[2025-10-27 21:47:33,278]       |                       ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19748:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_43_fu_1651_p4' generates 2 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19748 | assign grp_fu_3083_p00 = r_V_43_fu_1651_p4;
[2025-10-27 21:47:33,278]       |                        ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19750:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3092_p00' generates 4 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19750 | assign grp_fu_3092_p0 = grp_fu_3092_p00;
[2025-10-27 21:47:33,278]       |                       ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19752:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_45_fu_1678_p4' generates 2 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19752 | assign grp_fu_3092_p00 = r_V_45_fu_1678_p4;
[2025-10-27 21:47:33,278]       |                        ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19754:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3101_p00' generates 4 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19754 | assign grp_fu_3101_p0 = grp_fu_3101_p00;
[2025-10-27 21:47:33,278]       |                       ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19756:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_47_fu_1705_p4' generates 2 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19756 | assign grp_fu_3101_p00 = r_V_47_fu_1705_p4;
[2025-10-27 21:47:33,278]       |                        ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19758:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3110_p00' generates 4 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19758 | assign grp_fu_3110_p0 = grp_fu_3110_p00;
[2025-10-27 21:47:33,278]       |                       ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19760:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_49_fu_1732_p4' generates 2 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19760 | assign grp_fu_3110_p00 = r_V_49_fu_1732_p4;
[2025-10-27 21:47:33,278]       |                        ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19762:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3119_p00' generates 4 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19762 | assign grp_fu_3119_p0 = grp_fu_3119_p00;
[2025-10-27 21:47:33,278]       |                       ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19764:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_51_fu_1759_p4' generates 2 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19764 | assign grp_fu_3119_p00 = r_V_51_fu_1759_p4;
[2025-10-27 21:47:33,278]       |                        ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19766:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3128_p00' generates 4 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19766 | assign grp_fu_3128_p0 = grp_fu_3128_p00;
[2025-10-27 21:47:33,278]       |                       ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19768:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_53_fu_1786_p4' generates 2 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19768 | assign grp_fu_3128_p00 = r_V_53_fu_1786_p4;
[2025-10-27 21:47:33,278]       |                        ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19770:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3137_p00' generates 4 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19770 | assign grp_fu_3137_p0 = grp_fu_3137_p00;
[2025-10-27 21:47:33,278]       |                       ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19772:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_55_fu_1813_p4' generates 2 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19772 | assign grp_fu_3137_p00 = r_V_55_fu_1813_p4;
[2025-10-27 21:47:33,278]       |                        ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19774:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3146_p00' generates 4 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19774 | assign grp_fu_3146_p0 = grp_fu_3146_p00;
[2025-10-27 21:47:33,278]       |                       ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19776:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_57_fu_1840_p4' generates 2 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19776 | assign grp_fu_3146_p00 = r_V_57_fu_1840_p4;
[2025-10-27 21:47:33,278]       |                        ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19778:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3155_p00' generates 4 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19778 | assign grp_fu_3155_p0 = grp_fu_3155_p00;
[2025-10-27 21:47:33,278]       |                       ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19780:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_59_fu_1867_p4' generates 2 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19780 | assign grp_fu_3155_p00 = r_V_59_fu_1867_p4;
[2025-10-27 21:47:33,278]       |                        ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19782:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3164_p00' generates 4 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19782 | assign grp_fu_3164_p0 = grp_fu_3164_p00;
[2025-10-27 21:47:33,278]       |                       ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19784:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_62_fu_1904_p4' generates 2 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19784 | assign grp_fu_3164_p00 = r_V_62_fu_1904_p4;
[2025-10-27 21:47:33,278]       |                        ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19786:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3173_p00' generates 4 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19786 | assign grp_fu_3173_p0 = grp_fu_3173_p00;
[2025-10-27 21:47:33,278]       |                       ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19788:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_63_fu_1921_p4' generates 2 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19788 | assign grp_fu_3173_p00 = r_V_63_fu_1921_p4;
[2025-10-27 21:47:33,278]       |                        ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19806:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_3_reg_3202' generates 32 bits.
[2025-10-27 21:47:33,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,278] 19806 | assign idxprom2_i_fu_1938_p1 = nf_3_reg_3202;
[2025-10-27 21:47:33,278]       |                              ^
[2025-10-27 21:47:33,278] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19814:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_2883_p2' generates 2 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19814 | assign out_V_TDATA = result_V_2_fu_2883_p2;
[2025-10-27 21:47:33,279]       |                    ^
[2025-10-27 21:47:33,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19816:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1938_p1' generates 64 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19816 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_1938_p1;
[2025-10-27 21:47:33,279]       |                                ^
[2025-10-27 21:47:33,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19818:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1938_p1' generates 64 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19818 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_1938_p1;
[2025-10-27 21:47:33,279]       |                                ^
[2025-10-27 21:47:33,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19820:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1938_p1' generates 64 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19820 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_1938_p1;
[2025-10-27 21:47:33,279]       |                                ^
[2025-10-27 21:47:33,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19892:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_11_fu_2046_p00' generates 4 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19892 | assign ret_V_11_fu_2046_p0 = ret_V_11_fu_2046_p00;
[2025-10-27 21:47:33,279]       |                            ^
[2025-10-27 21:47:33,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19894:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_11_reg_3614_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19894 | assign ret_V_11_fu_2046_p00 = r_V_11_reg_3614_pp0_iter2_reg;
[2025-10-27 21:47:33,279]       |                             ^
[2025-10-27 21:47:33,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19896:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_13_fu_2062_p00' generates 4 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19896 | assign ret_V_13_fu_2062_p0 = ret_V_13_fu_2062_p00;
[2025-10-27 21:47:33,279]       |                            ^
[2025-10-27 21:47:33,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19898:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_13_reg_3629_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19898 | assign ret_V_13_fu_2062_p00 = r_V_13_reg_3629_pp0_iter2_reg;
[2025-10-27 21:47:33,279]       |                             ^
[2025-10-27 21:47:33,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19900:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_15_fu_2078_p00' generates 4 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19900 | assign ret_V_15_fu_2078_p0 = ret_V_15_fu_2078_p00;
[2025-10-27 21:47:33,279]       |                            ^
[2025-10-27 21:47:33,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19902:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_15_reg_3644_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19902 | assign ret_V_15_fu_2078_p00 = r_V_15_reg_3644_pp0_iter2_reg;
[2025-10-27 21:47:33,279]       |                             ^
[2025-10-27 21:47:33,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19904:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_17_fu_2094_p00' generates 4 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19904 | assign ret_V_17_fu_2094_p0 = ret_V_17_fu_2094_p00;
[2025-10-27 21:47:33,279]       |                            ^
[2025-10-27 21:47:33,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19906:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_17_reg_3659_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19906 | assign ret_V_17_fu_2094_p00 = r_V_17_reg_3659_pp0_iter2_reg;
[2025-10-27 21:47:33,279]       |                             ^
[2025-10-27 21:47:33,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19908:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_19_fu_2110_p00' generates 4 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19908 | assign ret_V_19_fu_2110_p0 = ret_V_19_fu_2110_p00;
[2025-10-27 21:47:33,279]       |                            ^
[2025-10-27 21:47:33,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19910:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_19_reg_3674_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19910 | assign ret_V_19_fu_2110_p00 = r_V_19_reg_3674_pp0_iter2_reg;
[2025-10-27 21:47:33,279]       |                             ^
[2025-10-27 21:47:33,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19912:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_1_fu_1966_p00' generates 4 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19912 | assign ret_V_1_fu_1966_p0 = ret_V_1_fu_1966_p00;
[2025-10-27 21:47:33,279]       |                           ^
[2025-10-27 21:47:33,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19914:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_1_reg_3539_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19914 | assign ret_V_1_fu_1966_p00 = r_V_1_reg_3539_pp0_iter2_reg;
[2025-10-27 21:47:33,279]       |                            ^
[2025-10-27 21:47:33,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19916:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_21_fu_2126_p00' generates 4 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19916 | assign ret_V_21_fu_2126_p0 = ret_V_21_fu_2126_p00;
[2025-10-27 21:47:33,279]       |                            ^
[2025-10-27 21:47:33,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19918:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_21_reg_3689_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19918 | assign ret_V_21_fu_2126_p00 = r_V_21_reg_3689_pp0_iter2_reg;
[2025-10-27 21:47:33,279]       |                             ^
[2025-10-27 21:47:33,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19920:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_23_fu_2142_p00' generates 4 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19920 | assign ret_V_23_fu_2142_p0 = ret_V_23_fu_2142_p00;
[2025-10-27 21:47:33,279]       |                            ^
[2025-10-27 21:47:33,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19922:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_23_reg_3704_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19922 | assign ret_V_23_fu_2142_p00 = r_V_23_reg_3704_pp0_iter2_reg;
[2025-10-27 21:47:33,279]       |                             ^
[2025-10-27 21:47:33,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19924:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_25_fu_2158_p00' generates 4 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19924 | assign ret_V_25_fu_2158_p0 = ret_V_25_fu_2158_p00;
[2025-10-27 21:47:33,279]       |                            ^
[2025-10-27 21:47:33,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19926:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_25_reg_3719_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19926 | assign ret_V_25_fu_2158_p00 = r_V_25_reg_3719_pp0_iter2_reg;
[2025-10-27 21:47:33,279]       |                             ^
[2025-10-27 21:47:33,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19928:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_27_fu_2174_p00' generates 4 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19928 | assign ret_V_27_fu_2174_p0 = ret_V_27_fu_2174_p00;
[2025-10-27 21:47:33,279]       |                            ^
[2025-10-27 21:47:33,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19930:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_27_reg_3734_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19930 | assign ret_V_27_fu_2174_p00 = r_V_27_reg_3734_pp0_iter2_reg;
[2025-10-27 21:47:33,279]       |                             ^
[2025-10-27 21:47:33,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19932:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_29_fu_2190_p00' generates 4 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19932 | assign ret_V_29_fu_2190_p0 = ret_V_29_fu_2190_p00;
[2025-10-27 21:47:33,279]       |                            ^
[2025-10-27 21:47:33,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19934:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_29_reg_3749_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19934 | assign ret_V_29_fu_2190_p00 = r_V_29_reg_3749_pp0_iter2_reg;
[2025-10-27 21:47:33,279]       |                             ^
[2025-10-27 21:47:33,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19936:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_32_fu_2206_p00' generates 4 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19936 | assign ret_V_32_fu_2206_p0 = ret_V_32_fu_2206_p00;
[2025-10-27 21:47:33,279]       |                            ^
[2025-10-27 21:47:33,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19938:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_32_reg_3774_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19938 | assign ret_V_32_fu_2206_p00 = r_V_32_reg_3774_pp0_iter2_reg;
[2025-10-27 21:47:33,279]       |                             ^
[2025-10-27 21:47:33,279] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19940:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_34_fu_2222_p00' generates 4 bits.
[2025-10-27 21:47:33,279]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,279] 19940 | assign ret_V_34_fu_2222_p0 = ret_V_34_fu_2222_p00;
[2025-10-27 21:47:33,280]       |                            ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19942:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_34_reg_3789_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19942 | assign ret_V_34_fu_2222_p00 = r_V_34_reg_3789_pp0_iter2_reg;
[2025-10-27 21:47:33,280]       |                             ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19944:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_36_fu_2238_p00' generates 4 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19944 | assign ret_V_36_fu_2238_p0 = ret_V_36_fu_2238_p00;
[2025-10-27 21:47:33,280]       |                            ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19946:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_36_reg_3804_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19946 | assign ret_V_36_fu_2238_p00 = r_V_36_reg_3804_pp0_iter2_reg;
[2025-10-27 21:47:33,280]       |                             ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19948:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_38_fu_2254_p00' generates 4 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19948 | assign ret_V_38_fu_2254_p0 = ret_V_38_fu_2254_p00;
[2025-10-27 21:47:33,280]       |                            ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19950:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_38_reg_3819_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19950 | assign ret_V_38_fu_2254_p00 = r_V_38_reg_3819_pp0_iter2_reg;
[2025-10-27 21:47:33,280]       |                             ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19952:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_3_fu_1982_p00' generates 4 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19952 | assign ret_V_3_fu_1982_p0 = ret_V_3_fu_1982_p00;
[2025-10-27 21:47:33,280]       |                           ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19954:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_3_reg_3554_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19954 | assign ret_V_3_fu_1982_p00 = r_V_3_reg_3554_pp0_iter2_reg;
[2025-10-27 21:47:33,280]       |                            ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19956:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_40_fu_2270_p00' generates 4 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19956 | assign ret_V_40_fu_2270_p0 = ret_V_40_fu_2270_p00;
[2025-10-27 21:47:33,280]       |                            ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19958:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_40_reg_3834_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19958 | assign ret_V_40_fu_2270_p00 = r_V_40_reg_3834_pp0_iter2_reg;
[2025-10-27 21:47:33,280]       |                             ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19960:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_42_fu_2286_p00' generates 4 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19960 | assign ret_V_42_fu_2286_p0 = ret_V_42_fu_2286_p00;
[2025-10-27 21:47:33,280]       |                            ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19962:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_42_reg_3849_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19962 | assign ret_V_42_fu_2286_p00 = r_V_42_reg_3849_pp0_iter2_reg;
[2025-10-27 21:47:33,280]       |                             ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19964:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_44_fu_2302_p00' generates 4 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19964 | assign ret_V_44_fu_2302_p0 = ret_V_44_fu_2302_p00;
[2025-10-27 21:47:33,280]       |                            ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19966:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_44_reg_3864_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19966 | assign ret_V_44_fu_2302_p00 = r_V_44_reg_3864_pp0_iter2_reg;
[2025-10-27 21:47:33,280]       |                             ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19968:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_46_fu_2318_p00' generates 4 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19968 | assign ret_V_46_fu_2318_p0 = ret_V_46_fu_2318_p00;
[2025-10-27 21:47:33,280]       |                            ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19970:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_46_reg_3879_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19970 | assign ret_V_46_fu_2318_p00 = r_V_46_reg_3879_pp0_iter2_reg;
[2025-10-27 21:47:33,280]       |                             ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19972:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_48_fu_2334_p00' generates 4 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19972 | assign ret_V_48_fu_2334_p0 = ret_V_48_fu_2334_p00;
[2025-10-27 21:47:33,280]       |                            ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19974:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_48_reg_3894_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19974 | assign ret_V_48_fu_2334_p00 = r_V_48_reg_3894_pp0_iter2_reg;
[2025-10-27 21:47:33,280]       |                             ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19976:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_50_fu_2350_p00' generates 4 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19976 | assign ret_V_50_fu_2350_p0 = ret_V_50_fu_2350_p00;
[2025-10-27 21:47:33,280]       |                            ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19978:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_50_reg_3909_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19978 | assign ret_V_50_fu_2350_p00 = r_V_50_reg_3909_pp0_iter2_reg;
[2025-10-27 21:47:33,280]       |                             ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19980:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_52_fu_2366_p00' generates 4 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19980 | assign ret_V_52_fu_2366_p0 = ret_V_52_fu_2366_p00;
[2025-10-27 21:47:33,280]       |                            ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19982:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_52_reg_3924_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19982 | assign ret_V_52_fu_2366_p00 = r_V_52_reg_3924_pp0_iter2_reg;
[2025-10-27 21:47:33,280]       |                             ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19984:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_54_fu_2382_p00' generates 4 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19984 | assign ret_V_54_fu_2382_p0 = ret_V_54_fu_2382_p00;
[2025-10-27 21:47:33,280]       |                            ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19986:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_54_reg_3939_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19986 | assign ret_V_54_fu_2382_p00 = r_V_54_reg_3939_pp0_iter2_reg;
[2025-10-27 21:47:33,280]       |                             ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19988:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_56_fu_2398_p00' generates 4 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19988 | assign ret_V_56_fu_2398_p0 = ret_V_56_fu_2398_p00;
[2025-10-27 21:47:33,280]       |                            ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19990:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_56_reg_3954_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19990 | assign ret_V_56_fu_2398_p00 = r_V_56_reg_3954_pp0_iter2_reg;
[2025-10-27 21:47:33,280]       |                             ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19992:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_58_fu_2414_p00' generates 4 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19992 | assign ret_V_58_fu_2414_p0 = ret_V_58_fu_2414_p00;
[2025-10-27 21:47:33,280]       |                            ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19994:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_58_reg_3969_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19994 | assign ret_V_58_fu_2414_p00 = r_V_58_reg_3969_pp0_iter2_reg;
[2025-10-27 21:47:33,280]       |                             ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19996:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_5_fu_1998_p00' generates 4 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19996 | assign ret_V_5_fu_1998_p0 = ret_V_5_fu_1998_p00;
[2025-10-27 21:47:33,280]       |                           ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:19998:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_5_reg_3569_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 19998 | assign ret_V_5_fu_1998_p00 = r_V_5_reg_3569_pp0_iter2_reg;
[2025-10-27 21:47:33,280]       |                            ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20000:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_60_fu_2430_p00' generates 4 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 20000 | assign ret_V_60_fu_2430_p0 = ret_V_60_fu_2430_p00;
[2025-10-27 21:47:33,280]       |                            ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20002:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_60_reg_3984_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 20002 | assign ret_V_60_fu_2430_p00 = r_V_60_reg_3984_pp0_iter2_reg;
[2025-10-27 21:47:33,280]       |                             ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20004:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_61_fu_2446_p00' generates 4 bits.
[2025-10-27 21:47:33,280]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,280] 20004 | assign ret_V_61_fu_2446_p0 = ret_V_61_fu_2446_p00;
[2025-10-27 21:47:33,280]       |                            ^
[2025-10-27 21:47:33,280] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20006:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_61_reg_3989_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20006 | assign ret_V_61_fu_2446_p00 = r_V_61_reg_3989_pp0_iter2_reg;
[2025-10-27 21:47:33,281]       |                             ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20008:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_7_fu_2014_p00' generates 4 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20008 | assign ret_V_7_fu_2014_p0 = ret_V_7_fu_2014_p00;
[2025-10-27 21:47:33,281]       |                           ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20010:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_7_reg_3584_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20010 | assign ret_V_7_fu_2014_p00 = r_V_7_reg_3584_pp0_iter2_reg;
[2025-10-27 21:47:33,281]       |                            ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20012:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_9_fu_2030_p00' generates 4 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20012 | assign ret_V_9_fu_2030_p0 = ret_V_9_fu_2030_p00;
[2025-10-27 21:47:33,281]       |                           ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20014:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_9_reg_3599_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20014 | assign ret_V_9_fu_2030_p00 = r_V_9_reg_3599_pp0_iter2_reg;
[2025-10-27 21:47:33,281]       |                            ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20016:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_1950_p00' generates 4 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20016 | assign ret_V_fu_1950_p0 = ret_V_fu_1950_p00;
[2025-10-27 21:47:33,281]       |                         ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20018:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_reg_3534_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20018 | assign ret_V_fu_1950_p00 = r_V_reg_3534_pp0_iter2_reg;
[2025-10-27 21:47:33,281]       |                          ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20020:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20020 | assign sext_ln840_10_fu_2506_p1 = $signed(add_ln840_9_fu_2500_p2);
[2025-10-27 21:47:33,281]       |                                 ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20022:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3119_p3' generates 5 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20022 | assign sext_ln840_11_fu_2510_p1 = grp_fu_3119_p3;
[2025-10-27 21:47:33,281]       |                                 ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20024:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3128_p3' generates 5 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20024 | assign sext_ln840_12_fu_2513_p1 = grp_fu_3128_p3;
[2025-10-27 21:47:33,281]       |                                 ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20026:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20026 | assign sext_ln840_13_fu_2522_p1 = $signed(add_ln840_12_fu_2516_p2);
[2025-10-27 21:47:33,281]       |                                 ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20028:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20028 | assign sext_ln840_14_fu_2763_p1 = $signed(add_ln840_13_reg_4209);
[2025-10-27 21:47:33,281]       |                                 ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20030:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3029_p3' generates 5 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20030 | assign sext_ln840_15_fu_2532_p1 = grp_fu_3029_p3;
[2025-10-27 21:47:33,281]       |                                 ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20032:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3038_p3' generates 5 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20032 | assign sext_ln840_16_fu_2535_p1 = grp_fu_3038_p3;
[2025-10-27 21:47:33,281]       |                                 ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20034:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20034 | assign sext_ln840_17_fu_2544_p1 = $signed(add_ln840_17_fu_2538_p2);
[2025-10-27 21:47:33,281]       |                                 ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20036:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3047_p3' generates 5 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20036 | assign sext_ln840_18_fu_2548_p1 = grp_fu_3047_p3;
[2025-10-27 21:47:33,281]       |                                 ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20038:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3056_p3' generates 5 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20038 | assign sext_ln840_19_fu_2551_p1 = grp_fu_3056_p3;
[2025-10-27 21:47:33,281]       |                                 ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20040:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3164_p3' generates 5 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20040 | assign sext_ln840_1_fu_2456_p1 = grp_fu_3164_p3;
[2025-10-27 21:47:33,281]       |                                ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20042:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20042 | assign sext_ln840_20_fu_2560_p1 = $signed(add_ln840_20_fu_2554_p2);
[2025-10-27 21:47:33,281]       |                                 ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20044:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20044 | assign sext_ln840_21_fu_2772_p1 = $signed(add_ln840_21_reg_4214);
[2025-10-27 21:47:33,281]       |                                 ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20046:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3065_p3' generates 5 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20046 | assign sext_ln840_22_fu_2570_p1 = grp_fu_3065_p3;
[2025-10-27 21:47:33,281]       |                                 ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20048:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3074_p3' generates 5 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20048 | assign sext_ln840_23_fu_2573_p1 = grp_fu_3074_p3;
[2025-10-27 21:47:33,281]       |                                 ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20050:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20050 | assign sext_ln840_24_fu_2582_p1 = $signed(add_ln840_24_fu_2576_p2);
[2025-10-27 21:47:33,281]       |                                 ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20052:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3083_p3' generates 5 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20052 | assign sext_ln840_25_fu_2586_p1 = grp_fu_3083_p3;
[2025-10-27 21:47:33,281]       |                                 ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20054:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3092_p3' generates 5 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20054 | assign sext_ln840_26_fu_2589_p1 = grp_fu_3092_p3;
[2025-10-27 21:47:33,281]       |                                 ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20056:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20056 | assign sext_ln840_27_fu_2598_p1 = $signed(add_ln840_27_fu_2592_p2);
[2025-10-27 21:47:33,281]       |                                 ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20058:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20058 | assign sext_ln840_28_fu_2775_p1 = $signed(add_ln840_28_reg_4219);
[2025-10-27 21:47:33,281]       |                                 ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20060:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2894_p3' generates 5 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20060 | assign sext_ln840_29_fu_2608_p1 = grp_fu_2894_p3;
[2025-10-27 21:47:33,281]       |                                 ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20062:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3155_p3' generates 5 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20062 | assign sext_ln840_2_fu_2459_p1 = grp_fu_3155_p3;
[2025-10-27 21:47:33,281]       |                                ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20064:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2903_p3' generates 5 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20064 | assign sext_ln840_30_fu_2611_p1 = grp_fu_2903_p3;
[2025-10-27 21:47:33,281]       |                                 ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20066:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20066 | assign sext_ln840_31_fu_2620_p1 = $signed(add_ln840_33_fu_2614_p2);
[2025-10-27 21:47:33,281]       |                                 ^
[2025-10-27 21:47:33,281] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20068:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2912_p3' generates 5 bits.
[2025-10-27 21:47:33,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,281] 20068 | assign sext_ln840_32_fu_2624_p1 = grp_fu_2912_p3;
[2025-10-27 21:47:33,281]       |                                 ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20070:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2921_p3' generates 5 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20070 | assign sext_ln840_33_fu_2627_p1 = grp_fu_2921_p3;
[2025-10-27 21:47:33,282]       |                                 ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20072:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20072 | assign sext_ln840_34_fu_2636_p1 = $signed(add_ln840_36_fu_2630_p2);
[2025-10-27 21:47:33,282]       |                                 ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20074:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20074 | assign sext_ln840_35_fu_2784_p1 = $signed(add_ln840_37_reg_4224);
[2025-10-27 21:47:33,282]       |                                 ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20076:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2930_p3' generates 5 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20076 | assign sext_ln840_36_fu_2646_p1 = grp_fu_2930_p3;
[2025-10-27 21:47:33,282]       |                                 ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20078:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2939_p3' generates 5 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20078 | assign sext_ln840_37_fu_2649_p1 = grp_fu_2939_p3;
[2025-10-27 21:47:33,282]       |                                 ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20080:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20080 | assign sext_ln840_38_fu_2658_p1 = $signed(add_ln840_40_fu_2652_p2);
[2025-10-27 21:47:33,282]       |                                 ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20082:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2948_p3' generates 5 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20082 | assign sext_ln840_39_fu_2662_p1 = grp_fu_2948_p3;
[2025-10-27 21:47:33,282]       |                                 ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20084:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20084 | assign sext_ln840_3_fu_2468_p1 = $signed(add_ln840_2_fu_2462_p2);
[2025-10-27 21:47:33,282]       |                                ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20086:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2957_p3' generates 5 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20086 | assign sext_ln840_40_fu_2665_p1 = grp_fu_2957_p3;
[2025-10-27 21:47:33,282]       |                                 ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20088:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20088 | assign sext_ln840_41_fu_2674_p1 = $signed(add_ln840_43_fu_2668_p2);
[2025-10-27 21:47:33,282]       |                                 ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20090:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20090 | assign sext_ln840_42_fu_2787_p1 = $signed(add_ln840_44_reg_4229);
[2025-10-27 21:47:33,282]       |                                 ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20092:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2966_p3' generates 5 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20092 | assign sext_ln840_43_fu_2684_p1 = grp_fu_2966_p3;
[2025-10-27 21:47:33,282]       |                                 ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20094:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2975_p3' generates 5 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20094 | assign sext_ln840_44_fu_2687_p1 = grp_fu_2975_p3;
[2025-10-27 21:47:33,282]       |                                 ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20096:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20096 | assign sext_ln840_45_fu_2696_p1 = $signed(add_ln840_48_fu_2690_p2);
[2025-10-27 21:47:33,282]       |                                 ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20098:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2984_p3' generates 5 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20098 | assign sext_ln840_46_fu_2700_p1 = grp_fu_2984_p3;
[2025-10-27 21:47:33,282]       |                                 ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20100:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2993_p3' generates 5 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20100 | assign sext_ln840_47_fu_2703_p1 = grp_fu_2993_p3;
[2025-10-27 21:47:33,282]       |                                 ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20102:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20102 | assign sext_ln840_48_fu_2712_p1 = $signed(add_ln840_51_fu_2706_p2);
[2025-10-27 21:47:33,282]       |                                 ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20104:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20104 | assign sext_ln840_49_fu_2796_p1 = $signed(add_ln840_52_reg_4234);
[2025-10-27 21:47:33,282]       |                                 ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20106:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3137_p3' generates 5 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20106 | assign sext_ln840_4_fu_2472_p1 = grp_fu_3137_p3;
[2025-10-27 21:47:33,282]       |                                ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20108:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3002_p3' generates 5 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20108 | assign sext_ln840_50_fu_2722_p1 = grp_fu_3002_p3;
[2025-10-27 21:47:33,282]       |                                 ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20110:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3011_p3' generates 5 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20110 | assign sext_ln840_51_fu_2725_p1 = grp_fu_3011_p3;
[2025-10-27 21:47:33,282]       |                                 ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20112:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20112 | assign sext_ln840_52_fu_2734_p1 = $signed(add_ln840_55_fu_2728_p2);
[2025-10-27 21:47:33,282]       |                                 ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20114:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3020_p3' generates 5 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20114 | assign sext_ln840_53_fu_2738_p1 = grp_fu_3020_p3;
[2025-10-27 21:47:33,282]       |                                 ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20116:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3173_p3' generates 5 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20116 | assign sext_ln840_54_fu_2741_p1 = grp_fu_3173_p3;
[2025-10-27 21:47:33,282]       |                                 ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20118:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20118 | assign sext_ln840_55_fu_2750_p1 = $signed(add_ln840_58_fu_2744_p2);
[2025-10-27 21:47:33,282]       |                                 ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20120:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20120 | assign sext_ln840_56_fu_2799_p1 = $signed(add_ln840_59_reg_4239);
[2025-10-27 21:47:33,282]       |                                 ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20122:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3146_p3' generates 5 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20122 | assign sext_ln840_5_fu_2475_p1 = grp_fu_3146_p3;
[2025-10-27 21:47:33,282]       |                                ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20124:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20124 | assign sext_ln840_6_fu_2484_p1 = $signed(add_ln840_5_fu_2478_p2);
[2025-10-27 21:47:33,282]       |                                ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20126:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20126 | assign sext_ln840_7_fu_2760_p1 = $signed(add_ln840_6_reg_4204);
[2025-10-27 21:47:33,282]       |                                ^
[2025-10-27 21:47:33,282] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20128:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3101_p3' generates 5 bits.
[2025-10-27 21:47:33,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,282] 20128 | assign sext_ln840_8_fu_2494_p1 = grp_fu_3101_p3;
[2025-10-27 21:47:33,282]       |                                ^
[2025-10-27 21:47:33,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20130:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3110_p3' generates 5 bits.
[2025-10-27 21:47:33,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,283] 20130 | assign sext_ln840_9_fu_2497_p1 = grp_fu_3110_p3;
[2025-10-27 21:47:33,283]       |                                ^
[2025-10-27 21:47:33,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20136:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_load_reg_4034_pp0_iter5_reg' generates 7 bits.
[2025-10-27 21:47:33,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,283] 20136 | assign zext_ln1039_1_fu_2832_p1 = p_ZL7threshs_1_load_reg_4034_pp0_iter5_reg;
[2025-10-27 21:47:33,283]       |                                 ^
[2025-10-27 21:47:33,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20138:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_2_load_reg_4039_pp0_iter5_reg' generates 7 bits.
[2025-10-27 21:47:33,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,283] 20138 | assign zext_ln1039_2_fu_2841_p1 = p_ZL7threshs_2_load_reg_4039_pp0_iter5_reg;
[2025-10-27 21:47:33,283]       |                                 ^
[2025-10-27 21:47:33,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20140:31: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_load_reg_4029_pp0_iter5_reg' generates 6 bits.
[2025-10-27 21:47:33,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,283] 20140 | assign zext_ln1039_fu_2823_p1 = p_ZL7threshs_0_load_reg_4029_pp0_iter5_reg;
[2025-10-27 21:47:33,283]       |                               ^
[2025-10-27 21:47:33,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20142:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_2868_p2' generates 1 bits.
[2025-10-27 21:47:33,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,283] 20142 | assign zext_ln840_1_fu_2873_p1 = xor_ln1039_1_fu_2868_p2;
[2025-10-27 21:47:33,283]       |                                ^
[2025-10-27 21:47:33,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20144:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_2850_p2' generates 1 bits.
[2025-10-27 21:47:33,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,283] 20144 | assign zext_ln840_2_fu_2855_p1 = result_V_fu_2850_p2;
[2025-10-27 21:47:33,283]       |                                ^
[2025-10-27 21:47:33,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20146:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_fu_2859_p2' generates 1 bits.
[2025-10-27 21:47:33,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:47:33,283] 20146 | assign zext_ln840_fu_2864_p1 = xor_ln1039_fu_2859_p2;
[2025-10-27 21:47:33,283]       |                              ^
[2025-10-27 21:47:33,283] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:6095:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,283]  6095 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-10-27 21:47:33,283]       |  ^
[2025-10-27 21:47:33,283] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:6096:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,283]  6096 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-10-27 21:47:33,283]       |  ^
[2025-10-27 21:47:33,283] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:6097:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,283]  6097 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-10-27 21:47:33,283]       |  ^
[2025-10-27 21:47:33,283] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:6098:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,283]  6098 | #0 ap_done_reg = 1'b0;
[2025-10-27 21:47:33,283]       |  ^
[2025-10-27 21:47:33,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:7662:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,283]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,283]  7662 |             ap_NS_iter0_fsm = 'bx;
[2025-10-27 21:47:33,283]       |                             ^
[2025-10-27 21:47:33,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:7686:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,283]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,283]  7686 |             ap_NS_iter1_fsm = 'bx;
[2025-10-27 21:47:33,283]       |                             ^
[2025-10-27 21:47:33,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:7710:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,283]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,283]  7710 |             ap_NS_iter2_fsm = 'bx;
[2025-10-27 21:47:33,283]       |                             ^
[2025-10-27 21:47:33,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:9089:49: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:47:33,283]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,283]  9089 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_2903 = 'bx;
[2025-10-27 21:47:33,283]       |                                                 ^~~
[2025-10-27 21:47:33,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13197:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,283] 13197 | assign sext_ln186_1000_fu_22516_p1 = $signed(select_ln90_532_fu_22508_p3);
[2025-10-27 21:47:33,283]       |                                    ^
[2025-10-27 21:47:33,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13199:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,283] 13199 | assign sext_ln186_1001_fu_22520_p1 = $signed(local_temp_V_1157_fu_21964_p4);
[2025-10-27 21:47:33,283]       |                                    ^
[2025-10-27 21:47:33,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13201:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,283] 13201 | assign sext_ln186_1002_fu_22538_p1 = $signed(select_ln90_533_fu_22530_p3);
[2025-10-27 21:47:33,283]       |                                    ^
[2025-10-27 21:47:33,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13203:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,283] 13203 | assign sext_ln186_1003_fu_22542_p1 = $signed(local_temp_V_1158_fu_21974_p4);
[2025-10-27 21:47:33,283]       |                                    ^
[2025-10-27 21:47:33,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13205:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,283] 13205 | assign sext_ln186_1004_fu_22560_p1 = $signed(select_ln90_534_fu_22552_p3);
[2025-10-27 21:47:33,283]       |                                    ^
[2025-10-27 21:47:33,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13207:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,283] 13207 | assign sext_ln186_1005_fu_22564_p1 = $signed(local_temp_V_1159_fu_21984_p4);
[2025-10-27 21:47:33,283]       |                                    ^
[2025-10-27 21:47:33,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13209:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,283] 13209 | assign sext_ln186_1006_fu_22582_p1 = $signed(select_ln90_535_fu_22574_p3);
[2025-10-27 21:47:33,283]       |                                    ^
[2025-10-27 21:47:33,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13211:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,283] 13211 | assign sext_ln186_1007_fu_22586_p1 = $signed(local_temp_V_1160_fu_21994_p4);
[2025-10-27 21:47:33,283]       |                                    ^
[2025-10-27 21:47:33,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13213:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,283] 13213 | assign sext_ln186_1008_fu_22604_p1 = $signed(select_ln90_536_fu_22596_p3);
[2025-10-27 21:47:33,283]       |                                    ^
[2025-10-27 21:47:33,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13215:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,283]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,283] 13215 | assign sext_ln186_1009_fu_22608_p1 = $signed(local_temp_V_1161_fu_22004_p4);
[2025-10-27 21:47:33,283]       |                                    ^
[2025-10-27 21:47:33,283] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13217:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,284] 13217 | assign sext_ln186_100_fu_5968_p1 = $signed(select_ln90_70_fu_5960_p3);
[2025-10-27 21:47:33,284]       |                                  ^
[2025-10-27 21:47:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13219:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,284] 13219 | assign sext_ln186_1010_fu_22626_p1 = $signed(select_ln90_537_fu_22618_p3);
[2025-10-27 21:47:33,284]       |                                    ^
[2025-10-27 21:47:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13221:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,284] 13221 | assign sext_ln186_1011_fu_22630_p1 = $signed(local_temp_V_1162_fu_22014_p4);
[2025-10-27 21:47:33,284]       |                                    ^
[2025-10-27 21:47:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13223:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,284] 13223 | assign sext_ln186_1012_fu_22648_p1 = $signed(select_ln90_538_fu_22640_p3);
[2025-10-27 21:47:33,284]       |                                    ^
[2025-10-27 21:47:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13225:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,284] 13225 | assign sext_ln186_1013_fu_22652_p1 = $signed(local_temp_V_1163_fu_22024_p4);
[2025-10-27 21:47:33,284]       |                                    ^
[2025-10-27 21:47:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13227:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,284] 13227 | assign sext_ln186_1014_fu_22670_p1 = $signed(select_ln90_539_fu_22662_p3);
[2025-10-27 21:47:33,284]       |                                    ^
[2025-10-27 21:47:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13229:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,284] 13229 | assign sext_ln186_1015_fu_22674_p1 = $signed(local_temp_V_1164_fu_22034_p4);
[2025-10-27 21:47:33,284]       |                                    ^
[2025-10-27 21:47:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13231:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,284] 13231 | assign sext_ln186_1016_fu_22692_p1 = $signed(select_ln90_540_fu_22684_p3);
[2025-10-27 21:47:33,284]       |                                    ^
[2025-10-27 21:47:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13233:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,284] 13233 | assign sext_ln186_1017_fu_22696_p1 = $signed(local_temp_V_1165_fu_22044_p4);
[2025-10-27 21:47:33,284]       |                                    ^
[2025-10-27 21:47:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13235:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,284] 13235 | assign sext_ln186_1018_fu_22714_p1 = $signed(select_ln90_541_fu_22706_p3);
[2025-10-27 21:47:33,284]       |                                    ^
[2025-10-27 21:47:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13237:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,284] 13237 | assign sext_ln186_1019_fu_22718_p1 = $signed(local_temp_V_1166_fu_22054_p4);
[2025-10-27 21:47:33,284]       |                                    ^
[2025-10-27 21:47:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13239:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,284] 13239 | assign sext_ln186_101_fu_5972_p1 = $signed(local_temp_V_695_fu_5200_p4);
[2025-10-27 21:47:33,284]       |                                  ^
[2025-10-27 21:47:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13241:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,284] 13241 | assign sext_ln186_1020_fu_22736_p1 = $signed(select_ln90_542_fu_22728_p3);
[2025-10-27 21:47:33,284]       |                                    ^
[2025-10-27 21:47:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13243:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,284] 13243 | assign sext_ln186_1021_fu_22740_p1 = $signed(local_temp_V_1167_fu_22064_p4);
[2025-10-27 21:47:33,284]       |                                    ^
[2025-10-27 21:47:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13245:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,284] 13245 | assign sext_ln186_1022_fu_22758_p1 = $signed(select_ln90_543_fu_22750_p3);
[2025-10-27 21:47:33,284]       |                                    ^
[2025-10-27 21:47:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13247:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,284] 13247 | assign sext_ln186_1023_fu_22762_p1 = $signed(local_temp_V_1168_fu_22074_p4);
[2025-10-27 21:47:33,284]       |                                    ^
[2025-10-27 21:47:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13249:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,284] 13249 | assign sext_ln186_1024_fu_22780_p1 = $signed(select_ln90_544_fu_22772_p3);
[2025-10-27 21:47:33,284]       |                                    ^
[2025-10-27 21:47:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13251:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,284] 13251 | assign sext_ln186_1025_fu_22784_p1 = $signed(local_temp_V_1169_fu_22084_p4);
[2025-10-27 21:47:33,284]       |                                    ^
[2025-10-27 21:47:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13253:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,284] 13253 | assign sext_ln186_1026_fu_22802_p1 = $signed(select_ln90_545_fu_22794_p3);
[2025-10-27 21:47:33,284]       |                                    ^
[2025-10-27 21:47:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13255:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,284] 13255 | assign sext_ln186_1027_fu_22806_p1 = $signed(local_temp_V_1170_fu_22094_p4);
[2025-10-27 21:47:33,284]       |                                    ^
[2025-10-27 21:47:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13257:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,284] 13257 | assign sext_ln186_1028_fu_22824_p1 = $signed(select_ln90_546_fu_22816_p3);
[2025-10-27 21:47:33,284]       |                                    ^
[2025-10-27 21:47:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13259:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,284] 13259 | assign sext_ln186_1029_fu_22828_p1 = $signed(local_temp_V_1171_fu_22104_p4);
[2025-10-27 21:47:33,284]       |                                    ^
[2025-10-27 21:47:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13261:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,284] 13261 | assign sext_ln186_102_fu_5990_p1 = $signed(select_ln90_71_fu_5982_p3);
[2025-10-27 21:47:33,284]       |                                  ^
[2025-10-27 21:47:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13263:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,284] 13263 | assign sext_ln186_1030_fu_22846_p1 = $signed(select_ln90_547_fu_22838_p3);
[2025-10-27 21:47:33,284]       |                                    ^
[2025-10-27 21:47:33,284] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13265:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,284]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,284] 13265 | assign sext_ln186_1031_fu_22850_p1 = $signed(local_temp_V_1172_fu_22114_p4);
[2025-10-27 21:47:33,285]       |                                    ^
[2025-10-27 21:47:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13267:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,285] 13267 | assign sext_ln186_1032_fu_22868_p1 = $signed(select_ln90_548_fu_22860_p3);
[2025-10-27 21:47:33,285]       |                                    ^
[2025-10-27 21:47:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13269:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,285] 13269 | assign sext_ln186_1033_fu_22872_p1 = $signed(local_temp_V_1173_fu_22124_p4);
[2025-10-27 21:47:33,285]       |                                    ^
[2025-10-27 21:47:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13271:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,285] 13271 | assign sext_ln186_1034_fu_22890_p1 = $signed(select_ln90_549_fu_22882_p3);
[2025-10-27 21:47:33,285]       |                                    ^
[2025-10-27 21:47:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13273:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,285] 13273 | assign sext_ln186_1035_fu_22894_p1 = $signed(local_temp_V_1174_fu_22134_p4);
[2025-10-27 21:47:33,285]       |                                    ^
[2025-10-27 21:47:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13275:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,285] 13275 | assign sext_ln186_1036_fu_22912_p1 = $signed(select_ln90_550_fu_22904_p3);
[2025-10-27 21:47:33,285]       |                                    ^
[2025-10-27 21:47:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13277:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,285] 13277 | assign sext_ln186_1037_fu_22916_p1 = $signed(local_temp_V_1175_fu_22144_p4);
[2025-10-27 21:47:33,285]       |                                    ^
[2025-10-27 21:47:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13279:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,285] 13279 | assign sext_ln186_1038_fu_22934_p1 = $signed(select_ln90_551_fu_22926_p3);
[2025-10-27 21:47:33,285]       |                                    ^
[2025-10-27 21:47:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13281:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,285] 13281 | assign sext_ln186_1039_fu_22938_p1 = $signed(local_temp_V_1176_fu_22154_p4);
[2025-10-27 21:47:33,285]       |                                    ^
[2025-10-27 21:47:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13283:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,285] 13283 | assign sext_ln186_103_fu_5994_p1 = $signed(local_temp_V_696_fu_5210_p4);
[2025-10-27 21:47:33,285]       |                                  ^
[2025-10-27 21:47:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13285:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,285] 13285 | assign sext_ln186_1040_fu_22956_p1 = $signed(select_ln90_552_fu_22948_p3);
[2025-10-27 21:47:33,285]       |                                    ^
[2025-10-27 21:47:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13287:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,285] 13287 | assign sext_ln186_1041_fu_22960_p1 = $signed(local_temp_V_1177_fu_22164_p4);
[2025-10-27 21:47:33,285]       |                                    ^
[2025-10-27 21:47:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13289:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,285] 13289 | assign sext_ln186_1042_fu_22978_p1 = $signed(select_ln90_553_fu_22970_p3);
[2025-10-27 21:47:33,285]       |                                    ^
[2025-10-27 21:47:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13291:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,285] 13291 | assign sext_ln186_1043_fu_22982_p1 = $signed(local_temp_V_1178_fu_22174_p4);
[2025-10-27 21:47:33,285]       |                                    ^
[2025-10-27 21:47:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13293:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,285] 13293 | assign sext_ln186_1044_fu_23000_p1 = $signed(select_ln90_554_fu_22992_p3);
[2025-10-27 21:47:33,285]       |                                    ^
[2025-10-27 21:47:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13295:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,285] 13295 | assign sext_ln186_1045_fu_23004_p1 = $signed(local_temp_V_1179_fu_22184_p4);
[2025-10-27 21:47:33,285]       |                                    ^
[2025-10-27 21:47:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13297:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,285] 13297 | assign sext_ln186_1046_fu_23022_p1 = $signed(select_ln90_555_fu_23014_p3);
[2025-10-27 21:47:33,285]       |                                    ^
[2025-10-27 21:47:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13299:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,285] 13299 | assign sext_ln186_1047_fu_23026_p1 = $signed(local_temp_V_1180_fu_22194_p4);
[2025-10-27 21:47:33,285]       |                                    ^
[2025-10-27 21:47:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13301:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,285] 13301 | assign sext_ln186_1048_fu_23044_p1 = $signed(select_ln90_556_fu_23036_p3);
[2025-10-27 21:47:33,285]       |                                    ^
[2025-10-27 21:47:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13303:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,285] 13303 | assign sext_ln186_1049_fu_23048_p1 = $signed(local_temp_V_1181_fu_22204_p4);
[2025-10-27 21:47:33,285]       |                                    ^
[2025-10-27 21:47:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13305:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,285] 13305 | assign sext_ln186_104_fu_6012_p1 = $signed(select_ln90_72_fu_6004_p3);
[2025-10-27 21:47:33,285]       |                                  ^
[2025-10-27 21:47:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13307:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,285] 13307 | assign sext_ln186_1050_fu_23058_p1 = $signed(local_temp_V_1182_fu_22214_p4);
[2025-10-27 21:47:33,285]       |                                    ^
[2025-10-27 21:47:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13309:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,285] 13309 | assign sext_ln186_1051_fu_23076_p1 = $signed(select_ln90_558_fu_23068_p3);
[2025-10-27 21:47:33,285]       |                                    ^
[2025-10-27 21:47:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13311:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,285] 13311 | assign sext_ln186_1052_fu_23080_p1 = $signed(local_temp_V_1183_fu_22224_p4);
[2025-10-27 21:47:33,285]       |                                    ^
[2025-10-27 21:47:33,285] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13313:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,285]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,286] 13313 | assign sext_ln186_1053_fu_23646_p1 = $signed(local_temp_V_1184_fu_23246_p4);
[2025-10-27 21:47:33,286]       |                                    ^
[2025-10-27 21:47:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13315:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,286] 13315 | assign sext_ln186_1054_fu_23664_p1 = $signed(select_ln90_560_fu_23656_p3);
[2025-10-27 21:47:33,286]       |                                    ^
[2025-10-27 21:47:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13317:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,286] 13317 | assign sext_ln186_1055_fu_23668_p1 = $signed(local_temp_V_1185_fu_23256_p4);
[2025-10-27 21:47:33,286]       |                                    ^
[2025-10-27 21:47:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13319:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,286] 13319 | assign sext_ln186_1056_fu_23686_p1 = $signed(select_ln90_561_fu_23678_p3);
[2025-10-27 21:47:33,286]       |                                    ^
[2025-10-27 21:47:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13321:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,286] 13321 | assign sext_ln186_1057_fu_23690_p1 = $signed(local_temp_V_1186_fu_23266_p4);
[2025-10-27 21:47:33,286]       |                                    ^
[2025-10-27 21:47:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13323:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,286] 13323 | assign sext_ln186_1058_fu_23708_p1 = $signed(select_ln90_562_fu_23700_p3);
[2025-10-27 21:47:33,286]       |                                    ^
[2025-10-27 21:47:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13325:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,286] 13325 | assign sext_ln186_1059_fu_23712_p1 = $signed(local_temp_V_1187_fu_23276_p4);
[2025-10-27 21:47:33,286]       |                                    ^
[2025-10-27 21:47:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13327:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,286] 13327 | assign sext_ln186_105_fu_6016_p1 = $signed(local_temp_V_697_fu_5220_p4);
[2025-10-27 21:47:33,286]       |                                  ^
[2025-10-27 21:47:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13329:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,286] 13329 | assign sext_ln186_1060_fu_23730_p1 = $signed(select_ln90_563_fu_23722_p3);
[2025-10-27 21:47:33,286]       |                                    ^
[2025-10-27 21:47:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13331:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,286] 13331 | assign sext_ln186_1061_fu_23734_p1 = $signed(local_temp_V_1188_fu_23286_p4);
[2025-10-27 21:47:33,286]       |                                    ^
[2025-10-27 21:47:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13333:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,286] 13333 | assign sext_ln186_1062_fu_23752_p1 = $signed(select_ln90_564_fu_23744_p3);
[2025-10-27 21:47:33,286]       |                                    ^
[2025-10-27 21:47:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13335:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,286] 13335 | assign sext_ln186_1063_fu_23756_p1 = $signed(local_temp_V_1189_fu_23296_p4);
[2025-10-27 21:47:33,286]       |                                    ^
[2025-10-27 21:47:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13337:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,286] 13337 | assign sext_ln186_1064_fu_23774_p1 = $signed(select_ln90_565_fu_23766_p3);
[2025-10-27 21:47:33,286]       |                                    ^
[2025-10-27 21:47:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13339:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,286] 13339 | assign sext_ln186_1065_fu_23778_p1 = $signed(local_temp_V_1190_fu_23306_p4);
[2025-10-27 21:47:33,286]       |                                    ^
[2025-10-27 21:47:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13341:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,286] 13341 | assign sext_ln186_1066_fu_23796_p1 = $signed(select_ln90_566_fu_23788_p3);
[2025-10-27 21:47:33,286]       |                                    ^
[2025-10-27 21:47:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13343:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,286] 13343 | assign sext_ln186_1067_fu_23800_p1 = $signed(local_temp_V_1191_fu_23316_p4);
[2025-10-27 21:47:33,286]       |                                    ^
[2025-10-27 21:47:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13345:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,286] 13345 | assign sext_ln186_1068_fu_23818_p1 = $signed(select_ln90_567_fu_23810_p3);
[2025-10-27 21:47:33,286]       |                                    ^
[2025-10-27 21:47:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13347:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,286] 13347 | assign sext_ln186_1069_fu_23822_p1 = $signed(local_temp_V_1192_fu_23326_p4);
[2025-10-27 21:47:33,286]       |                                    ^
[2025-10-27 21:47:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13349:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,286] 13349 | assign sext_ln186_106_fu_6034_p1 = $signed(select_ln90_73_fu_6026_p3);
[2025-10-27 21:47:33,286]       |                                  ^
[2025-10-27 21:47:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13351:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,286] 13351 | assign sext_ln186_1070_fu_23840_p1 = $signed(select_ln90_568_fu_23832_p3);
[2025-10-27 21:47:33,286]       |                                    ^
[2025-10-27 21:47:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13353:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,286] 13353 | assign sext_ln186_1071_fu_23844_p1 = $signed(local_temp_V_1193_fu_23336_p4);
[2025-10-27 21:47:33,286]       |                                    ^
[2025-10-27 21:47:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13355:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,286] 13355 | assign sext_ln186_1072_fu_23862_p1 = $signed(select_ln90_569_fu_23854_p3);
[2025-10-27 21:47:33,286]       |                                    ^
[2025-10-27 21:47:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13357:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,286] 13357 | assign sext_ln186_1073_fu_23866_p1 = $signed(local_temp_V_1194_fu_23346_p4);
[2025-10-27 21:47:33,286]       |                                    ^
[2025-10-27 21:47:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13359:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,286] 13359 | assign sext_ln186_1074_fu_23884_p1 = $signed(select_ln90_570_fu_23876_p3);
[2025-10-27 21:47:33,286]       |                                    ^
[2025-10-27 21:47:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13361:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,286] 13361 | assign sext_ln186_1075_fu_23888_p1 = $signed(local_temp_V_1195_fu_23356_p4);
[2025-10-27 21:47:33,286]       |                                    ^
[2025-10-27 21:47:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13363:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,286] 13363 | assign sext_ln186_1076_fu_23906_p1 = $signed(select_ln90_571_fu_23898_p3);
[2025-10-27 21:47:33,286]       |                                    ^
[2025-10-27 21:47:33,286] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13365:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,286]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13365 | assign sext_ln186_1077_fu_23910_p1 = $signed(local_temp_V_1196_fu_23366_p4);
[2025-10-27 21:47:33,287]       |                                    ^
[2025-10-27 21:47:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13367:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,287]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13367 | assign sext_ln186_1078_fu_23928_p1 = $signed(select_ln90_572_fu_23920_p3);
[2025-10-27 21:47:33,287]       |                                    ^
[2025-10-27 21:47:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13369:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,287]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13369 | assign sext_ln186_1079_fu_23932_p1 = $signed(local_temp_V_1197_fu_23376_p4);
[2025-10-27 21:47:33,287]       |                                    ^
[2025-10-27 21:47:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13371:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,287]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13371 | assign sext_ln186_107_fu_6038_p1 = $signed(local_temp_V_698_fu_5230_p4);
[2025-10-27 21:47:33,287]       |                                  ^
[2025-10-27 21:47:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13373:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,287]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13373 | assign sext_ln186_1080_fu_23950_p1 = $signed(select_ln90_573_fu_23942_p3);
[2025-10-27 21:47:33,287]       |                                    ^
[2025-10-27 21:47:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13375:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,287]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13375 | assign sext_ln186_1081_fu_23954_p1 = $signed(local_temp_V_1198_fu_23386_p4);
[2025-10-27 21:47:33,287]       |                                    ^
[2025-10-27 21:47:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13377:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,287]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13377 | assign sext_ln186_1082_fu_23972_p1 = $signed(select_ln90_574_fu_23964_p3);
[2025-10-27 21:47:33,287]       |                                    ^
[2025-10-27 21:47:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13379:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,287]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13379 | assign sext_ln186_1083_fu_23976_p1 = $signed(local_temp_V_1199_fu_23396_p4);
[2025-10-27 21:47:33,287]       |                                    ^
[2025-10-27 21:47:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13381:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,287]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13381 | assign sext_ln186_1084_fu_23994_p1 = $signed(select_ln90_575_fu_23986_p3);
[2025-10-27 21:47:33,287]       |                                    ^
[2025-10-27 21:47:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13383:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,287]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13383 | assign sext_ln186_1085_fu_23998_p1 = $signed(local_temp_V_1200_fu_23406_p4);
[2025-10-27 21:47:33,287]       |                                    ^
[2025-10-27 21:47:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13385:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,287]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13385 | assign sext_ln186_1086_fu_24016_p1 = $signed(select_ln90_576_fu_24008_p3);
[2025-10-27 21:47:33,287]       |                                    ^
[2025-10-27 21:47:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13387:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,287]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13387 | assign sext_ln186_1087_fu_24020_p1 = $signed(local_temp_V_1201_fu_23416_p4);
[2025-10-27 21:47:33,287]       |                                    ^
[2025-10-27 21:47:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13389:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,287]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13389 | assign sext_ln186_1088_fu_24038_p1 = $signed(select_ln90_577_fu_24030_p3);
[2025-10-27 21:47:33,287]       |                                    ^
[2025-10-27 21:47:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13391:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,287]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13391 | assign sext_ln186_1089_fu_24042_p1 = $signed(local_temp_V_1202_fu_23426_p4);
[2025-10-27 21:47:33,287]       |                                    ^
[2025-10-27 21:47:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13393:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,287]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13393 | assign sext_ln186_108_fu_6056_p1 = $signed(select_ln90_74_fu_6048_p3);
[2025-10-27 21:47:33,287]       |                                  ^
[2025-10-27 21:47:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13395:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,287]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13395 | assign sext_ln186_1090_fu_24060_p1 = $signed(select_ln90_578_fu_24052_p3);
[2025-10-27 21:47:33,287]       |                                    ^
[2025-10-27 21:47:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13397:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,287]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13397 | assign sext_ln186_1091_fu_24064_p1 = $signed(local_temp_V_1203_fu_23436_p4);
[2025-10-27 21:47:33,287]       |                                    ^
[2025-10-27 21:47:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13399:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,287]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13399 | assign sext_ln186_1092_fu_24082_p1 = $signed(select_ln90_579_fu_24074_p3);
[2025-10-27 21:47:33,287]       |                                    ^
[2025-10-27 21:47:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13401:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,287]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13401 | assign sext_ln186_1093_fu_24086_p1 = $signed(local_temp_V_1204_fu_23446_p4);
[2025-10-27 21:47:33,287]       |                                    ^
[2025-10-27 21:47:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13403:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,287]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13403 | assign sext_ln186_1094_fu_24104_p1 = $signed(select_ln90_580_fu_24096_p3);
[2025-10-27 21:47:33,287]       |                                    ^
[2025-10-27 21:47:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13405:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,287]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13405 | assign sext_ln186_1095_fu_24108_p1 = $signed(local_temp_V_1205_fu_23456_p4);
[2025-10-27 21:47:33,287]       |                                    ^
[2025-10-27 21:47:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13407:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,287]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13407 | assign sext_ln186_1096_fu_24126_p1 = $signed(select_ln90_581_fu_24118_p3);
[2025-10-27 21:47:33,287]       |                                    ^
[2025-10-27 21:47:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13409:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,287]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13409 | assign sext_ln186_1097_fu_24130_p1 = $signed(local_temp_V_1206_fu_23466_p4);
[2025-10-27 21:47:33,287]       |                                    ^
[2025-10-27 21:47:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13411:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,287]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13411 | assign sext_ln186_1098_fu_24148_p1 = $signed(select_ln90_582_fu_24140_p3);
[2025-10-27 21:47:33,287]       |                                    ^
[2025-10-27 21:47:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13413:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,287]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13413 | assign sext_ln186_1099_fu_24152_p1 = $signed(local_temp_V_1207_fu_23476_p4);
[2025-10-27 21:47:33,287]       |                                    ^
[2025-10-27 21:47:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13415:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,287]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13415 | assign sext_ln186_109_fu_6060_p1 = $signed(local_temp_V_699_fu_5240_p4);
[2025-10-27 21:47:33,287]       |                                  ^
[2025-10-27 21:47:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13417:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,287]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13417 | assign sext_ln186_10_fu_3896_p1 = $signed(local_temp_V_635_fu_3276_p4);
[2025-10-27 21:47:33,287]       |                                 ^
[2025-10-27 21:47:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13419:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,287]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13419 | assign sext_ln186_1100_fu_24170_p1 = $signed(select_ln90_583_fu_24162_p3);
[2025-10-27 21:47:33,287]       |                                    ^
[2025-10-27 21:47:33,287] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13421:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,287]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,287] 13421 | assign sext_ln186_1101_fu_24174_p1 = $signed(local_temp_V_1208_fu_23486_p4);
[2025-10-27 21:47:33,288]       |                                    ^
[2025-10-27 21:47:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13423:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,288] 13423 | assign sext_ln186_1102_fu_24192_p1 = $signed(select_ln90_584_fu_24184_p3);
[2025-10-27 21:47:33,288]       |                                    ^
[2025-10-27 21:47:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13425:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,288] 13425 | assign sext_ln186_1103_fu_24196_p1 = $signed(local_temp_V_1209_fu_23496_p4);
[2025-10-27 21:47:33,288]       |                                    ^
[2025-10-27 21:47:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13427:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,288] 13427 | assign sext_ln186_1104_fu_24214_p1 = $signed(select_ln90_585_fu_24206_p3);
[2025-10-27 21:47:33,288]       |                                    ^
[2025-10-27 21:47:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13429:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,288] 13429 | assign sext_ln186_1105_fu_24218_p1 = $signed(local_temp_V_1210_fu_23506_p4);
[2025-10-27 21:47:33,288]       |                                    ^
[2025-10-27 21:47:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13431:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,288] 13431 | assign sext_ln186_1106_fu_24236_p1 = $signed(select_ln90_586_fu_24228_p3);
[2025-10-27 21:47:33,288]       |                                    ^
[2025-10-27 21:47:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13433:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,288] 13433 | assign sext_ln186_1107_fu_24240_p1 = $signed(local_temp_V_1211_fu_23516_p4);
[2025-10-27 21:47:33,288]       |                                    ^
[2025-10-27 21:47:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13435:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,288] 13435 | assign sext_ln186_1108_fu_24258_p1 = $signed(select_ln90_587_fu_24250_p3);
[2025-10-27 21:47:33,288]       |                                    ^
[2025-10-27 21:47:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13437:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,288] 13437 | assign sext_ln186_1109_fu_24262_p1 = $signed(local_temp_V_1212_fu_23526_p4);
[2025-10-27 21:47:33,288]       |                                    ^
[2025-10-27 21:47:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13439:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,288] 13439 | assign sext_ln186_110_fu_6078_p1 = $signed(select_ln90_75_fu_6070_p3);
[2025-10-27 21:47:33,288]       |                                  ^
[2025-10-27 21:47:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13441:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,288] 13441 | assign sext_ln186_1110_fu_24280_p1 = $signed(select_ln90_588_fu_24272_p3);
[2025-10-27 21:47:33,288]       |                                    ^
[2025-10-27 21:47:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13443:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,288] 13443 | assign sext_ln186_1111_fu_24284_p1 = $signed(local_temp_V_1213_fu_23536_p4);
[2025-10-27 21:47:33,288]       |                                    ^
[2025-10-27 21:47:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13445:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,288] 13445 | assign sext_ln186_1112_fu_24302_p1 = $signed(select_ln90_589_fu_24294_p3);
[2025-10-27 21:47:33,288]       |                                    ^
[2025-10-27 21:47:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13447:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,288] 13447 | assign sext_ln186_1113_fu_24306_p1 = $signed(local_temp_V_1214_fu_23546_p4);
[2025-10-27 21:47:33,288]       |                                    ^
[2025-10-27 21:47:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13449:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,288] 13449 | assign sext_ln186_1114_fu_24324_p1 = $signed(select_ln90_590_fu_24316_p3);
[2025-10-27 21:47:33,288]       |                                    ^
[2025-10-27 21:47:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13451:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,288] 13451 | assign sext_ln186_1115_fu_24328_p1 = $signed(local_temp_V_1215_fu_23556_p4);
[2025-10-27 21:47:33,288]       |                                    ^
[2025-10-27 21:47:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13453:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,288] 13453 | assign sext_ln186_1116_fu_24346_p1 = $signed(select_ln90_591_fu_24338_p3);
[2025-10-27 21:47:33,288]       |                                    ^
[2025-10-27 21:47:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13455:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,288] 13455 | assign sext_ln186_1117_fu_24350_p1 = $signed(local_temp_V_1216_fu_23566_p4);
[2025-10-27 21:47:33,288]       |                                    ^
[2025-10-27 21:47:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13457:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,288] 13457 | assign sext_ln186_1118_fu_24368_p1 = $signed(select_ln90_592_fu_24360_p3);
[2025-10-27 21:47:33,288]       |                                    ^
[2025-10-27 21:47:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13459:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,288] 13459 | assign sext_ln186_1119_fu_24372_p1 = $signed(local_temp_V_1217_fu_23576_p4);
[2025-10-27 21:47:33,288]       |                                    ^
[2025-10-27 21:47:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13461:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,288] 13461 | assign sext_ln186_111_fu_6082_p1 = $signed(local_temp_V_700_fu_5250_p4);
[2025-10-27 21:47:33,288]       |                                  ^
[2025-10-27 21:47:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13463:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,288] 13463 | assign sext_ln186_1120_fu_24390_p1 = $signed(select_ln90_593_fu_24382_p3);
[2025-10-27 21:47:33,288]       |                                    ^
[2025-10-27 21:47:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13465:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,288] 13465 | assign sext_ln186_1121_fu_24394_p1 = $signed(local_temp_V_1218_fu_23586_p4);
[2025-10-27 21:47:33,288]       |                                    ^
[2025-10-27 21:47:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13467:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,288] 13467 | assign sext_ln186_1122_fu_24412_p1 = $signed(select_ln90_594_fu_24404_p3);
[2025-10-27 21:47:33,288]       |                                    ^
[2025-10-27 21:47:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13469:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,288] 13469 | assign sext_ln186_1123_fu_24416_p1 = $signed(local_temp_V_1219_fu_23596_p4);
[2025-10-27 21:47:33,288]       |                                    ^
[2025-10-27 21:47:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13471:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,288] 13471 | assign sext_ln186_1124_fu_24434_p1 = $signed(select_ln90_595_fu_24426_p3);
[2025-10-27 21:47:33,288]       |                                    ^
[2025-10-27 21:47:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13473:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,288] 13473 | assign sext_ln186_1125_fu_24438_p1 = $signed(local_temp_V_1220_fu_23606_p4);
[2025-10-27 21:47:33,288]       |                                    ^
[2025-10-27 21:47:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13475:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,288] 13475 | assign sext_ln186_1126_fu_24456_p1 = $signed(select_ln90_596_fu_24448_p3);
[2025-10-27 21:47:33,288]       |                                    ^
[2025-10-27 21:47:33,288] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13477:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,288]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,289] 13477 | assign sext_ln186_1127_fu_24460_p1 = $signed(local_temp_V_1221_fu_23616_p4);
[2025-10-27 21:47:33,289]       |                                    ^
[2025-10-27 21:47:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13479:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,289] 13479 | assign sext_ln186_1128_fu_24470_p1 = $signed(local_temp_V_1222_fu_23626_p4);
[2025-10-27 21:47:33,289]       |                                    ^
[2025-10-27 21:47:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13481:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,289] 13481 | assign sext_ln186_1129_fu_24488_p1 = $signed(select_ln90_598_fu_24480_p3);
[2025-10-27 21:47:33,289]       |                                    ^
[2025-10-27 21:47:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13483:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,289] 13483 | assign sext_ln186_112_fu_6100_p1 = $signed(select_ln90_76_fu_6092_p3);
[2025-10-27 21:47:33,289]       |                                  ^
[2025-10-27 21:47:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13485:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,289] 13485 | assign sext_ln186_1130_fu_24492_p1 = $signed(local_temp_V_1223_fu_23636_p4);
[2025-10-27 21:47:33,289]       |                                    ^
[2025-10-27 21:47:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13487:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,289] 13487 | assign sext_ln186_1131_fu_25058_p1 = $signed(local_temp_V_1224_fu_24658_p4);
[2025-10-27 21:47:33,289]       |                                    ^
[2025-10-27 21:47:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13489:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,289] 13489 | assign sext_ln186_1132_fu_25076_p1 = $signed(select_ln90_600_fu_25068_p3);
[2025-10-27 21:47:33,289]       |                                    ^
[2025-10-27 21:47:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13491:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,289] 13491 | assign sext_ln186_1133_fu_25080_p1 = $signed(local_temp_V_1225_fu_24668_p4);
[2025-10-27 21:47:33,289]       |                                    ^
[2025-10-27 21:47:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13493:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,289] 13493 | assign sext_ln186_1134_fu_25098_p1 = $signed(select_ln90_601_fu_25090_p3);
[2025-10-27 21:47:33,289]       |                                    ^
[2025-10-27 21:47:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13495:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,289] 13495 | assign sext_ln186_1135_fu_25102_p1 = $signed(local_temp_V_1226_fu_24678_p4);
[2025-10-27 21:47:33,289]       |                                    ^
[2025-10-27 21:47:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13497:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,289] 13497 | assign sext_ln186_1136_fu_25120_p1 = $signed(select_ln90_602_fu_25112_p3);
[2025-10-27 21:47:33,289]       |                                    ^
[2025-10-27 21:47:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13499:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,289] 13499 | assign sext_ln186_1137_fu_25124_p1 = $signed(local_temp_V_1227_fu_24688_p4);
[2025-10-27 21:47:33,289]       |                                    ^
[2025-10-27 21:47:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13501:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,289] 13501 | assign sext_ln186_1138_fu_25142_p1 = $signed(select_ln90_603_fu_25134_p3);
[2025-10-27 21:47:33,289]       |                                    ^
[2025-10-27 21:47:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13503:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,289] 13503 | assign sext_ln186_1139_fu_25146_p1 = $signed(local_temp_V_1228_fu_24698_p4);
[2025-10-27 21:47:33,289]       |                                    ^
[2025-10-27 21:47:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13505:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,289] 13505 | assign sext_ln186_113_fu_6104_p1 = $signed(local_temp_V_701_fu_5260_p4);
[2025-10-27 21:47:33,289]       |                                  ^
[2025-10-27 21:47:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13507:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,289] 13507 | assign sext_ln186_1140_fu_25164_p1 = $signed(select_ln90_604_fu_25156_p3);
[2025-10-27 21:47:33,289]       |                                    ^
[2025-10-27 21:47:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13509:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,289] 13509 | assign sext_ln186_1141_fu_25168_p1 = $signed(local_temp_V_1229_fu_24708_p4);
[2025-10-27 21:47:33,289]       |                                    ^
[2025-10-27 21:47:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13511:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,289] 13511 | assign sext_ln186_1142_fu_25186_p1 = $signed(select_ln90_605_fu_25178_p3);
[2025-10-27 21:47:33,289]       |                                    ^
[2025-10-27 21:47:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13513:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,289] 13513 | assign sext_ln186_1143_fu_25190_p1 = $signed(local_temp_V_1230_fu_24718_p4);
[2025-10-27 21:47:33,289]       |                                    ^
[2025-10-27 21:47:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13515:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,289] 13515 | assign sext_ln186_1144_fu_25208_p1 = $signed(select_ln90_606_fu_25200_p3);
[2025-10-27 21:47:33,289]       |                                    ^
[2025-10-27 21:47:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13517:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,289] 13517 | assign sext_ln186_1145_fu_25212_p1 = $signed(local_temp_V_1231_fu_24728_p4);
[2025-10-27 21:47:33,289]       |                                    ^
[2025-10-27 21:47:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13519:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,289] 13519 | assign sext_ln186_1146_fu_25230_p1 = $signed(select_ln90_607_fu_25222_p3);
[2025-10-27 21:47:33,289]       |                                    ^
[2025-10-27 21:47:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13521:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,289] 13521 | assign sext_ln186_1147_fu_25234_p1 = $signed(local_temp_V_1232_fu_24738_p4);
[2025-10-27 21:47:33,289]       |                                    ^
[2025-10-27 21:47:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13523:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,289] 13523 | assign sext_ln186_1148_fu_25252_p1 = $signed(select_ln90_608_fu_25244_p3);
[2025-10-27 21:47:33,289]       |                                    ^
[2025-10-27 21:47:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13525:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,289] 13525 | assign sext_ln186_1149_fu_25256_p1 = $signed(local_temp_V_1233_fu_24748_p4);
[2025-10-27 21:47:33,289]       |                                    ^
[2025-10-27 21:47:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13527:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,289] 13527 | assign sext_ln186_114_fu_6114_p1 = $signed(local_temp_V_702_fu_5270_p4);
[2025-10-27 21:47:33,289]       |                                  ^
[2025-10-27 21:47:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13529:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,289] 13529 | assign sext_ln186_1150_fu_25274_p1 = $signed(select_ln90_609_fu_25266_p3);
[2025-10-27 21:47:33,289]       |                                    ^
[2025-10-27 21:47:33,289] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13531:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,289]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,290] 13531 | assign sext_ln186_1151_fu_25278_p1 = $signed(local_temp_V_1234_fu_24758_p4);
[2025-10-27 21:47:33,290]       |                                    ^
[2025-10-27 21:47:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13533:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,290] 13533 | assign sext_ln186_1152_fu_25296_p1 = $signed(select_ln90_610_fu_25288_p3);
[2025-10-27 21:47:33,290]       |                                    ^
[2025-10-27 21:47:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13535:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,290] 13535 | assign sext_ln186_1153_fu_25300_p1 = $signed(local_temp_V_1235_fu_24768_p4);
[2025-10-27 21:47:33,290]       |                                    ^
[2025-10-27 21:47:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13537:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,290] 13537 | assign sext_ln186_1154_fu_25318_p1 = $signed(select_ln90_611_fu_25310_p3);
[2025-10-27 21:47:33,290]       |                                    ^
[2025-10-27 21:47:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13539:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,290] 13539 | assign sext_ln186_1155_fu_25322_p1 = $signed(local_temp_V_1236_fu_24778_p4);
[2025-10-27 21:47:33,290]       |                                    ^
[2025-10-27 21:47:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13541:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,290] 13541 | assign sext_ln186_1156_fu_25340_p1 = $signed(select_ln90_612_fu_25332_p3);
[2025-10-27 21:47:33,290]       |                                    ^
[2025-10-27 21:47:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13543:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,290] 13543 | assign sext_ln186_1157_fu_25344_p1 = $signed(local_temp_V_1237_fu_24788_p4);
[2025-10-27 21:47:33,290]       |                                    ^
[2025-10-27 21:47:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13545:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,290] 13545 | assign sext_ln186_1158_fu_25362_p1 = $signed(select_ln90_613_fu_25354_p3);
[2025-10-27 21:47:33,290]       |                                    ^
[2025-10-27 21:47:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13547:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,290] 13547 | assign sext_ln186_1159_fu_25366_p1 = $signed(local_temp_V_1238_fu_24798_p4);
[2025-10-27 21:47:33,290]       |                                    ^
[2025-10-27 21:47:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13549:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,290] 13549 | assign sext_ln186_115_fu_6132_p1 = $signed(select_ln90_78_fu_6124_p3);
[2025-10-27 21:47:33,290]       |                                  ^
[2025-10-27 21:47:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13551:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,290] 13551 | assign sext_ln186_1160_fu_25384_p1 = $signed(select_ln90_614_fu_25376_p3);
[2025-10-27 21:47:33,290]       |                                    ^
[2025-10-27 21:47:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13553:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,290] 13553 | assign sext_ln186_1161_fu_25388_p1 = $signed(local_temp_V_1239_fu_24808_p4);
[2025-10-27 21:47:33,290]       |                                    ^
[2025-10-27 21:47:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13555:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,290] 13555 | assign sext_ln186_1162_fu_25406_p1 = $signed(select_ln90_615_fu_25398_p3);
[2025-10-27 21:47:33,290]       |                                    ^
[2025-10-27 21:47:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13557:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,290] 13557 | assign sext_ln186_1163_fu_25410_p1 = $signed(local_temp_V_1240_fu_24818_p4);
[2025-10-27 21:47:33,290]       |                                    ^
[2025-10-27 21:47:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13559:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,290] 13559 | assign sext_ln186_1164_fu_25428_p1 = $signed(select_ln90_616_fu_25420_p3);
[2025-10-27 21:47:33,290]       |                                    ^
[2025-10-27 21:47:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13561:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,290] 13561 | assign sext_ln186_1165_fu_25432_p1 = $signed(local_temp_V_1241_fu_24828_p4);
[2025-10-27 21:47:33,290]       |                                    ^
[2025-10-27 21:47:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13563:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,290] 13563 | assign sext_ln186_1166_fu_25450_p1 = $signed(select_ln90_617_fu_25442_p3);
[2025-10-27 21:47:33,290]       |                                    ^
[2025-10-27 21:47:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13565:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,290] 13565 | assign sext_ln186_1167_fu_25454_p1 = $signed(local_temp_V_1242_fu_24838_p4);
[2025-10-27 21:47:33,290]       |                                    ^
[2025-10-27 21:47:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13567:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,290] 13567 | assign sext_ln186_1168_fu_25472_p1 = $signed(select_ln90_618_fu_25464_p3);
[2025-10-27 21:47:33,290]       |                                    ^
[2025-10-27 21:47:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13569:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,290] 13569 | assign sext_ln186_1169_fu_25476_p1 = $signed(local_temp_V_1243_fu_24848_p4);
[2025-10-27 21:47:33,290]       |                                    ^
[2025-10-27 21:47:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13571:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,290] 13571 | assign sext_ln186_116_fu_6136_p1 = $signed(local_temp_V_703_fu_5280_p4);
[2025-10-27 21:47:33,290]       |                                  ^
[2025-10-27 21:47:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13573:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,290] 13573 | assign sext_ln186_1170_fu_25494_p1 = $signed(select_ln90_619_fu_25486_p3);
[2025-10-27 21:47:33,290]       |                                    ^
[2025-10-27 21:47:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13575:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,290] 13575 | assign sext_ln186_1171_fu_25498_p1 = $signed(local_temp_V_1244_fu_24858_p4);
[2025-10-27 21:47:33,290]       |                                    ^
[2025-10-27 21:47:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13577:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,290] 13577 | assign sext_ln186_1172_fu_25516_p1 = $signed(select_ln90_620_fu_25508_p3);
[2025-10-27 21:47:33,290]       |                                    ^
[2025-10-27 21:47:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13579:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,290] 13579 | assign sext_ln186_1173_fu_25520_p1 = $signed(local_temp_V_1245_fu_24868_p4);
[2025-10-27 21:47:33,290]       |                                    ^
[2025-10-27 21:47:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13581:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,290] 13581 | assign sext_ln186_1174_fu_25538_p1 = $signed(select_ln90_621_fu_25530_p3);
[2025-10-27 21:47:33,290]       |                                    ^
[2025-10-27 21:47:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13583:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,290] 13583 | assign sext_ln186_1175_fu_25542_p1 = $signed(local_temp_V_1246_fu_24878_p4);
[2025-10-27 21:47:33,290]       |                                    ^
[2025-10-27 21:47:33,290] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13585:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,290]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,290] 13585 | assign sext_ln186_1176_fu_25560_p1 = $signed(select_ln90_622_fu_25552_p3);
[2025-10-27 21:47:33,290]       |                                    ^
[2025-10-27 21:47:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13587:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,291] 13587 | assign sext_ln186_1177_fu_25564_p1 = $signed(local_temp_V_1247_fu_24888_p4);
[2025-10-27 21:47:33,291]       |                                    ^
[2025-10-27 21:47:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13589:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,291] 13589 | assign sext_ln186_1178_fu_25582_p1 = $signed(select_ln90_623_fu_25574_p3);
[2025-10-27 21:47:33,291]       |                                    ^
[2025-10-27 21:47:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13591:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,291] 13591 | assign sext_ln186_1179_fu_25586_p1 = $signed(local_temp_V_1248_fu_24898_p4);
[2025-10-27 21:47:33,291]       |                                    ^
[2025-10-27 21:47:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13593:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,291] 13593 | assign sext_ln186_117_fu_6702_p1 = $signed(local_temp_V_704_fu_6302_p4);
[2025-10-27 21:47:33,291]       |                                  ^
[2025-10-27 21:47:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13595:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,291] 13595 | assign sext_ln186_1180_fu_25604_p1 = $signed(select_ln90_624_fu_25596_p3);
[2025-10-27 21:47:33,291]       |                                    ^
[2025-10-27 21:47:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13597:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,291] 13597 | assign sext_ln186_1181_fu_25608_p1 = $signed(local_temp_V_1249_fu_24908_p4);
[2025-10-27 21:47:33,291]       |                                    ^
[2025-10-27 21:47:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13599:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,291] 13599 | assign sext_ln186_1182_fu_25626_p1 = $signed(select_ln90_625_fu_25618_p3);
[2025-10-27 21:47:33,291]       |                                    ^
[2025-10-27 21:47:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13601:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,291] 13601 | assign sext_ln186_1183_fu_25630_p1 = $signed(local_temp_V_1250_fu_24918_p4);
[2025-10-27 21:47:33,291]       |                                    ^
[2025-10-27 21:47:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13603:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,291] 13603 | assign sext_ln186_1184_fu_25648_p1 = $signed(select_ln90_626_fu_25640_p3);
[2025-10-27 21:47:33,291]       |                                    ^
[2025-10-27 21:47:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13605:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,291] 13605 | assign sext_ln186_1185_fu_25652_p1 = $signed(local_temp_V_1251_fu_24928_p4);
[2025-10-27 21:47:33,291]       |                                    ^
[2025-10-27 21:47:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13607:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,291] 13607 | assign sext_ln186_1186_fu_25670_p1 = $signed(select_ln90_627_fu_25662_p3);
[2025-10-27 21:47:33,291]       |                                    ^
[2025-10-27 21:47:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13609:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,291] 13609 | assign sext_ln186_1187_fu_25674_p1 = $signed(local_temp_V_1252_fu_24938_p4);
[2025-10-27 21:47:33,291]       |                                    ^
[2025-10-27 21:47:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13611:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,291] 13611 | assign sext_ln186_1188_fu_25692_p1 = $signed(select_ln90_628_fu_25684_p3);
[2025-10-27 21:47:33,291]       |                                    ^
[2025-10-27 21:47:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13613:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,291] 13613 | assign sext_ln186_1189_fu_25696_p1 = $signed(local_temp_V_1253_fu_24948_p4);
[2025-10-27 21:47:33,291]       |                                    ^
[2025-10-27 21:47:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13615:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,291] 13615 | assign sext_ln186_118_fu_6720_p1 = $signed(select_ln90_80_fu_6712_p3);
[2025-10-27 21:47:33,291]       |                                  ^
[2025-10-27 21:47:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13617:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,291] 13617 | assign sext_ln186_1190_fu_25714_p1 = $signed(select_ln90_629_fu_25706_p3);
[2025-10-27 21:47:33,291]       |                                    ^
[2025-10-27 21:47:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13619:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,291] 13619 | assign sext_ln186_1191_fu_25718_p1 = $signed(local_temp_V_1254_fu_24958_p4);
[2025-10-27 21:47:33,291]       |                                    ^
[2025-10-27 21:47:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13621:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,291] 13621 | assign sext_ln186_1192_fu_25736_p1 = $signed(select_ln90_630_fu_25728_p3);
[2025-10-27 21:47:33,291]       |                                    ^
[2025-10-27 21:47:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13623:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,291] 13623 | assign sext_ln186_1193_fu_25740_p1 = $signed(local_temp_V_1255_fu_24968_p4);
[2025-10-27 21:47:33,291]       |                                    ^
[2025-10-27 21:47:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13625:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,291] 13625 | assign sext_ln186_1194_fu_25758_p1 = $signed(select_ln90_631_fu_25750_p3);
[2025-10-27 21:47:33,291]       |                                    ^
[2025-10-27 21:47:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13627:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,291] 13627 | assign sext_ln186_1195_fu_25762_p1 = $signed(local_temp_V_1256_fu_24978_p4);
[2025-10-27 21:47:33,291]       |                                    ^
[2025-10-27 21:47:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13629:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,291] 13629 | assign sext_ln186_1196_fu_25780_p1 = $signed(select_ln90_632_fu_25772_p3);
[2025-10-27 21:47:33,291]       |                                    ^
[2025-10-27 21:47:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13631:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,291] 13631 | assign sext_ln186_1197_fu_25784_p1 = $signed(local_temp_V_1257_fu_24988_p4);
[2025-10-27 21:47:33,291]       |                                    ^
[2025-10-27 21:47:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13633:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,291] 13633 | assign sext_ln186_1198_fu_25802_p1 = $signed(select_ln90_633_fu_25794_p3);
[2025-10-27 21:47:33,291]       |                                    ^
[2025-10-27 21:47:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13635:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,291] 13635 | assign sext_ln186_1199_fu_25806_p1 = $signed(local_temp_V_1258_fu_24998_p4);
[2025-10-27 21:47:33,291]       |                                    ^
[2025-10-27 21:47:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13637:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,291] 13637 | assign sext_ln186_119_fu_6724_p1 = $signed(local_temp_V_705_fu_6312_p4);
[2025-10-27 21:47:33,291]       |                                  ^
[2025-10-27 21:47:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13639:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,291]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,291] 13639 | assign sext_ln186_11_fu_3926_p1 = $signed(local_temp_V_636_fu_3286_p4);
[2025-10-27 21:47:33,291]       |                                 ^
[2025-10-27 21:47:33,291] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13641:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,292] 13641 | assign sext_ln186_1200_fu_25824_p1 = $signed(select_ln90_634_fu_25816_p3);
[2025-10-27 21:47:33,292]       |                                    ^
[2025-10-27 21:47:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13643:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,292] 13643 | assign sext_ln186_1201_fu_25828_p1 = $signed(local_temp_V_1259_fu_25008_p4);
[2025-10-27 21:47:33,292]       |                                    ^
[2025-10-27 21:47:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13645:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,292] 13645 | assign sext_ln186_1202_fu_25846_p1 = $signed(select_ln90_635_fu_25838_p3);
[2025-10-27 21:47:33,292]       |                                    ^
[2025-10-27 21:47:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13647:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,292] 13647 | assign sext_ln186_1203_fu_25850_p1 = $signed(local_temp_V_1260_fu_25018_p4);
[2025-10-27 21:47:33,292]       |                                    ^
[2025-10-27 21:47:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13649:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,292] 13649 | assign sext_ln186_1204_fu_25868_p1 = $signed(select_ln90_636_fu_25860_p3);
[2025-10-27 21:47:33,292]       |                                    ^
[2025-10-27 21:47:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13651:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,292] 13651 | assign sext_ln186_1205_fu_25872_p1 = $signed(local_temp_V_1261_fu_25028_p4);
[2025-10-27 21:47:33,292]       |                                    ^
[2025-10-27 21:47:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13653:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,292] 13653 | assign sext_ln186_1206_fu_25882_p1 = $signed(local_temp_V_1262_fu_25038_p4);
[2025-10-27 21:47:33,292]       |                                    ^
[2025-10-27 21:47:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13655:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,292] 13655 | assign sext_ln186_1207_fu_25900_p1 = $signed(select_ln90_638_fu_25892_p3);
[2025-10-27 21:47:33,292]       |                                    ^
[2025-10-27 21:47:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13657:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,292] 13657 | assign sext_ln186_1208_fu_25904_p1 = $signed(local_temp_V_1263_fu_25048_p4);
[2025-10-27 21:47:33,292]       |                                    ^
[2025-10-27 21:47:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13659:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,292] 13659 | assign sext_ln186_120_fu_6742_p1 = $signed(select_ln90_81_fu_6734_p3);
[2025-10-27 21:47:33,292]       |                                  ^
[2025-10-27 21:47:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13661:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,292] 13661 | assign sext_ln186_121_fu_6746_p1 = $signed(local_temp_V_706_fu_6322_p4);
[2025-10-27 21:47:33,292]       |                                  ^
[2025-10-27 21:47:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13663:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,292] 13663 | assign sext_ln186_122_fu_6764_p1 = $signed(select_ln90_82_fu_6756_p3);
[2025-10-27 21:47:33,292]       |                                  ^
[2025-10-27 21:47:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13665:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,292] 13665 | assign sext_ln186_123_fu_6768_p1 = $signed(local_temp_V_707_fu_6332_p4);
[2025-10-27 21:47:33,292]       |                                  ^
[2025-10-27 21:47:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13667:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,292] 13667 | assign sext_ln186_124_fu_6786_p1 = $signed(select_ln90_83_fu_6778_p3);
[2025-10-27 21:47:33,292]       |                                  ^
[2025-10-27 21:47:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13669:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,292] 13669 | assign sext_ln186_125_fu_6790_p1 = $signed(local_temp_V_708_fu_6342_p4);
[2025-10-27 21:47:33,292]       |                                  ^
[2025-10-27 21:47:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13671:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,292] 13671 | assign sext_ln186_126_fu_6808_p1 = $signed(select_ln90_84_fu_6800_p3);
[2025-10-27 21:47:33,292]       |                                  ^
[2025-10-27 21:47:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13673:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,292] 13673 | assign sext_ln186_127_fu_6812_p1 = $signed(local_temp_V_709_fu_6352_p4);
[2025-10-27 21:47:33,292]       |                                  ^
[2025-10-27 21:47:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13675:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,292] 13675 | assign sext_ln186_128_fu_6830_p1 = $signed(select_ln90_85_fu_6822_p3);
[2025-10-27 21:47:33,292]       |                                  ^
[2025-10-27 21:47:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13677:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,292] 13677 | assign sext_ln186_129_fu_6834_p1 = $signed(local_temp_V_710_fu_6362_p4);
[2025-10-27 21:47:33,292]       |                                  ^
[2025-10-27 21:47:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13679:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,292] 13679 | assign sext_ln186_12_fu_3956_p1 = $signed(local_temp_V_637_fu_3296_p4);
[2025-10-27 21:47:33,292]       |                                 ^
[2025-10-27 21:47:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13681:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,292] 13681 | assign sext_ln186_130_fu_6852_p1 = $signed(select_ln90_86_fu_6844_p3);
[2025-10-27 21:47:33,292]       |                                  ^
[2025-10-27 21:47:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13683:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,292] 13683 | assign sext_ln186_131_fu_6856_p1 = $signed(local_temp_V_711_fu_6372_p4);
[2025-10-27 21:47:33,292]       |                                  ^
[2025-10-27 21:47:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13685:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,292] 13685 | assign sext_ln186_132_fu_6874_p1 = $signed(select_ln90_87_fu_6866_p3);
[2025-10-27 21:47:33,292]       |                                  ^
[2025-10-27 21:47:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13687:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,292] 13687 | assign sext_ln186_133_fu_6878_p1 = $signed(local_temp_V_712_fu_6382_p4);
[2025-10-27 21:47:33,292]       |                                  ^
[2025-10-27 21:47:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13689:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,292] 13689 | assign sext_ln186_134_fu_6896_p1 = $signed(select_ln90_88_fu_6888_p3);
[2025-10-27 21:47:33,292]       |                                  ^
[2025-10-27 21:47:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13691:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,292] 13691 | assign sext_ln186_135_fu_6900_p1 = $signed(local_temp_V_713_fu_6392_p4);
[2025-10-27 21:47:33,292]       |                                  ^
[2025-10-27 21:47:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13693:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,292]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,292] 13693 | assign sext_ln186_136_fu_6918_p1 = $signed(select_ln90_89_fu_6910_p3);
[2025-10-27 21:47:33,292]       |                                  ^
[2025-10-27 21:47:33,292] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13695:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,293] 13695 | assign sext_ln186_137_fu_6922_p1 = $signed(local_temp_V_714_fu_6402_p4);
[2025-10-27 21:47:33,293]       |                                  ^
[2025-10-27 21:47:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13697:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,293] 13697 | assign sext_ln186_138_fu_6940_p1 = $signed(select_ln90_90_fu_6932_p3);
[2025-10-27 21:47:33,293]       |                                  ^
[2025-10-27 21:47:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13699:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,293] 13699 | assign sext_ln186_139_fu_6944_p1 = $signed(local_temp_V_715_fu_6412_p4);
[2025-10-27 21:47:33,293]       |                                  ^
[2025-10-27 21:47:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13701:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,293] 13701 | assign sext_ln186_13_fu_3986_p1 = $signed(local_temp_V_638_fu_3306_p4);
[2025-10-27 21:47:33,293]       |                                 ^
[2025-10-27 21:47:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13703:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,293] 13703 | assign sext_ln186_140_fu_6962_p1 = $signed(select_ln90_91_fu_6954_p3);
[2025-10-27 21:47:33,293]       |                                  ^
[2025-10-27 21:47:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13705:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,293] 13705 | assign sext_ln186_141_fu_6966_p1 = $signed(local_temp_V_716_fu_6422_p4);
[2025-10-27 21:47:33,293]       |                                  ^
[2025-10-27 21:47:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13707:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,293] 13707 | assign sext_ln186_142_fu_6984_p1 = $signed(select_ln90_92_fu_6976_p3);
[2025-10-27 21:47:33,293]       |                                  ^
[2025-10-27 21:47:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13709:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,293] 13709 | assign sext_ln186_143_fu_6988_p1 = $signed(local_temp_V_717_fu_6432_p4);
[2025-10-27 21:47:33,293]       |                                  ^
[2025-10-27 21:47:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13711:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,293] 13711 | assign sext_ln186_144_fu_7006_p1 = $signed(select_ln90_93_fu_6998_p3);
[2025-10-27 21:47:33,293]       |                                  ^
[2025-10-27 21:47:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13713:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,293] 13713 | assign sext_ln186_145_fu_7010_p1 = $signed(local_temp_V_718_fu_6442_p4);
[2025-10-27 21:47:33,293]       |                                  ^
[2025-10-27 21:47:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13715:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,293] 13715 | assign sext_ln186_146_fu_7028_p1 = $signed(select_ln90_94_fu_7020_p3);
[2025-10-27 21:47:33,293]       |                                  ^
[2025-10-27 21:47:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13717:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,293] 13717 | assign sext_ln186_147_fu_7032_p1 = $signed(local_temp_V_719_fu_6452_p4);
[2025-10-27 21:47:33,293]       |                                  ^
[2025-10-27 21:47:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13719:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,293] 13719 | assign sext_ln186_148_fu_7050_p1 = $signed(select_ln90_95_fu_7042_p3);
[2025-10-27 21:47:33,293]       |                                  ^
[2025-10-27 21:47:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13721:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,293] 13721 | assign sext_ln186_149_fu_7054_p1 = $signed(local_temp_V_720_fu_6462_p4);
[2025-10-27 21:47:33,293]       |                                  ^
[2025-10-27 21:47:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13723:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,293] 13723 | assign sext_ln186_14_fu_4016_p1 = $signed(local_temp_V_639_fu_3316_p4);
[2025-10-27 21:47:33,293]       |                                 ^
[2025-10-27 21:47:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13725:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,293] 13725 | assign sext_ln186_150_fu_7072_p1 = $signed(select_ln90_96_fu_7064_p3);
[2025-10-27 21:47:33,293]       |                                  ^
[2025-10-27 21:47:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13727:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,293] 13727 | assign sext_ln186_151_fu_7076_p1 = $signed(local_temp_V_721_fu_6472_p4);
[2025-10-27 21:47:33,293]       |                                  ^
[2025-10-27 21:47:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13729:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,293] 13729 | assign sext_ln186_152_fu_7094_p1 = $signed(select_ln90_97_fu_7086_p3);
[2025-10-27 21:47:33,293]       |                                  ^
[2025-10-27 21:47:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13731:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,293] 13731 | assign sext_ln186_153_fu_7098_p1 = $signed(local_temp_V_722_fu_6482_p4);
[2025-10-27 21:47:33,293]       |                                  ^
[2025-10-27 21:47:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13733:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,293] 13733 | assign sext_ln186_154_fu_7116_p1 = $signed(select_ln90_98_fu_7108_p3);
[2025-10-27 21:47:33,293]       |                                  ^
[2025-10-27 21:47:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13735:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,293] 13735 | assign sext_ln186_155_fu_7120_p1 = $signed(local_temp_V_723_fu_6492_p4);
[2025-10-27 21:47:33,293]       |                                  ^
[2025-10-27 21:47:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13737:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,293] 13737 | assign sext_ln186_156_fu_7138_p1 = $signed(select_ln90_99_fu_7130_p3);
[2025-10-27 21:47:33,293]       |                                  ^
[2025-10-27 21:47:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13739:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,293] 13739 | assign sext_ln186_157_fu_7142_p1 = $signed(local_temp_V_724_fu_6502_p4);
[2025-10-27 21:47:33,293]       |                                  ^
[2025-10-27 21:47:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13741:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,293] 13741 | assign sext_ln186_158_fu_7160_p1 = $signed(select_ln90_100_fu_7152_p3);
[2025-10-27 21:47:33,293]       |                                  ^
[2025-10-27 21:47:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13743:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,293] 13743 | assign sext_ln186_159_fu_7164_p1 = $signed(local_temp_V_725_fu_6512_p4);
[2025-10-27 21:47:33,293]       |                                  ^
[2025-10-27 21:47:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13745:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,293] 13745 | assign sext_ln186_15_fu_4046_p1 = $signed(local_temp_V_640_fu_3326_p4);
[2025-10-27 21:47:33,293]       |                                 ^
[2025-10-27 21:47:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13747:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,293]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,293] 13747 | assign sext_ln186_160_fu_7182_p1 = $signed(select_ln90_101_fu_7174_p3);
[2025-10-27 21:47:33,293]       |                                  ^
[2025-10-27 21:47:33,293] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13749:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,294] 13749 | assign sext_ln186_161_fu_7186_p1 = $signed(local_temp_V_726_fu_6522_p4);
[2025-10-27 21:47:33,294]       |                                  ^
[2025-10-27 21:47:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13751:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,294] 13751 | assign sext_ln186_162_fu_7204_p1 = $signed(select_ln90_102_fu_7196_p3);
[2025-10-27 21:47:33,294]       |                                  ^
[2025-10-27 21:47:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13753:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,294] 13753 | assign sext_ln186_163_fu_7208_p1 = $signed(local_temp_V_727_fu_6532_p4);
[2025-10-27 21:47:33,294]       |                                  ^
[2025-10-27 21:47:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13755:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,294] 13755 | assign sext_ln186_164_fu_7226_p1 = $signed(select_ln90_103_fu_7218_p3);
[2025-10-27 21:47:33,294]       |                                  ^
[2025-10-27 21:47:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13757:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,294] 13757 | assign sext_ln186_165_fu_7230_p1 = $signed(local_temp_V_728_fu_6542_p4);
[2025-10-27 21:47:33,294]       |                                  ^
[2025-10-27 21:47:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13759:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,294] 13759 | assign sext_ln186_166_fu_7248_p1 = $signed(select_ln90_104_fu_7240_p3);
[2025-10-27 21:47:33,294]       |                                  ^
[2025-10-27 21:47:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13761:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,294] 13761 | assign sext_ln186_167_fu_7252_p1 = $signed(local_temp_V_729_fu_6552_p4);
[2025-10-27 21:47:33,294]       |                                  ^
[2025-10-27 21:47:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13763:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,294] 13763 | assign sext_ln186_168_fu_7270_p1 = $signed(select_ln90_105_fu_7262_p3);
[2025-10-27 21:47:33,294]       |                                  ^
[2025-10-27 21:47:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13765:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,294] 13765 | assign sext_ln186_169_fu_7274_p1 = $signed(local_temp_V_730_fu_6562_p4);
[2025-10-27 21:47:33,294]       |                                  ^
[2025-10-27 21:47:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13767:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,294] 13767 | assign sext_ln186_16_fu_4076_p1 = $signed(local_temp_V_641_fu_3336_p4);
[2025-10-27 21:47:33,294]       |                                 ^
[2025-10-27 21:47:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13769:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,294] 13769 | assign sext_ln186_170_fu_7292_p1 = $signed(select_ln90_106_fu_7284_p3);
[2025-10-27 21:47:33,294]       |                                  ^
[2025-10-27 21:47:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13771:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,294] 13771 | assign sext_ln186_171_fu_7296_p1 = $signed(local_temp_V_731_fu_6572_p4);
[2025-10-27 21:47:33,294]       |                                  ^
[2025-10-27 21:47:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13773:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,294] 13773 | assign sext_ln186_172_fu_7314_p1 = $signed(select_ln90_107_fu_7306_p3);
[2025-10-27 21:47:33,294]       |                                  ^
[2025-10-27 21:47:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13775:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,294] 13775 | assign sext_ln186_173_fu_7318_p1 = $signed(local_temp_V_732_fu_6582_p4);
[2025-10-27 21:47:33,294]       |                                  ^
[2025-10-27 21:47:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13777:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,294] 13777 | assign sext_ln186_174_fu_7336_p1 = $signed(select_ln90_108_fu_7328_p3);
[2025-10-27 21:47:33,294]       |                                  ^
[2025-10-27 21:47:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13779:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,294] 13779 | assign sext_ln186_175_fu_7340_p1 = $signed(local_temp_V_733_fu_6592_p4);
[2025-10-27 21:47:33,294]       |                                  ^
[2025-10-27 21:47:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13781:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,294] 13781 | assign sext_ln186_176_fu_7358_p1 = $signed(select_ln90_109_fu_7350_p3);
[2025-10-27 21:47:33,294]       |                                  ^
[2025-10-27 21:47:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13783:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,294] 13783 | assign sext_ln186_177_fu_7362_p1 = $signed(local_temp_V_734_fu_6602_p4);
[2025-10-27 21:47:33,294]       |                                  ^
[2025-10-27 21:47:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13785:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,294] 13785 | assign sext_ln186_178_fu_7380_p1 = $signed(select_ln90_110_fu_7372_p3);
[2025-10-27 21:47:33,294]       |                                  ^
[2025-10-27 21:47:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13787:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,294] 13787 | assign sext_ln186_179_fu_7384_p1 = $signed(local_temp_V_735_fu_6612_p4);
[2025-10-27 21:47:33,294]       |                                  ^
[2025-10-27 21:47:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13789:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,294] 13789 | assign sext_ln186_17_fu_4106_p1 = $signed(local_temp_V_642_fu_3346_p4);
[2025-10-27 21:47:33,294]       |                                 ^
[2025-10-27 21:47:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13791:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,294] 13791 | assign sext_ln186_180_fu_7402_p1 = $signed(select_ln90_111_fu_7394_p3);
[2025-10-27 21:47:33,294]       |                                  ^
[2025-10-27 21:47:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13793:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,294] 13793 | assign sext_ln186_181_fu_7406_p1 = $signed(local_temp_V_736_fu_6622_p4);
[2025-10-27 21:47:33,294]       |                                  ^
[2025-10-27 21:47:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13795:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,294] 13795 | assign sext_ln186_182_fu_7424_p1 = $signed(select_ln90_112_fu_7416_p3);
[2025-10-27 21:47:33,294]       |                                  ^
[2025-10-27 21:47:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13797:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,294] 13797 | assign sext_ln186_183_fu_7428_p1 = $signed(local_temp_V_737_fu_6632_p4);
[2025-10-27 21:47:33,294]       |                                  ^
[2025-10-27 21:47:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13799:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,294] 13799 | assign sext_ln186_184_fu_7446_p1 = $signed(select_ln90_113_fu_7438_p3);
[2025-10-27 21:47:33,294]       |                                  ^
[2025-10-27 21:47:33,294] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13801:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,294]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,294] 13801 | assign sext_ln186_185_fu_7450_p1 = $signed(local_temp_V_738_fu_6642_p4);
[2025-10-27 21:47:33,294]       |                                  ^
[2025-10-27 21:47:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13803:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,295] 13803 | assign sext_ln186_186_fu_7468_p1 = $signed(select_ln90_114_fu_7460_p3);
[2025-10-27 21:47:33,295]       |                                  ^
[2025-10-27 21:47:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13805:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,295] 13805 | assign sext_ln186_187_fu_7472_p1 = $signed(local_temp_V_739_fu_6652_p4);
[2025-10-27 21:47:33,295]       |                                  ^
[2025-10-27 21:47:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13807:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,295] 13807 | assign sext_ln186_188_fu_7490_p1 = $signed(select_ln90_115_fu_7482_p3);
[2025-10-27 21:47:33,295]       |                                  ^
[2025-10-27 21:47:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13809:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,295] 13809 | assign sext_ln186_189_fu_7494_p1 = $signed(local_temp_V_740_fu_6662_p4);
[2025-10-27 21:47:33,295]       |                                  ^
[2025-10-27 21:47:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13811:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,295] 13811 | assign sext_ln186_18_fu_4136_p1 = $signed(local_temp_V_643_fu_3356_p4);
[2025-10-27 21:47:33,295]       |                                 ^
[2025-10-27 21:47:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13813:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,295] 13813 | assign sext_ln186_190_fu_7512_p1 = $signed(select_ln90_116_fu_7504_p3);
[2025-10-27 21:47:33,295]       |                                  ^
[2025-10-27 21:47:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13815:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,295] 13815 | assign sext_ln186_191_fu_7516_p1 = $signed(local_temp_V_741_fu_6672_p4);
[2025-10-27 21:47:33,295]       |                                  ^
[2025-10-27 21:47:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13817:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,295] 13817 | assign sext_ln186_192_fu_7526_p1 = $signed(local_temp_V_742_fu_6682_p4);
[2025-10-27 21:47:33,295]       |                                  ^
[2025-10-27 21:47:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13819:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,295] 13819 | assign sext_ln186_193_fu_7544_p1 = $signed(select_ln90_118_fu_7536_p3);
[2025-10-27 21:47:33,295]       |                                  ^
[2025-10-27 21:47:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13821:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,295] 13821 | assign sext_ln186_194_fu_7548_p1 = $signed(local_temp_V_743_fu_6692_p4);
[2025-10-27 21:47:33,295]       |                                  ^
[2025-10-27 21:47:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13823:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,295] 13823 | assign sext_ln186_195_fu_8114_p1 = $signed(local_temp_V_744_fu_7714_p4);
[2025-10-27 21:47:33,295]       |                                  ^
[2025-10-27 21:47:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13825:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,295] 13825 | assign sext_ln186_196_fu_8132_p1 = $signed(select_ln90_120_fu_8124_p3);
[2025-10-27 21:47:33,295]       |                                  ^
[2025-10-27 21:47:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13827:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,295] 13827 | assign sext_ln186_197_fu_8136_p1 = $signed(local_temp_V_745_fu_7724_p4);
[2025-10-27 21:47:33,295]       |                                  ^
[2025-10-27 21:47:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13829:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,295] 13829 | assign sext_ln186_198_fu_8154_p1 = $signed(select_ln90_121_fu_8146_p3);
[2025-10-27 21:47:33,295]       |                                  ^
[2025-10-27 21:47:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13831:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,295] 13831 | assign sext_ln186_199_fu_8158_p1 = $signed(local_temp_V_746_fu_7734_p4);
[2025-10-27 21:47:33,295]       |                                  ^
[2025-10-27 21:47:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13833:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,295] 13833 | assign sext_ln186_19_fu_4166_p1 = $signed(local_temp_V_644_fu_3366_p4);
[2025-10-27 21:47:33,295]       |                                 ^
[2025-10-27 21:47:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13835:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,295] 13835 | assign sext_ln186_1_fu_3626_p1 = $signed(local_temp_V_626_fu_3186_p4);
[2025-10-27 21:47:33,295]       |                                ^
[2025-10-27 21:47:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13837:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,295] 13837 | assign sext_ln186_200_fu_8176_p1 = $signed(select_ln90_122_fu_8168_p3);
[2025-10-27 21:47:33,295]       |                                  ^
[2025-10-27 21:47:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13839:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,295] 13839 | assign sext_ln186_201_fu_8180_p1 = $signed(local_temp_V_747_fu_7744_p4);
[2025-10-27 21:47:33,295]       |                                  ^
[2025-10-27 21:47:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13841:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,295] 13841 | assign sext_ln186_202_fu_8198_p1 = $signed(select_ln90_123_fu_8190_p3);
[2025-10-27 21:47:33,295]       |                                  ^
[2025-10-27 21:47:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13843:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,295] 13843 | assign sext_ln186_203_fu_8202_p1 = $signed(local_temp_V_748_fu_7754_p4);
[2025-10-27 21:47:33,295]       |                                  ^
[2025-10-27 21:47:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13845:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,295] 13845 | assign sext_ln186_204_fu_8220_p1 = $signed(select_ln90_124_fu_8212_p3);
[2025-10-27 21:47:33,295]       |                                  ^
[2025-10-27 21:47:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13847:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,295] 13847 | assign sext_ln186_205_fu_8224_p1 = $signed(local_temp_V_749_fu_7764_p4);
[2025-10-27 21:47:33,295]       |                                  ^
[2025-10-27 21:47:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13849:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,295] 13849 | assign sext_ln186_206_fu_8242_p1 = $signed(select_ln90_125_fu_8234_p3);
[2025-10-27 21:47:33,295]       |                                  ^
[2025-10-27 21:47:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13851:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,295] 13851 | assign sext_ln186_207_fu_8246_p1 = $signed(local_temp_V_750_fu_7774_p4);
[2025-10-27 21:47:33,295]       |                                  ^
[2025-10-27 21:47:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13853:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,295] 13853 | assign sext_ln186_208_fu_8264_p1 = $signed(select_ln90_126_fu_8256_p3);
[2025-10-27 21:47:33,295]       |                                  ^
[2025-10-27 21:47:33,295] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13855:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,295]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,295] 13855 | assign sext_ln186_209_fu_8268_p1 = $signed(local_temp_V_751_fu_7784_p4);
[2025-10-27 21:47:33,295]       |                                  ^
[2025-10-27 21:47:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13857:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,296] 13857 | assign sext_ln186_20_fu_4196_p1 = $signed(local_temp_V_645_fu_3376_p4);
[2025-10-27 21:47:33,296]       |                                 ^
[2025-10-27 21:47:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13859:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,296] 13859 | assign sext_ln186_210_fu_8286_p1 = $signed(select_ln90_127_fu_8278_p3);
[2025-10-27 21:47:33,296]       |                                  ^
[2025-10-27 21:47:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13861:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,296] 13861 | assign sext_ln186_211_fu_8290_p1 = $signed(local_temp_V_752_fu_7794_p4);
[2025-10-27 21:47:33,296]       |                                  ^
[2025-10-27 21:47:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13863:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,296] 13863 | assign sext_ln186_212_fu_8308_p1 = $signed(select_ln90_128_fu_8300_p3);
[2025-10-27 21:47:33,296]       |                                  ^
[2025-10-27 21:47:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13865:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,296] 13865 | assign sext_ln186_213_fu_8312_p1 = $signed(local_temp_V_753_fu_7804_p4);
[2025-10-27 21:47:33,296]       |                                  ^
[2025-10-27 21:47:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13867:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,296] 13867 | assign sext_ln186_214_fu_8330_p1 = $signed(select_ln90_129_fu_8322_p3);
[2025-10-27 21:47:33,296]       |                                  ^
[2025-10-27 21:47:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13869:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,296] 13869 | assign sext_ln186_215_fu_8334_p1 = $signed(local_temp_V_754_fu_7814_p4);
[2025-10-27 21:47:33,296]       |                                  ^
[2025-10-27 21:47:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13871:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,296] 13871 | assign sext_ln186_216_fu_8352_p1 = $signed(select_ln90_130_fu_8344_p3);
[2025-10-27 21:47:33,296]       |                                  ^
[2025-10-27 21:47:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13873:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,296] 13873 | assign sext_ln186_217_fu_8356_p1 = $signed(local_temp_V_755_fu_7824_p4);
[2025-10-27 21:47:33,296]       |                                  ^
[2025-10-27 21:47:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13875:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,296] 13875 | assign sext_ln186_218_fu_8374_p1 = $signed(select_ln90_131_fu_8366_p3);
[2025-10-27 21:47:33,296]       |                                  ^
[2025-10-27 21:47:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13877:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,296] 13877 | assign sext_ln186_219_fu_8378_p1 = $signed(local_temp_V_756_fu_7834_p4);
[2025-10-27 21:47:33,296]       |                                  ^
[2025-10-27 21:47:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13879:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,296] 13879 | assign sext_ln186_21_fu_4226_p1 = $signed(local_temp_V_646_fu_3386_p4);
[2025-10-27 21:47:33,296]       |                                 ^
[2025-10-27 21:47:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13881:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,296] 13881 | assign sext_ln186_220_fu_8396_p1 = $signed(select_ln90_132_fu_8388_p3);
[2025-10-27 21:47:33,296]       |                                  ^
[2025-10-27 21:47:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13883:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,296] 13883 | assign sext_ln186_221_fu_8400_p1 = $signed(local_temp_V_757_fu_7844_p4);
[2025-10-27 21:47:33,296]       |                                  ^
[2025-10-27 21:47:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13885:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,296] 13885 | assign sext_ln186_222_fu_8418_p1 = $signed(select_ln90_133_fu_8410_p3);
[2025-10-27 21:47:33,296]       |                                  ^
[2025-10-27 21:47:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13887:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,296] 13887 | assign sext_ln186_223_fu_8422_p1 = $signed(local_temp_V_758_fu_7854_p4);
[2025-10-27 21:47:33,296]       |                                  ^
[2025-10-27 21:47:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13889:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,296] 13889 | assign sext_ln186_224_fu_8440_p1 = $signed(select_ln90_134_fu_8432_p3);
[2025-10-27 21:47:33,296]       |                                  ^
[2025-10-27 21:47:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13891:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,296] 13891 | assign sext_ln186_225_fu_8444_p1 = $signed(local_temp_V_759_fu_7864_p4);
[2025-10-27 21:47:33,296]       |                                  ^
[2025-10-27 21:47:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13893:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,296] 13893 | assign sext_ln186_226_fu_8462_p1 = $signed(select_ln90_135_fu_8454_p3);
[2025-10-27 21:47:33,296]       |                                  ^
[2025-10-27 21:47:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13895:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,296] 13895 | assign sext_ln186_227_fu_8466_p1 = $signed(local_temp_V_760_fu_7874_p4);
[2025-10-27 21:47:33,296]       |                                  ^
[2025-10-27 21:47:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13897:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,296] 13897 | assign sext_ln186_228_fu_8484_p1 = $signed(select_ln90_136_fu_8476_p3);
[2025-10-27 21:47:33,296]       |                                  ^
[2025-10-27 21:47:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13899:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,296] 13899 | assign sext_ln186_229_fu_8488_p1 = $signed(local_temp_V_761_fu_7884_p4);
[2025-10-27 21:47:33,296]       |                                  ^
[2025-10-27 21:47:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13901:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,296] 13901 | assign sext_ln186_22_fu_4256_p1 = $signed(local_temp_V_647_fu_3396_p4);
[2025-10-27 21:47:33,296]       |                                 ^
[2025-10-27 21:47:33,296] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13903:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,296]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,297] 13903 | assign sext_ln186_230_fu_8506_p1 = $signed(select_ln90_137_fu_8498_p3);
[2025-10-27 21:47:33,297]       |                                  ^
[2025-10-27 21:47:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13905:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,297] 13905 | assign sext_ln186_231_fu_8510_p1 = $signed(local_temp_V_762_fu_7894_p4);
[2025-10-27 21:47:33,297]       |                                  ^
[2025-10-27 21:47:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13907:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,297] 13907 | assign sext_ln186_232_fu_8528_p1 = $signed(select_ln90_138_fu_8520_p3);
[2025-10-27 21:47:33,297]       |                                  ^
[2025-10-27 21:47:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13909:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,297] 13909 | assign sext_ln186_233_fu_8532_p1 = $signed(local_temp_V_763_fu_7904_p4);
[2025-10-27 21:47:33,297]       |                                  ^
[2025-10-27 21:47:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13911:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,297] 13911 | assign sext_ln186_234_fu_8550_p1 = $signed(select_ln90_139_fu_8542_p3);
[2025-10-27 21:47:33,297]       |                                  ^
[2025-10-27 21:47:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13913:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,297] 13913 | assign sext_ln186_235_fu_8554_p1 = $signed(local_temp_V_764_fu_7914_p4);
[2025-10-27 21:47:33,297]       |                                  ^
[2025-10-27 21:47:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13915:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,297] 13915 | assign sext_ln186_236_fu_8572_p1 = $signed(select_ln90_140_fu_8564_p3);
[2025-10-27 21:47:33,297]       |                                  ^
[2025-10-27 21:47:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13917:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,297] 13917 | assign sext_ln186_237_fu_8576_p1 = $signed(local_temp_V_765_fu_7924_p4);
[2025-10-27 21:47:33,297]       |                                  ^
[2025-10-27 21:47:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13919:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,297] 13919 | assign sext_ln186_238_fu_8594_p1 = $signed(select_ln90_141_fu_8586_p3);
[2025-10-27 21:47:33,297]       |                                  ^
[2025-10-27 21:47:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13921:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,297] 13921 | assign sext_ln186_239_fu_8598_p1 = $signed(local_temp_V_766_fu_7934_p4);
[2025-10-27 21:47:33,297]       |                                  ^
[2025-10-27 21:47:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13923:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,297] 13923 | assign sext_ln186_23_fu_4286_p1 = $signed(local_temp_V_648_fu_3406_p4);
[2025-10-27 21:47:33,297]       |                                 ^
[2025-10-27 21:47:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13925:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,297] 13925 | assign sext_ln186_240_fu_8616_p1 = $signed(select_ln90_142_fu_8608_p3);
[2025-10-27 21:47:33,297]       |                                  ^
[2025-10-27 21:47:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13927:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,297] 13927 | assign sext_ln186_241_fu_8620_p1 = $signed(local_temp_V_767_fu_7944_p4);
[2025-10-27 21:47:33,297]       |                                  ^
[2025-10-27 21:47:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13929:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,297] 13929 | assign sext_ln186_242_fu_8638_p1 = $signed(select_ln90_143_fu_8630_p3);
[2025-10-27 21:47:33,297]       |                                  ^
[2025-10-27 21:47:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13931:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,297] 13931 | assign sext_ln186_243_fu_8642_p1 = $signed(local_temp_V_768_fu_7954_p4);
[2025-10-27 21:47:33,297]       |                                  ^
[2025-10-27 21:47:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13933:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,297] 13933 | assign sext_ln186_244_fu_8660_p1 = $signed(select_ln90_144_fu_8652_p3);
[2025-10-27 21:47:33,297]       |                                  ^
[2025-10-27 21:47:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13935:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,297] 13935 | assign sext_ln186_245_fu_8664_p1 = $signed(local_temp_V_769_fu_7964_p4);
[2025-10-27 21:47:33,297]       |                                  ^
[2025-10-27 21:47:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13937:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,297] 13937 | assign sext_ln186_246_fu_8682_p1 = $signed(select_ln90_145_fu_8674_p3);
[2025-10-27 21:47:33,297]       |                                  ^
[2025-10-27 21:47:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13939:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,297] 13939 | assign sext_ln186_247_fu_8686_p1 = $signed(local_temp_V_770_fu_7974_p4);
[2025-10-27 21:47:33,297]       |                                  ^
[2025-10-27 21:47:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13941:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,297] 13941 | assign sext_ln186_248_fu_8704_p1 = $signed(select_ln90_146_fu_8696_p3);
[2025-10-27 21:47:33,297]       |                                  ^
[2025-10-27 21:47:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13943:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,297] 13943 | assign sext_ln186_249_fu_8708_p1 = $signed(local_temp_V_771_fu_7984_p4);
[2025-10-27 21:47:33,297]       |                                  ^
[2025-10-27 21:47:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13945:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,297] 13945 | assign sext_ln186_24_fu_4316_p1 = $signed(local_temp_V_649_fu_3416_p4);
[2025-10-27 21:47:33,297]       |                                 ^
[2025-10-27 21:47:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13947:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,297] 13947 | assign sext_ln186_250_fu_8726_p1 = $signed(select_ln90_147_fu_8718_p3);
[2025-10-27 21:47:33,297]       |                                  ^
[2025-10-27 21:47:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13949:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,297] 13949 | assign sext_ln186_251_fu_8730_p1 = $signed(local_temp_V_772_fu_7994_p4);
[2025-10-27 21:47:33,297]       |                                  ^
[2025-10-27 21:47:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13951:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,297] 13951 | assign sext_ln186_252_fu_8748_p1 = $signed(select_ln90_148_fu_8740_p3);
[2025-10-27 21:47:33,297]       |                                  ^
[2025-10-27 21:47:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13953:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,297] 13953 | assign sext_ln186_253_fu_8752_p1 = $signed(local_temp_V_773_fu_8004_p4);
[2025-10-27 21:47:33,297]       |                                  ^
[2025-10-27 21:47:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13955:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,297] 13955 | assign sext_ln186_254_fu_8770_p1 = $signed(select_ln90_149_fu_8762_p3);
[2025-10-27 21:47:33,297]       |                                  ^
[2025-10-27 21:47:33,297] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13957:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,297]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,298] 13957 | assign sext_ln186_255_fu_8774_p1 = $signed(local_temp_V_774_fu_8014_p4);
[2025-10-27 21:47:33,298]       |                                  ^
[2025-10-27 21:47:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13959:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,298] 13959 | assign sext_ln186_256_fu_8792_p1 = $signed(select_ln90_150_fu_8784_p3);
[2025-10-27 21:47:33,298]       |                                  ^
[2025-10-27 21:47:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13961:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,298] 13961 | assign sext_ln186_257_fu_8796_p1 = $signed(local_temp_V_775_fu_8024_p4);
[2025-10-27 21:47:33,298]       |                                  ^
[2025-10-27 21:47:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13963:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,298] 13963 | assign sext_ln186_258_fu_8814_p1 = $signed(select_ln90_151_fu_8806_p3);
[2025-10-27 21:47:33,298]       |                                  ^
[2025-10-27 21:47:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13965:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,298] 13965 | assign sext_ln186_259_fu_8818_p1 = $signed(local_temp_V_776_fu_8034_p4);
[2025-10-27 21:47:33,298]       |                                  ^
[2025-10-27 21:47:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13967:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,298] 13967 | assign sext_ln186_25_fu_4346_p1 = $signed(local_temp_V_650_fu_3426_p4);
[2025-10-27 21:47:33,298]       |                                 ^
[2025-10-27 21:47:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13969:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,298] 13969 | assign sext_ln186_260_fu_8836_p1 = $signed(select_ln90_152_fu_8828_p3);
[2025-10-27 21:47:33,298]       |                                  ^
[2025-10-27 21:47:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13971:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,298] 13971 | assign sext_ln186_261_fu_8840_p1 = $signed(local_temp_V_777_fu_8044_p4);
[2025-10-27 21:47:33,298]       |                                  ^
[2025-10-27 21:47:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13973:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,298] 13973 | assign sext_ln186_262_fu_8858_p1 = $signed(select_ln90_153_fu_8850_p3);
[2025-10-27 21:47:33,298]       |                                  ^
[2025-10-27 21:47:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13975:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,298] 13975 | assign sext_ln186_263_fu_8862_p1 = $signed(local_temp_V_778_fu_8054_p4);
[2025-10-27 21:47:33,298]       |                                  ^
[2025-10-27 21:47:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13977:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,298] 13977 | assign sext_ln186_264_fu_8880_p1 = $signed(select_ln90_154_fu_8872_p3);
[2025-10-27 21:47:33,298]       |                                  ^
[2025-10-27 21:47:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13979:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,298] 13979 | assign sext_ln186_265_fu_8884_p1 = $signed(local_temp_V_779_fu_8064_p4);
[2025-10-27 21:47:33,298]       |                                  ^
[2025-10-27 21:47:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13981:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,298] 13981 | assign sext_ln186_266_fu_8902_p1 = $signed(select_ln90_155_fu_8894_p3);
[2025-10-27 21:47:33,298]       |                                  ^
[2025-10-27 21:47:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13983:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,298] 13983 | assign sext_ln186_267_fu_8906_p1 = $signed(local_temp_V_780_fu_8074_p4);
[2025-10-27 21:47:33,298]       |                                  ^
[2025-10-27 21:47:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13985:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,298] 13985 | assign sext_ln186_268_fu_8924_p1 = $signed(select_ln90_156_fu_8916_p3);
[2025-10-27 21:47:33,298]       |                                  ^
[2025-10-27 21:47:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13987:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,298] 13987 | assign sext_ln186_269_fu_8928_p1 = $signed(local_temp_V_781_fu_8084_p4);
[2025-10-27 21:47:33,298]       |                                  ^
[2025-10-27 21:47:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13989:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,298] 13989 | assign sext_ln186_26_fu_4376_p1 = $signed(local_temp_V_651_fu_3436_p4);
[2025-10-27 21:47:33,298]       |                                 ^
[2025-10-27 21:47:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13991:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,298] 13991 | assign sext_ln186_270_fu_8938_p1 = $signed(local_temp_V_782_fu_8094_p4);
[2025-10-27 21:47:33,298]       |                                  ^
[2025-10-27 21:47:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13993:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,298] 13993 | assign sext_ln186_271_fu_8956_p1 = $signed(select_ln90_158_fu_8948_p3);
[2025-10-27 21:47:33,298]       |                                  ^
[2025-10-27 21:47:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13995:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,298] 13995 | assign sext_ln186_272_fu_8960_p1 = $signed(local_temp_V_783_fu_8104_p4);
[2025-10-27 21:47:33,298]       |                                  ^
[2025-10-27 21:47:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13997:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,298] 13997 | assign sext_ln186_273_fu_9526_p1 = $signed(local_temp_V_784_fu_9126_p4);
[2025-10-27 21:47:33,298]       |                                  ^
[2025-10-27 21:47:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:13999:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,298] 13999 | assign sext_ln186_274_fu_9544_p1 = $signed(select_ln90_160_fu_9536_p3);
[2025-10-27 21:47:33,298]       |                                  ^
[2025-10-27 21:47:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14001:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,298] 14001 | assign sext_ln186_275_fu_9548_p1 = $signed(local_temp_V_785_fu_9136_p4);
[2025-10-27 21:47:33,298]       |                                  ^
[2025-10-27 21:47:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14003:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,298] 14003 | assign sext_ln186_276_fu_9566_p1 = $signed(select_ln90_161_fu_9558_p3);
[2025-10-27 21:47:33,298]       |                                  ^
[2025-10-27 21:47:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14005:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,298] 14005 | assign sext_ln186_277_fu_9570_p1 = $signed(local_temp_V_786_fu_9146_p4);
[2025-10-27 21:47:33,298]       |                                  ^
[2025-10-27 21:47:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14007:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,298] 14007 | assign sext_ln186_278_fu_9588_p1 = $signed(select_ln90_162_fu_9580_p3);
[2025-10-27 21:47:33,298]       |                                  ^
[2025-10-27 21:47:33,298] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14009:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,298]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,298] 14009 | assign sext_ln186_279_fu_9592_p1 = $signed(local_temp_V_787_fu_9156_p4);
[2025-10-27 21:47:33,298]       |                                  ^
[2025-10-27 21:47:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14011:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,299] 14011 | assign sext_ln186_27_fu_4406_p1 = $signed(local_temp_V_652_fu_3446_p4);
[2025-10-27 21:47:33,299]       |                                 ^
[2025-10-27 21:47:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14013:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,299] 14013 | assign sext_ln186_280_fu_9610_p1 = $signed(select_ln90_163_fu_9602_p3);
[2025-10-27 21:47:33,299]       |                                  ^
[2025-10-27 21:47:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14015:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,299] 14015 | assign sext_ln186_281_fu_9614_p1 = $signed(local_temp_V_788_fu_9166_p4);
[2025-10-27 21:47:33,299]       |                                  ^
[2025-10-27 21:47:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14017:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,299] 14017 | assign sext_ln186_282_fu_9632_p1 = $signed(select_ln90_164_fu_9624_p3);
[2025-10-27 21:47:33,299]       |                                  ^
[2025-10-27 21:47:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14019:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,299] 14019 | assign sext_ln186_283_fu_9636_p1 = $signed(local_temp_V_789_fu_9176_p4);
[2025-10-27 21:47:33,299]       |                                  ^
[2025-10-27 21:47:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14021:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,299] 14021 | assign sext_ln186_284_fu_9654_p1 = $signed(select_ln90_165_fu_9646_p3);
[2025-10-27 21:47:33,299]       |                                  ^
[2025-10-27 21:47:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14023:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,299] 14023 | assign sext_ln186_285_fu_9658_p1 = $signed(local_temp_V_790_fu_9186_p4);
[2025-10-27 21:47:33,299]       |                                  ^
[2025-10-27 21:47:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14025:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,299] 14025 | assign sext_ln186_286_fu_9676_p1 = $signed(select_ln90_166_fu_9668_p3);
[2025-10-27 21:47:33,299]       |                                  ^
[2025-10-27 21:47:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14027:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,299] 14027 | assign sext_ln186_287_fu_9680_p1 = $signed(local_temp_V_791_fu_9196_p4);
[2025-10-27 21:47:33,299]       |                                  ^
[2025-10-27 21:47:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14029:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,299] 14029 | assign sext_ln186_288_fu_9698_p1 = $signed(select_ln90_167_fu_9690_p3);
[2025-10-27 21:47:33,299]       |                                  ^
[2025-10-27 21:47:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14031:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,299] 14031 | assign sext_ln186_289_fu_9702_p1 = $signed(local_temp_V_792_fu_9206_p4);
[2025-10-27 21:47:33,299]       |                                  ^
[2025-10-27 21:47:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14033:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,299] 14033 | assign sext_ln186_28_fu_4436_p1 = $signed(local_temp_V_653_fu_3456_p4);
[2025-10-27 21:47:33,299]       |                                 ^
[2025-10-27 21:47:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14035:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,299] 14035 | assign sext_ln186_290_fu_9720_p1 = $signed(select_ln90_168_fu_9712_p3);
[2025-10-27 21:47:33,299]       |                                  ^
[2025-10-27 21:47:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14037:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,299] 14037 | assign sext_ln186_291_fu_9724_p1 = $signed(local_temp_V_793_fu_9216_p4);
[2025-10-27 21:47:33,299]       |                                  ^
[2025-10-27 21:47:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14039:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,299] 14039 | assign sext_ln186_292_fu_9742_p1 = $signed(select_ln90_169_fu_9734_p3);
[2025-10-27 21:47:33,299]       |                                  ^
[2025-10-27 21:47:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14041:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,299] 14041 | assign sext_ln186_293_fu_9746_p1 = $signed(local_temp_V_794_fu_9226_p4);
[2025-10-27 21:47:33,299]       |                                  ^
[2025-10-27 21:47:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14043:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,299] 14043 | assign sext_ln186_294_fu_9764_p1 = $signed(select_ln90_170_fu_9756_p3);
[2025-10-27 21:47:33,299]       |                                  ^
[2025-10-27 21:47:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14045:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,299] 14045 | assign sext_ln186_295_fu_9768_p1 = $signed(local_temp_V_795_fu_9236_p4);
[2025-10-27 21:47:33,299]       |                                  ^
[2025-10-27 21:47:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14047:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,299] 14047 | assign sext_ln186_296_fu_9786_p1 = $signed(select_ln90_171_fu_9778_p3);
[2025-10-27 21:47:33,299]       |                                  ^
[2025-10-27 21:47:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14049:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,299] 14049 | assign sext_ln186_297_fu_9790_p1 = $signed(local_temp_V_796_fu_9246_p4);
[2025-10-27 21:47:33,299]       |                                  ^
[2025-10-27 21:47:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14051:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,299] 14051 | assign sext_ln186_298_fu_9808_p1 = $signed(select_ln90_172_fu_9800_p3);
[2025-10-27 21:47:33,299]       |                                  ^
[2025-10-27 21:47:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14053:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,299] 14053 | assign sext_ln186_299_fu_9812_p1 = $signed(local_temp_V_797_fu_9256_p4);
[2025-10-27 21:47:33,299]       |                                  ^
[2025-10-27 21:47:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14055:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,299] 14055 | assign sext_ln186_29_fu_4466_p1 = $signed(local_temp_V_654_fu_3466_p4);
[2025-10-27 21:47:33,299]       |                                 ^
[2025-10-27 21:47:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14057:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,299] 14057 | assign sext_ln186_2_fu_3656_p1 = $signed(local_temp_V_627_fu_3196_p4);
[2025-10-27 21:47:33,299]       |                                ^
[2025-10-27 21:47:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14059:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,299] 14059 | assign sext_ln186_300_fu_9830_p1 = $signed(select_ln90_173_fu_9822_p3);
[2025-10-27 21:47:33,299]       |                                  ^
[2025-10-27 21:47:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14061:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,299] 14061 | assign sext_ln186_301_fu_9834_p1 = $signed(local_temp_V_798_fu_9266_p4);
[2025-10-27 21:47:33,299]       |                                  ^
[2025-10-27 21:47:33,299] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14063:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,299]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,299] 14063 | assign sext_ln186_302_fu_9852_p1 = $signed(select_ln90_174_fu_9844_p3);
[2025-10-27 21:47:33,299]       |                                  ^
[2025-10-27 21:47:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14065:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,300] 14065 | assign sext_ln186_303_fu_9856_p1 = $signed(local_temp_V_799_fu_9276_p4);
[2025-10-27 21:47:33,300]       |                                  ^
[2025-10-27 21:47:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14067:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,300] 14067 | assign sext_ln186_304_fu_9874_p1 = $signed(select_ln90_175_fu_9866_p3);
[2025-10-27 21:47:33,300]       |                                  ^
[2025-10-27 21:47:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14069:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,300] 14069 | assign sext_ln186_305_fu_9878_p1 = $signed(local_temp_V_800_fu_9286_p4);
[2025-10-27 21:47:33,300]       |                                  ^
[2025-10-27 21:47:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14071:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,300] 14071 | assign sext_ln186_306_fu_9896_p1 = $signed(select_ln90_176_fu_9888_p3);
[2025-10-27 21:47:33,300]       |                                  ^
[2025-10-27 21:47:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14073:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,300] 14073 | assign sext_ln186_307_fu_9900_p1 = $signed(local_temp_V_801_fu_9296_p4);
[2025-10-27 21:47:33,300]       |                                  ^
[2025-10-27 21:47:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14075:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,300] 14075 | assign sext_ln186_308_fu_9918_p1 = $signed(select_ln90_177_fu_9910_p3);
[2025-10-27 21:47:33,300]       |                                  ^
[2025-10-27 21:47:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14077:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,300] 14077 | assign sext_ln186_309_fu_9922_p1 = $signed(local_temp_V_802_fu_9306_p4);
[2025-10-27 21:47:33,300]       |                                  ^
[2025-10-27 21:47:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14079:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,300] 14079 | assign sext_ln186_30_fu_4496_p1 = $signed(local_temp_V_655_fu_3476_p4);
[2025-10-27 21:47:33,300]       |                                 ^
[2025-10-27 21:47:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14081:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,300] 14081 | assign sext_ln186_310_fu_9940_p1 = $signed(select_ln90_178_fu_9932_p3);
[2025-10-27 21:47:33,300]       |                                  ^
[2025-10-27 21:47:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14083:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,300] 14083 | assign sext_ln186_311_fu_9944_p1 = $signed(local_temp_V_803_fu_9316_p4);
[2025-10-27 21:47:33,300]       |                                  ^
[2025-10-27 21:47:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14085:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,300] 14085 | assign sext_ln186_312_fu_9962_p1 = $signed(select_ln90_179_fu_9954_p3);
[2025-10-27 21:47:33,300]       |                                  ^
[2025-10-27 21:47:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14087:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,300] 14087 | assign sext_ln186_313_fu_9966_p1 = $signed(local_temp_V_804_fu_9326_p4);
[2025-10-27 21:47:33,300]       |                                  ^
[2025-10-27 21:47:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14089:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,300] 14089 | assign sext_ln186_314_fu_9984_p1 = $signed(select_ln90_180_fu_9976_p3);
[2025-10-27 21:47:33,300]       |                                  ^
[2025-10-27 21:47:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14091:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,300] 14091 | assign sext_ln186_315_fu_9988_p1 = $signed(local_temp_V_805_fu_9336_p4);
[2025-10-27 21:47:33,300]       |                                  ^
[2025-10-27 21:47:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14093:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,300] 14093 | assign sext_ln186_316_fu_10006_p1 = $signed(select_ln90_181_fu_9998_p3);
[2025-10-27 21:47:33,300]       |                                   ^
[2025-10-27 21:47:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14095:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,300] 14095 | assign sext_ln186_317_fu_10010_p1 = $signed(local_temp_V_806_fu_9346_p4);
[2025-10-27 21:47:33,300]       |                                   ^
[2025-10-27 21:47:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14097:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,300] 14097 | assign sext_ln186_318_fu_10028_p1 = $signed(select_ln90_182_fu_10020_p3);
[2025-10-27 21:47:33,300]       |                                   ^
[2025-10-27 21:47:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14099:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,300] 14099 | assign sext_ln186_319_fu_10032_p1 = $signed(local_temp_V_807_fu_9356_p4);
[2025-10-27 21:47:33,300]       |                                   ^
[2025-10-27 21:47:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14101:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,300] 14101 | assign sext_ln186_31_fu_4526_p1 = $signed(local_temp_V_656_fu_3486_p4);
[2025-10-27 21:47:33,300]       |                                 ^
[2025-10-27 21:47:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14103:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,300] 14103 | assign sext_ln186_320_fu_10050_p1 = $signed(select_ln90_183_fu_10042_p3);
[2025-10-27 21:47:33,300]       |                                   ^
[2025-10-27 21:47:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14105:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,300] 14105 | assign sext_ln186_321_fu_10054_p1 = $signed(local_temp_V_808_fu_9366_p4);
[2025-10-27 21:47:33,300]       |                                   ^
[2025-10-27 21:47:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14107:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,300] 14107 | assign sext_ln186_322_fu_10072_p1 = $signed(select_ln90_184_fu_10064_p3);
[2025-10-27 21:47:33,300]       |                                   ^
[2025-10-27 21:47:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14109:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,300] 14109 | assign sext_ln186_323_fu_10076_p1 = $signed(local_temp_V_809_fu_9376_p4);
[2025-10-27 21:47:33,300]       |                                   ^
[2025-10-27 21:47:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14111:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,300] 14111 | assign sext_ln186_324_fu_10094_p1 = $signed(select_ln90_185_fu_10086_p3);
[2025-10-27 21:47:33,300]       |                                   ^
[2025-10-27 21:47:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14113:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,300] 14113 | assign sext_ln186_325_fu_10098_p1 = $signed(local_temp_V_810_fu_9386_p4);
[2025-10-27 21:47:33,300]       |                                   ^
[2025-10-27 21:47:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14115:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,300] 14115 | assign sext_ln186_326_fu_10116_p1 = $signed(select_ln90_186_fu_10108_p3);
[2025-10-27 21:47:33,300]       |                                   ^
[2025-10-27 21:47:33,300] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14117:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,300]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,300] 14117 | assign sext_ln186_327_fu_10120_p1 = $signed(local_temp_V_811_fu_9396_p4);
[2025-10-27 21:47:33,301]       |                                   ^
[2025-10-27 21:47:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14119:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,301] 14119 | assign sext_ln186_328_fu_10138_p1 = $signed(select_ln90_187_fu_10130_p3);
[2025-10-27 21:47:33,301]       |                                   ^
[2025-10-27 21:47:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14121:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,301] 14121 | assign sext_ln186_329_fu_10142_p1 = $signed(local_temp_V_812_fu_9406_p4);
[2025-10-27 21:47:33,301]       |                                   ^
[2025-10-27 21:47:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14123:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,301] 14123 | assign sext_ln186_32_fu_4556_p1 = $signed(local_temp_V_657_fu_3496_p4);
[2025-10-27 21:47:33,301]       |                                 ^
[2025-10-27 21:47:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14125:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,301] 14125 | assign sext_ln186_330_fu_10160_p1 = $signed(select_ln90_188_fu_10152_p3);
[2025-10-27 21:47:33,301]       |                                   ^
[2025-10-27 21:47:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14127:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,301] 14127 | assign sext_ln186_331_fu_10164_p1 = $signed(local_temp_V_813_fu_9416_p4);
[2025-10-27 21:47:33,301]       |                                   ^
[2025-10-27 21:47:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14129:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,301] 14129 | assign sext_ln186_332_fu_10182_p1 = $signed(select_ln90_189_fu_10174_p3);
[2025-10-27 21:47:33,301]       |                                   ^
[2025-10-27 21:47:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14131:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,301] 14131 | assign sext_ln186_333_fu_10186_p1 = $signed(local_temp_V_814_fu_9426_p4);
[2025-10-27 21:47:33,301]       |                                   ^
[2025-10-27 21:47:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14133:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,301] 14133 | assign sext_ln186_334_fu_10204_p1 = $signed(select_ln90_190_fu_10196_p3);
[2025-10-27 21:47:33,301]       |                                   ^
[2025-10-27 21:47:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14135:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,301] 14135 | assign sext_ln186_335_fu_10208_p1 = $signed(local_temp_V_815_fu_9436_p4);
[2025-10-27 21:47:33,301]       |                                   ^
[2025-10-27 21:47:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14137:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,301] 14137 | assign sext_ln186_336_fu_10226_p1 = $signed(select_ln90_191_fu_10218_p3);
[2025-10-27 21:47:33,301]       |                                   ^
[2025-10-27 21:47:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14139:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,301] 14139 | assign sext_ln186_337_fu_10230_p1 = $signed(local_temp_V_816_fu_9446_p4);
[2025-10-27 21:47:33,301]       |                                   ^
[2025-10-27 21:47:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14141:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,301] 14141 | assign sext_ln186_338_fu_10248_p1 = $signed(select_ln90_192_fu_10240_p3);
[2025-10-27 21:47:33,301]       |                                   ^
[2025-10-27 21:47:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14143:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,301] 14143 | assign sext_ln186_339_fu_10252_p1 = $signed(local_temp_V_817_fu_9456_p4);
[2025-10-27 21:47:33,301]       |                                   ^
[2025-10-27 21:47:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14145:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,301] 14145 | assign sext_ln186_33_fu_4586_p1 = $signed(local_temp_V_658_fu_3506_p4);
[2025-10-27 21:47:33,301]       |                                 ^
[2025-10-27 21:47:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14147:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,301] 14147 | assign sext_ln186_340_fu_10270_p1 = $signed(select_ln90_193_fu_10262_p3);
[2025-10-27 21:47:33,301]       |                                   ^
[2025-10-27 21:47:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14149:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,301] 14149 | assign sext_ln186_341_fu_10274_p1 = $signed(local_temp_V_818_fu_9466_p4);
[2025-10-27 21:47:33,301]       |                                   ^
[2025-10-27 21:47:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14151:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,301] 14151 | assign sext_ln186_342_fu_10292_p1 = $signed(select_ln90_194_fu_10284_p3);
[2025-10-27 21:47:33,301]       |                                   ^
[2025-10-27 21:47:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14153:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,301] 14153 | assign sext_ln186_343_fu_10296_p1 = $signed(local_temp_V_819_fu_9476_p4);
[2025-10-27 21:47:33,301]       |                                   ^
[2025-10-27 21:47:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14155:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,301] 14155 | assign sext_ln186_344_fu_10314_p1 = $signed(select_ln90_195_fu_10306_p3);
[2025-10-27 21:47:33,301]       |                                   ^
[2025-10-27 21:47:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14157:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,301] 14157 | assign sext_ln186_345_fu_10318_p1 = $signed(local_temp_V_820_fu_9486_p4);
[2025-10-27 21:47:33,301]       |                                   ^
[2025-10-27 21:47:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14159:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,301] 14159 | assign sext_ln186_346_fu_10336_p1 = $signed(select_ln90_196_fu_10328_p3);
[2025-10-27 21:47:33,301]       |                                   ^
[2025-10-27 21:47:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14161:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,301] 14161 | assign sext_ln186_347_fu_10340_p1 = $signed(local_temp_V_821_fu_9496_p4);
[2025-10-27 21:47:33,301]       |                                   ^
[2025-10-27 21:47:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14163:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,301] 14163 | assign sext_ln186_348_fu_10350_p1 = $signed(local_temp_V_822_fu_9506_p4);
[2025-10-27 21:47:33,301]       |                                   ^
[2025-10-27 21:47:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14165:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,301] 14165 | assign sext_ln186_349_fu_10368_p1 = $signed(select_ln90_198_fu_10360_p3);
[2025-10-27 21:47:33,301]       |                                   ^
[2025-10-27 21:47:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14167:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,301] 14167 | assign sext_ln186_34_fu_4616_p1 = $signed(local_temp_V_659_fu_3516_p4);
[2025-10-27 21:47:33,301]       |                                 ^
[2025-10-27 21:47:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14169:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,301]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,301] 14169 | assign sext_ln186_350_fu_10372_p1 = $signed(local_temp_V_823_fu_9516_p4);
[2025-10-27 21:47:33,301]       |                                   ^
[2025-10-27 21:47:33,301] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14171:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,302] 14171 | assign sext_ln186_351_fu_10938_p1 = $signed(local_temp_V_824_fu_10538_p4);
[2025-10-27 21:47:33,302]       |                                   ^
[2025-10-27 21:47:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14173:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,302] 14173 | assign sext_ln186_352_fu_10956_p1 = $signed(select_ln90_200_fu_10948_p3);
[2025-10-27 21:47:33,302]       |                                   ^
[2025-10-27 21:47:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14175:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,302] 14175 | assign sext_ln186_353_fu_10960_p1 = $signed(local_temp_V_825_fu_10548_p4);
[2025-10-27 21:47:33,302]       |                                   ^
[2025-10-27 21:47:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14177:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,302] 14177 | assign sext_ln186_354_fu_10978_p1 = $signed(select_ln90_201_fu_10970_p3);
[2025-10-27 21:47:33,302]       |                                   ^
[2025-10-27 21:47:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14179:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,302] 14179 | assign sext_ln186_355_fu_10982_p1 = $signed(local_temp_V_826_fu_10558_p4);
[2025-10-27 21:47:33,302]       |                                   ^
[2025-10-27 21:47:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14181:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,302] 14181 | assign sext_ln186_356_fu_11000_p1 = $signed(select_ln90_202_fu_10992_p3);
[2025-10-27 21:47:33,302]       |                                   ^
[2025-10-27 21:47:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14183:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,302] 14183 | assign sext_ln186_357_fu_11004_p1 = $signed(local_temp_V_827_fu_10568_p4);
[2025-10-27 21:47:33,302]       |                                   ^
[2025-10-27 21:47:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14185:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,302] 14185 | assign sext_ln186_358_fu_11022_p1 = $signed(select_ln90_203_fu_11014_p3);
[2025-10-27 21:47:33,302]       |                                   ^
[2025-10-27 21:47:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14187:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,302] 14187 | assign sext_ln186_359_fu_11026_p1 = $signed(local_temp_V_828_fu_10578_p4);
[2025-10-27 21:47:33,302]       |                                   ^
[2025-10-27 21:47:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14189:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,302] 14189 | assign sext_ln186_35_fu_4646_p1 = $signed(local_temp_V_660_fu_3526_p4);
[2025-10-27 21:47:33,302]       |                                 ^
[2025-10-27 21:47:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14191:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,302] 14191 | assign sext_ln186_360_fu_11044_p1 = $signed(select_ln90_204_fu_11036_p3);
[2025-10-27 21:47:33,302]       |                                   ^
[2025-10-27 21:47:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14193:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,302] 14193 | assign sext_ln186_361_fu_11048_p1 = $signed(local_temp_V_829_fu_10588_p4);
[2025-10-27 21:47:33,302]       |                                   ^
[2025-10-27 21:47:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14195:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,302] 14195 | assign sext_ln186_362_fu_11066_p1 = $signed(select_ln90_205_fu_11058_p3);
[2025-10-27 21:47:33,302]       |                                   ^
[2025-10-27 21:47:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14197:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,302] 14197 | assign sext_ln186_363_fu_11070_p1 = $signed(local_temp_V_830_fu_10598_p4);
[2025-10-27 21:47:33,302]       |                                   ^
[2025-10-27 21:47:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14199:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,302] 14199 | assign sext_ln186_364_fu_11088_p1 = $signed(select_ln90_206_fu_11080_p3);
[2025-10-27 21:47:33,302]       |                                   ^
[2025-10-27 21:47:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14201:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,302] 14201 | assign sext_ln186_365_fu_11092_p1 = $signed(local_temp_V_831_fu_10608_p4);
[2025-10-27 21:47:33,302]       |                                   ^
[2025-10-27 21:47:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14203:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,302] 14203 | assign sext_ln186_366_fu_11110_p1 = $signed(select_ln90_207_fu_11102_p3);
[2025-10-27 21:47:33,302]       |                                   ^
[2025-10-27 21:47:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14205:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,302] 14205 | assign sext_ln186_367_fu_11114_p1 = $signed(local_temp_V_832_fu_10618_p4);
[2025-10-27 21:47:33,302]       |                                   ^
[2025-10-27 21:47:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14207:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,302] 14207 | assign sext_ln186_368_fu_11132_p1 = $signed(select_ln90_208_fu_11124_p3);
[2025-10-27 21:47:33,302]       |                                   ^
[2025-10-27 21:47:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14209:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,302] 14209 | assign sext_ln186_369_fu_11136_p1 = $signed(local_temp_V_833_fu_10628_p4);
[2025-10-27 21:47:33,302]       |                                   ^
[2025-10-27 21:47:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14211:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,302] 14211 | assign sext_ln186_36_fu_4676_p1 = $signed(local_temp_V_661_fu_3536_p4);
[2025-10-27 21:47:33,302]       |                                 ^
[2025-10-27 21:47:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14213:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,302] 14213 | assign sext_ln186_370_fu_11154_p1 = $signed(select_ln90_209_fu_11146_p3);
[2025-10-27 21:47:33,302]       |                                   ^
[2025-10-27 21:47:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14215:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,302] 14215 | assign sext_ln186_371_fu_11158_p1 = $signed(local_temp_V_834_fu_10638_p4);
[2025-10-27 21:47:33,302]       |                                   ^
[2025-10-27 21:47:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14217:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,302] 14217 | assign sext_ln186_372_fu_11176_p1 = $signed(select_ln90_210_fu_11168_p3);
[2025-10-27 21:47:33,302]       |                                   ^
[2025-10-27 21:47:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14219:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,302] 14219 | assign sext_ln186_373_fu_11180_p1 = $signed(local_temp_V_835_fu_10648_p4);
[2025-10-27 21:47:33,302]       |                                   ^
[2025-10-27 21:47:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14221:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,302] 14221 | assign sext_ln186_374_fu_11198_p1 = $signed(select_ln90_211_fu_11190_p3);
[2025-10-27 21:47:33,302]       |                                   ^
[2025-10-27 21:47:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14223:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,302]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,302] 14223 | assign sext_ln186_375_fu_11202_p1 = $signed(local_temp_V_836_fu_10658_p4);
[2025-10-27 21:47:33,302]       |                                   ^
[2025-10-27 21:47:33,302] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14225:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,303] 14225 | assign sext_ln186_376_fu_11220_p1 = $signed(select_ln90_212_fu_11212_p3);
[2025-10-27 21:47:33,303]       |                                   ^
[2025-10-27 21:47:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14227:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,303] 14227 | assign sext_ln186_377_fu_11224_p1 = $signed(local_temp_V_837_fu_10668_p4);
[2025-10-27 21:47:33,303]       |                                   ^
[2025-10-27 21:47:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14229:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,303] 14229 | assign sext_ln186_378_fu_11242_p1 = $signed(select_ln90_213_fu_11234_p3);
[2025-10-27 21:47:33,303]       |                                   ^
[2025-10-27 21:47:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14231:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,303] 14231 | assign sext_ln186_379_fu_11246_p1 = $signed(local_temp_V_838_fu_10678_p4);
[2025-10-27 21:47:33,303]       |                                   ^
[2025-10-27 21:47:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14233:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,303] 14233 | assign sext_ln186_37_fu_4694_p1 = $signed(local_temp_V_662_fu_3546_p4);
[2025-10-27 21:47:33,303]       |                                 ^
[2025-10-27 21:47:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14235:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,303] 14235 | assign sext_ln186_380_fu_11264_p1 = $signed(select_ln90_214_fu_11256_p3);
[2025-10-27 21:47:33,303]       |                                   ^
[2025-10-27 21:47:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14237:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,303] 14237 | assign sext_ln186_381_fu_11268_p1 = $signed(local_temp_V_839_fu_10688_p4);
[2025-10-27 21:47:33,303]       |                                   ^
[2025-10-27 21:47:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14239:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,303] 14239 | assign sext_ln186_382_fu_11286_p1 = $signed(select_ln90_215_fu_11278_p3);
[2025-10-27 21:47:33,303]       |                                   ^
[2025-10-27 21:47:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14241:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,303] 14241 | assign sext_ln186_383_fu_11290_p1 = $signed(local_temp_V_840_fu_10698_p4);
[2025-10-27 21:47:33,303]       |                                   ^
[2025-10-27 21:47:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14243:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,303] 14243 | assign sext_ln186_384_fu_11308_p1 = $signed(select_ln90_216_fu_11300_p3);
[2025-10-27 21:47:33,303]       |                                   ^
[2025-10-27 21:47:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14245:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,303] 14245 | assign sext_ln186_385_fu_11312_p1 = $signed(local_temp_V_841_fu_10708_p4);
[2025-10-27 21:47:33,303]       |                                   ^
[2025-10-27 21:47:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14247:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,303] 14247 | assign sext_ln186_386_fu_11330_p1 = $signed(select_ln90_217_fu_11322_p3);
[2025-10-27 21:47:33,303]       |                                   ^
[2025-10-27 21:47:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14249:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,303] 14249 | assign sext_ln186_387_fu_11334_p1 = $signed(local_temp_V_842_fu_10718_p4);
[2025-10-27 21:47:33,303]       |                                   ^
[2025-10-27 21:47:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14251:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,303] 14251 | assign sext_ln186_388_fu_11352_p1 = $signed(select_ln90_218_fu_11344_p3);
[2025-10-27 21:47:33,303]       |                                   ^
[2025-10-27 21:47:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14253:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,303] 14253 | assign sext_ln186_389_fu_11356_p1 = $signed(local_temp_V_843_fu_10728_p4);
[2025-10-27 21:47:33,303]       |                                   ^
[2025-10-27 21:47:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14255:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,303] 14255 | assign sext_ln186_38_fu_4724_p1 = $signed(local_temp_V_663_fu_3556_p4);
[2025-10-27 21:47:33,303]       |                                 ^
[2025-10-27 21:47:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14257:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,303] 14257 | assign sext_ln186_390_fu_11374_p1 = $signed(select_ln90_219_fu_11366_p3);
[2025-10-27 21:47:33,303]       |                                   ^
[2025-10-27 21:47:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14259:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,303] 14259 | assign sext_ln186_391_fu_11378_p1 = $signed(local_temp_V_844_fu_10738_p4);
[2025-10-27 21:47:33,303]       |                                   ^
[2025-10-27 21:47:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14261:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,303] 14261 | assign sext_ln186_392_fu_11396_p1 = $signed(select_ln90_220_fu_11388_p3);
[2025-10-27 21:47:33,303]       |                                   ^
[2025-10-27 21:47:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14263:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,303] 14263 | assign sext_ln186_393_fu_11400_p1 = $signed(local_temp_V_845_fu_10748_p4);
[2025-10-27 21:47:33,303]       |                                   ^
[2025-10-27 21:47:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14265:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,303] 14265 | assign sext_ln186_394_fu_11418_p1 = $signed(select_ln90_221_fu_11410_p3);
[2025-10-27 21:47:33,303]       |                                   ^
[2025-10-27 21:47:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14267:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,303] 14267 | assign sext_ln186_395_fu_11422_p1 = $signed(local_temp_V_846_fu_10758_p4);
[2025-10-27 21:47:33,303]       |                                   ^
[2025-10-27 21:47:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14269:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,303] 14269 | assign sext_ln186_396_fu_11440_p1 = $signed(select_ln90_222_fu_11432_p3);
[2025-10-27 21:47:33,303]       |                                   ^
[2025-10-27 21:47:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14271:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,303] 14271 | assign sext_ln186_397_fu_11444_p1 = $signed(local_temp_V_847_fu_10768_p4);
[2025-10-27 21:47:33,303]       |                                   ^
[2025-10-27 21:47:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14273:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,303] 14273 | assign sext_ln186_398_fu_11462_p1 = $signed(select_ln90_223_fu_11454_p3);
[2025-10-27 21:47:33,303]       |                                   ^
[2025-10-27 21:47:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14275:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,303] 14275 | assign sext_ln186_399_fu_11466_p1 = $signed(local_temp_V_848_fu_10778_p4);
[2025-10-27 21:47:33,303]       |                                   ^
[2025-10-27 21:47:33,303] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14277:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,303]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,303] 14277 | assign sext_ln186_39_fu_5290_p1 = $signed(local_temp_V_664_fu_4890_p4);
[2025-10-27 21:47:33,303]       |                                 ^
[2025-10-27 21:47:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14279:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,304] 14279 | assign sext_ln186_3_fu_3686_p1 = $signed(local_temp_V_628_fu_3206_p4);
[2025-10-27 21:47:33,304]       |                                ^
[2025-10-27 21:47:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14281:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,304] 14281 | assign sext_ln186_400_fu_11484_p1 = $signed(select_ln90_224_fu_11476_p3);
[2025-10-27 21:47:33,304]       |                                   ^
[2025-10-27 21:47:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14283:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,304] 14283 | assign sext_ln186_401_fu_11488_p1 = $signed(local_temp_V_849_fu_10788_p4);
[2025-10-27 21:47:33,304]       |                                   ^
[2025-10-27 21:47:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14285:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,304] 14285 | assign sext_ln186_402_fu_11506_p1 = $signed(select_ln90_225_fu_11498_p3);
[2025-10-27 21:47:33,304]       |                                   ^
[2025-10-27 21:47:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14287:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,304] 14287 | assign sext_ln186_403_fu_11510_p1 = $signed(local_temp_V_850_fu_10798_p4);
[2025-10-27 21:47:33,304]       |                                   ^
[2025-10-27 21:47:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14289:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,304] 14289 | assign sext_ln186_404_fu_11528_p1 = $signed(select_ln90_226_fu_11520_p3);
[2025-10-27 21:47:33,304]       |                                   ^
[2025-10-27 21:47:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14291:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,304] 14291 | assign sext_ln186_405_fu_11532_p1 = $signed(local_temp_V_851_fu_10808_p4);
[2025-10-27 21:47:33,304]       |                                   ^
[2025-10-27 21:47:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14293:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,304] 14293 | assign sext_ln186_406_fu_11550_p1 = $signed(select_ln90_227_fu_11542_p3);
[2025-10-27 21:47:33,304]       |                                   ^
[2025-10-27 21:47:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14295:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,304] 14295 | assign sext_ln186_407_fu_11554_p1 = $signed(local_temp_V_852_fu_10818_p4);
[2025-10-27 21:47:33,304]       |                                   ^
[2025-10-27 21:47:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14297:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,304] 14297 | assign sext_ln186_408_fu_11572_p1 = $signed(select_ln90_228_fu_11564_p3);
[2025-10-27 21:47:33,304]       |                                   ^
[2025-10-27 21:47:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14299:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,304] 14299 | assign sext_ln186_409_fu_11576_p1 = $signed(local_temp_V_853_fu_10828_p4);
[2025-10-27 21:47:33,304]       |                                   ^
[2025-10-27 21:47:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14301:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,304] 14301 | assign sext_ln186_40_fu_5308_p1 = $signed(select_ln90_40_fu_5300_p3);
[2025-10-27 21:47:33,304]       |                                 ^
[2025-10-27 21:47:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14303:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,304] 14303 | assign sext_ln186_410_fu_11594_p1 = $signed(select_ln90_229_fu_11586_p3);
[2025-10-27 21:47:33,304]       |                                   ^
[2025-10-27 21:47:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14305:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,304] 14305 | assign sext_ln186_411_fu_11598_p1 = $signed(local_temp_V_854_fu_10838_p4);
[2025-10-27 21:47:33,304]       |                                   ^
[2025-10-27 21:47:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14307:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,304] 14307 | assign sext_ln186_412_fu_11616_p1 = $signed(select_ln90_230_fu_11608_p3);
[2025-10-27 21:47:33,304]       |                                   ^
[2025-10-27 21:47:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14309:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,304] 14309 | assign sext_ln186_413_fu_11620_p1 = $signed(local_temp_V_855_fu_10848_p4);
[2025-10-27 21:47:33,304]       |                                   ^
[2025-10-27 21:47:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14311:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,304] 14311 | assign sext_ln186_414_fu_11638_p1 = $signed(select_ln90_231_fu_11630_p3);
[2025-10-27 21:47:33,304]       |                                   ^
[2025-10-27 21:47:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14313:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,304] 14313 | assign sext_ln186_415_fu_11642_p1 = $signed(local_temp_V_856_fu_10858_p4);
[2025-10-27 21:47:33,304]       |                                   ^
[2025-10-27 21:47:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14315:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,304] 14315 | assign sext_ln186_416_fu_11660_p1 = $signed(select_ln90_232_fu_11652_p3);
[2025-10-27 21:47:33,304]       |                                   ^
[2025-10-27 21:47:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14317:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,304] 14317 | assign sext_ln186_417_fu_11664_p1 = $signed(local_temp_V_857_fu_10868_p4);
[2025-10-27 21:47:33,304]       |                                   ^
[2025-10-27 21:47:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14319:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,304] 14319 | assign sext_ln186_418_fu_11682_p1 = $signed(select_ln90_233_fu_11674_p3);
[2025-10-27 21:47:33,304]       |                                   ^
[2025-10-27 21:47:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14321:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,304] 14321 | assign sext_ln186_419_fu_11686_p1 = $signed(local_temp_V_858_fu_10878_p4);
[2025-10-27 21:47:33,304]       |                                   ^
[2025-10-27 21:47:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14323:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,304] 14323 | assign sext_ln186_41_fu_5312_p1 = $signed(local_temp_V_665_fu_4900_p4);
[2025-10-27 21:47:33,304]       |                                 ^
[2025-10-27 21:47:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14325:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,304] 14325 | assign sext_ln186_420_fu_11704_p1 = $signed(select_ln90_234_fu_11696_p3);
[2025-10-27 21:47:33,304]       |                                   ^
[2025-10-27 21:47:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14327:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,304] 14327 | assign sext_ln186_421_fu_11708_p1 = $signed(local_temp_V_859_fu_10888_p4);
[2025-10-27 21:47:33,304]       |                                   ^
[2025-10-27 21:47:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14329:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,304] 14329 | assign sext_ln186_422_fu_11726_p1 = $signed(select_ln90_235_fu_11718_p3);
[2025-10-27 21:47:33,304]       |                                   ^
[2025-10-27 21:47:33,304] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14331:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,304]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,304] 14331 | assign sext_ln186_423_fu_11730_p1 = $signed(local_temp_V_860_fu_10898_p4);
[2025-10-27 21:47:33,304]       |                                   ^
[2025-10-27 21:47:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14333:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,305] 14333 | assign sext_ln186_424_fu_11748_p1 = $signed(select_ln90_236_fu_11740_p3);
[2025-10-27 21:47:33,305]       |                                   ^
[2025-10-27 21:47:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14335:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,305] 14335 | assign sext_ln186_425_fu_11752_p1 = $signed(local_temp_V_861_fu_10908_p4);
[2025-10-27 21:47:33,305]       |                                   ^
[2025-10-27 21:47:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14337:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,305] 14337 | assign sext_ln186_426_fu_11762_p1 = $signed(local_temp_V_862_fu_10918_p4);
[2025-10-27 21:47:33,305]       |                                   ^
[2025-10-27 21:47:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14339:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,305] 14339 | assign sext_ln186_427_fu_11780_p1 = $signed(select_ln90_238_fu_11772_p3);
[2025-10-27 21:47:33,305]       |                                   ^
[2025-10-27 21:47:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14341:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,305] 14341 | assign sext_ln186_428_fu_11784_p1 = $signed(local_temp_V_863_fu_10928_p4);
[2025-10-27 21:47:33,305]       |                                   ^
[2025-10-27 21:47:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14343:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,305] 14343 | assign sext_ln186_429_fu_12350_p1 = $signed(local_temp_V_864_fu_11950_p4);
[2025-10-27 21:47:33,305]       |                                   ^
[2025-10-27 21:47:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14345:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,305] 14345 | assign sext_ln186_42_fu_5330_p1 = $signed(select_ln90_41_fu_5322_p3);
[2025-10-27 21:47:33,305]       |                                 ^
[2025-10-27 21:47:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14347:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,305] 14347 | assign sext_ln186_430_fu_12368_p1 = $signed(select_ln90_240_fu_12360_p3);
[2025-10-27 21:47:33,305]       |                                   ^
[2025-10-27 21:47:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14349:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,305] 14349 | assign sext_ln186_431_fu_12372_p1 = $signed(local_temp_V_865_fu_11960_p4);
[2025-10-27 21:47:33,305]       |                                   ^
[2025-10-27 21:47:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14351:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,305] 14351 | assign sext_ln186_432_fu_12390_p1 = $signed(select_ln90_241_fu_12382_p3);
[2025-10-27 21:47:33,305]       |                                   ^
[2025-10-27 21:47:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14353:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,305] 14353 | assign sext_ln186_433_fu_12394_p1 = $signed(local_temp_V_866_fu_11970_p4);
[2025-10-27 21:47:33,305]       |                                   ^
[2025-10-27 21:47:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14355:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,305] 14355 | assign sext_ln186_434_fu_12412_p1 = $signed(select_ln90_242_fu_12404_p3);
[2025-10-27 21:47:33,305]       |                                   ^
[2025-10-27 21:47:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14357:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,305] 14357 | assign sext_ln186_435_fu_12416_p1 = $signed(local_temp_V_867_fu_11980_p4);
[2025-10-27 21:47:33,305]       |                                   ^
[2025-10-27 21:47:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14359:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,305] 14359 | assign sext_ln186_436_fu_12434_p1 = $signed(select_ln90_243_fu_12426_p3);
[2025-10-27 21:47:33,305]       |                                   ^
[2025-10-27 21:47:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14361:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,305] 14361 | assign sext_ln186_437_fu_12438_p1 = $signed(local_temp_V_868_fu_11990_p4);
[2025-10-27 21:47:33,305]       |                                   ^
[2025-10-27 21:47:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14363:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,305] 14363 | assign sext_ln186_438_fu_12456_p1 = $signed(select_ln90_244_fu_12448_p3);
[2025-10-27 21:47:33,305]       |                                   ^
[2025-10-27 21:47:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14365:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,305] 14365 | assign sext_ln186_439_fu_12460_p1 = $signed(local_temp_V_869_fu_12000_p4);
[2025-10-27 21:47:33,305]       |                                   ^
[2025-10-27 21:47:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14367:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,305] 14367 | assign sext_ln186_43_fu_5334_p1 = $signed(local_temp_V_666_fu_4910_p4);
[2025-10-27 21:47:33,305]       |                                 ^
[2025-10-27 21:47:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14369:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,305] 14369 | assign sext_ln186_440_fu_12478_p1 = $signed(select_ln90_245_fu_12470_p3);
[2025-10-27 21:47:33,305]       |                                   ^
[2025-10-27 21:47:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14371:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,305] 14371 | assign sext_ln186_441_fu_12482_p1 = $signed(local_temp_V_870_fu_12010_p4);
[2025-10-27 21:47:33,305]       |                                   ^
[2025-10-27 21:47:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14373:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,305] 14373 | assign sext_ln186_442_fu_12500_p1 = $signed(select_ln90_246_fu_12492_p3);
[2025-10-27 21:47:33,305]       |                                   ^
[2025-10-27 21:47:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14375:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,305] 14375 | assign sext_ln186_443_fu_12504_p1 = $signed(local_temp_V_871_fu_12020_p4);
[2025-10-27 21:47:33,305]       |                                   ^
[2025-10-27 21:47:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14377:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,305] 14377 | assign sext_ln186_444_fu_12522_p1 = $signed(select_ln90_247_fu_12514_p3);
[2025-10-27 21:47:33,305]       |                                   ^
[2025-10-27 21:47:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14379:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,305] 14379 | assign sext_ln186_445_fu_12526_p1 = $signed(local_temp_V_872_fu_12030_p4);
[2025-10-27 21:47:33,305]       |                                   ^
[2025-10-27 21:47:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14381:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,305] 14381 | assign sext_ln186_446_fu_12544_p1 = $signed(select_ln90_248_fu_12536_p3);
[2025-10-27 21:47:33,305]       |                                   ^
[2025-10-27 21:47:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14383:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,305] 14383 | assign sext_ln186_447_fu_12548_p1 = $signed(local_temp_V_873_fu_12040_p4);
[2025-10-27 21:47:33,305]       |                                   ^
[2025-10-27 21:47:33,305] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14385:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,305]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,306] 14385 | assign sext_ln186_448_fu_12566_p1 = $signed(select_ln90_249_fu_12558_p3);
[2025-10-27 21:47:33,306]       |                                   ^
[2025-10-27 21:47:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14387:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,306] 14387 | assign sext_ln186_449_fu_12570_p1 = $signed(local_temp_V_874_fu_12050_p4);
[2025-10-27 21:47:33,306]       |                                   ^
[2025-10-27 21:47:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14389:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,306] 14389 | assign sext_ln186_44_fu_5352_p1 = $signed(select_ln90_42_fu_5344_p3);
[2025-10-27 21:47:33,306]       |                                 ^
[2025-10-27 21:47:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14391:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,306] 14391 | assign sext_ln186_450_fu_12588_p1 = $signed(select_ln90_250_fu_12580_p3);
[2025-10-27 21:47:33,306]       |                                   ^
[2025-10-27 21:47:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14393:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,306] 14393 | assign sext_ln186_451_fu_12592_p1 = $signed(local_temp_V_875_fu_12060_p4);
[2025-10-27 21:47:33,306]       |                                   ^
[2025-10-27 21:47:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14395:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,306] 14395 | assign sext_ln186_452_fu_12610_p1 = $signed(select_ln90_251_fu_12602_p3);
[2025-10-27 21:47:33,306]       |                                   ^
[2025-10-27 21:47:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14397:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,306] 14397 | assign sext_ln186_453_fu_12614_p1 = $signed(local_temp_V_876_fu_12070_p4);
[2025-10-27 21:47:33,306]       |                                   ^
[2025-10-27 21:47:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14399:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,306] 14399 | assign sext_ln186_454_fu_12632_p1 = $signed(select_ln90_252_fu_12624_p3);
[2025-10-27 21:47:33,306]       |                                   ^
[2025-10-27 21:47:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14401:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,306] 14401 | assign sext_ln186_455_fu_12636_p1 = $signed(local_temp_V_877_fu_12080_p4);
[2025-10-27 21:47:33,306]       |                                   ^
[2025-10-27 21:47:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14403:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,306] 14403 | assign sext_ln186_456_fu_12654_p1 = $signed(select_ln90_253_fu_12646_p3);
[2025-10-27 21:47:33,306]       |                                   ^
[2025-10-27 21:47:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14405:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,306] 14405 | assign sext_ln186_457_fu_12658_p1 = $signed(local_temp_V_878_fu_12090_p4);
[2025-10-27 21:47:33,306]       |                                   ^
[2025-10-27 21:47:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14407:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,306] 14407 | assign sext_ln186_458_fu_12676_p1 = $signed(select_ln90_254_fu_12668_p3);
[2025-10-27 21:47:33,306]       |                                   ^
[2025-10-27 21:47:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14409:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,306] 14409 | assign sext_ln186_459_fu_12680_p1 = $signed(local_temp_V_879_fu_12100_p4);
[2025-10-27 21:47:33,306]       |                                   ^
[2025-10-27 21:47:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14411:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,306] 14411 | assign sext_ln186_45_fu_5356_p1 = $signed(local_temp_V_667_fu_4920_p4);
[2025-10-27 21:47:33,306]       |                                 ^
[2025-10-27 21:47:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14413:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,306] 14413 | assign sext_ln186_460_fu_12698_p1 = $signed(select_ln90_255_fu_12690_p3);
[2025-10-27 21:47:33,306]       |                                   ^
[2025-10-27 21:47:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14415:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,306] 14415 | assign sext_ln186_461_fu_12702_p1 = $signed(local_temp_V_880_fu_12110_p4);
[2025-10-27 21:47:33,306]       |                                   ^
[2025-10-27 21:47:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14417:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,306] 14417 | assign sext_ln186_462_fu_12720_p1 = $signed(select_ln90_256_fu_12712_p3);
[2025-10-27 21:47:33,306]       |                                   ^
[2025-10-27 21:47:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14419:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,306] 14419 | assign sext_ln186_463_fu_12724_p1 = $signed(local_temp_V_881_fu_12120_p4);
[2025-10-27 21:47:33,306]       |                                   ^
[2025-10-27 21:47:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14421:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,306] 14421 | assign sext_ln186_464_fu_12742_p1 = $signed(select_ln90_257_fu_12734_p3);
[2025-10-27 21:47:33,306]       |                                   ^
[2025-10-27 21:47:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14423:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,306] 14423 | assign sext_ln186_465_fu_12746_p1 = $signed(local_temp_V_882_fu_12130_p4);
[2025-10-27 21:47:33,306]       |                                   ^
[2025-10-27 21:47:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14425:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,306] 14425 | assign sext_ln186_466_fu_12764_p1 = $signed(select_ln90_258_fu_12756_p3);
[2025-10-27 21:47:33,306]       |                                   ^
[2025-10-27 21:47:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14427:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,306] 14427 | assign sext_ln186_467_fu_12768_p1 = $signed(local_temp_V_883_fu_12140_p4);
[2025-10-27 21:47:33,306]       |                                   ^
[2025-10-27 21:47:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14429:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,306] 14429 | assign sext_ln186_468_fu_12786_p1 = $signed(select_ln90_259_fu_12778_p3);
[2025-10-27 21:47:33,306]       |                                   ^
[2025-10-27 21:47:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14431:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,306] 14431 | assign sext_ln186_469_fu_12790_p1 = $signed(local_temp_V_884_fu_12150_p4);
[2025-10-27 21:47:33,306]       |                                   ^
[2025-10-27 21:47:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14433:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,306] 14433 | assign sext_ln186_46_fu_5374_p1 = $signed(select_ln90_43_fu_5366_p3);
[2025-10-27 21:47:33,306]       |                                 ^
[2025-10-27 21:47:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14435:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,306] 14435 | assign sext_ln186_470_fu_12808_p1 = $signed(select_ln90_260_fu_12800_p3);
[2025-10-27 21:47:33,306]       |                                   ^
[2025-10-27 21:47:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14437:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,306] 14437 | assign sext_ln186_471_fu_12812_p1 = $signed(local_temp_V_885_fu_12160_p4);
[2025-10-27 21:47:33,306]       |                                   ^
[2025-10-27 21:47:33,306] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14439:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,306]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,307] 14439 | assign sext_ln186_472_fu_12830_p1 = $signed(select_ln90_261_fu_12822_p3);
[2025-10-27 21:47:33,307]       |                                   ^
[2025-10-27 21:47:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14441:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,307] 14441 | assign sext_ln186_473_fu_12834_p1 = $signed(local_temp_V_886_fu_12170_p4);
[2025-10-27 21:47:33,307]       |                                   ^
[2025-10-27 21:47:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14443:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,307] 14443 | assign sext_ln186_474_fu_12852_p1 = $signed(select_ln90_262_fu_12844_p3);
[2025-10-27 21:47:33,307]       |                                   ^
[2025-10-27 21:47:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14445:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,307] 14445 | assign sext_ln186_475_fu_12856_p1 = $signed(local_temp_V_887_fu_12180_p4);
[2025-10-27 21:47:33,307]       |                                   ^
[2025-10-27 21:47:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14447:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,307] 14447 | assign sext_ln186_476_fu_12874_p1 = $signed(select_ln90_263_fu_12866_p3);
[2025-10-27 21:47:33,307]       |                                   ^
[2025-10-27 21:47:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14449:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,307] 14449 | assign sext_ln186_477_fu_12878_p1 = $signed(local_temp_V_888_fu_12190_p4);
[2025-10-27 21:47:33,307]       |                                   ^
[2025-10-27 21:47:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14451:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,307] 14451 | assign sext_ln186_478_fu_12896_p1 = $signed(select_ln90_264_fu_12888_p3);
[2025-10-27 21:47:33,307]       |                                   ^
[2025-10-27 21:47:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14453:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,307] 14453 | assign sext_ln186_479_fu_12900_p1 = $signed(local_temp_V_889_fu_12200_p4);
[2025-10-27 21:47:33,307]       |                                   ^
[2025-10-27 21:47:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14455:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,307] 14455 | assign sext_ln186_47_fu_5378_p1 = $signed(local_temp_V_668_fu_4930_p4);
[2025-10-27 21:47:33,307]       |                                 ^
[2025-10-27 21:47:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14457:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,307] 14457 | assign sext_ln186_480_fu_12918_p1 = $signed(select_ln90_265_fu_12910_p3);
[2025-10-27 21:47:33,307]       |                                   ^
[2025-10-27 21:47:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14459:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,307] 14459 | assign sext_ln186_481_fu_12922_p1 = $signed(local_temp_V_890_fu_12210_p4);
[2025-10-27 21:47:33,307]       |                                   ^
[2025-10-27 21:47:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14461:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,307] 14461 | assign sext_ln186_482_fu_12940_p1 = $signed(select_ln90_266_fu_12932_p3);
[2025-10-27 21:47:33,307]       |                                   ^
[2025-10-27 21:47:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14463:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,307] 14463 | assign sext_ln186_483_fu_12944_p1 = $signed(local_temp_V_891_fu_12220_p4);
[2025-10-27 21:47:33,307]       |                                   ^
[2025-10-27 21:47:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14465:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,307] 14465 | assign sext_ln186_484_fu_12962_p1 = $signed(select_ln90_267_fu_12954_p3);
[2025-10-27 21:47:33,307]       |                                   ^
[2025-10-27 21:47:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14467:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,307] 14467 | assign sext_ln186_485_fu_12966_p1 = $signed(local_temp_V_892_fu_12230_p4);
[2025-10-27 21:47:33,307]       |                                   ^
[2025-10-27 21:47:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14469:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,307] 14469 | assign sext_ln186_486_fu_12984_p1 = $signed(select_ln90_268_fu_12976_p3);
[2025-10-27 21:47:33,307]       |                                   ^
[2025-10-27 21:47:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14471:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,307] 14471 | assign sext_ln186_487_fu_12988_p1 = $signed(local_temp_V_893_fu_12240_p4);
[2025-10-27 21:47:33,307]       |                                   ^
[2025-10-27 21:47:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14473:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,307] 14473 | assign sext_ln186_488_fu_13006_p1 = $signed(select_ln90_269_fu_12998_p3);
[2025-10-27 21:47:33,307]       |                                   ^
[2025-10-27 21:47:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14475:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,307] 14475 | assign sext_ln186_489_fu_13010_p1 = $signed(local_temp_V_894_fu_12250_p4);
[2025-10-27 21:47:33,307]       |                                   ^
[2025-10-27 21:47:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14477:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,307] 14477 | assign sext_ln186_48_fu_5396_p1 = $signed(select_ln90_44_fu_5388_p3);
[2025-10-27 21:47:33,307]       |                                 ^
[2025-10-27 21:47:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14479:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,307] 14479 | assign sext_ln186_490_fu_13028_p1 = $signed(select_ln90_270_fu_13020_p3);
[2025-10-27 21:47:33,307]       |                                   ^
[2025-10-27 21:47:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14481:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,307] 14481 | assign sext_ln186_491_fu_13032_p1 = $signed(local_temp_V_895_fu_12260_p4);
[2025-10-27 21:47:33,307]       |                                   ^
[2025-10-27 21:47:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14483:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,307] 14483 | assign sext_ln186_492_fu_13050_p1 = $signed(select_ln90_271_fu_13042_p3);
[2025-10-27 21:47:33,307]       |                                   ^
[2025-10-27 21:47:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14485:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,307] 14485 | assign sext_ln186_493_fu_13054_p1 = $signed(local_temp_V_896_fu_12270_p4);
[2025-10-27 21:47:33,307]       |                                   ^
[2025-10-27 21:47:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14487:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,307] 14487 | assign sext_ln186_494_fu_13072_p1 = $signed(select_ln90_272_fu_13064_p3);
[2025-10-27 21:47:33,307]       |                                   ^
[2025-10-27 21:47:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14489:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,307] 14489 | assign sext_ln186_495_fu_13076_p1 = $signed(local_temp_V_897_fu_12280_p4);
[2025-10-27 21:47:33,307]       |                                   ^
[2025-10-27 21:47:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14491:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,307]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,307] 14491 | assign sext_ln186_496_fu_13094_p1 = $signed(select_ln90_273_fu_13086_p3);
[2025-10-27 21:47:33,307]       |                                   ^
[2025-10-27 21:47:33,307] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14493:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,308] 14493 | assign sext_ln186_497_fu_13098_p1 = $signed(local_temp_V_898_fu_12290_p4);
[2025-10-27 21:47:33,308]       |                                   ^
[2025-10-27 21:47:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14495:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,308] 14495 | assign sext_ln186_498_fu_13116_p1 = $signed(select_ln90_274_fu_13108_p3);
[2025-10-27 21:47:33,308]       |                                   ^
[2025-10-27 21:47:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14497:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,308] 14497 | assign sext_ln186_499_fu_13120_p1 = $signed(local_temp_V_899_fu_12300_p4);
[2025-10-27 21:47:33,308]       |                                   ^
[2025-10-27 21:47:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14499:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,308] 14499 | assign sext_ln186_49_fu_5400_p1 = $signed(local_temp_V_669_fu_4940_p4);
[2025-10-27 21:47:33,308]       |                                 ^
[2025-10-27 21:47:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14501:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,308] 14501 | assign sext_ln186_4_fu_3716_p1 = $signed(local_temp_V_629_fu_3216_p4);
[2025-10-27 21:47:33,308]       |                                ^
[2025-10-27 21:47:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14503:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,308] 14503 | assign sext_ln186_500_fu_13138_p1 = $signed(select_ln90_275_fu_13130_p3);
[2025-10-27 21:47:33,308]       |                                   ^
[2025-10-27 21:47:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14505:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,308] 14505 | assign sext_ln186_501_fu_13142_p1 = $signed(local_temp_V_900_fu_12310_p4);
[2025-10-27 21:47:33,308]       |                                   ^
[2025-10-27 21:47:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14507:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,308] 14507 | assign sext_ln186_502_fu_13160_p1 = $signed(select_ln90_276_fu_13152_p3);
[2025-10-27 21:47:33,308]       |                                   ^
[2025-10-27 21:47:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14509:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,308] 14509 | assign sext_ln186_503_fu_13164_p1 = $signed(local_temp_V_901_fu_12320_p4);
[2025-10-27 21:47:33,308]       |                                   ^
[2025-10-27 21:47:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14511:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,308] 14511 | assign sext_ln186_504_fu_13174_p1 = $signed(local_temp_V_902_fu_12330_p4);
[2025-10-27 21:47:33,308]       |                                   ^
[2025-10-27 21:47:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14513:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,308] 14513 | assign sext_ln186_505_fu_13192_p1 = $signed(select_ln90_278_fu_13184_p3);
[2025-10-27 21:47:33,308]       |                                   ^
[2025-10-27 21:47:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14515:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,308] 14515 | assign sext_ln186_506_fu_13196_p1 = $signed(local_temp_V_903_fu_12340_p4);
[2025-10-27 21:47:33,308]       |                                   ^
[2025-10-27 21:47:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14517:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,308] 14517 | assign sext_ln186_507_fu_13762_p1 = $signed(local_temp_V_904_fu_13362_p4);
[2025-10-27 21:47:33,308]       |                                   ^
[2025-10-27 21:47:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14519:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,308] 14519 | assign sext_ln186_508_fu_13780_p1 = $signed(select_ln90_280_fu_13772_p3);
[2025-10-27 21:47:33,308]       |                                   ^
[2025-10-27 21:47:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14521:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,308] 14521 | assign sext_ln186_509_fu_13784_p1 = $signed(local_temp_V_905_fu_13372_p4);
[2025-10-27 21:47:33,308]       |                                   ^
[2025-10-27 21:47:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14523:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,308] 14523 | assign sext_ln186_50_fu_5418_p1 = $signed(select_ln90_45_fu_5410_p3);
[2025-10-27 21:47:33,308]       |                                 ^
[2025-10-27 21:47:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14525:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,308] 14525 | assign sext_ln186_510_fu_13802_p1 = $signed(select_ln90_281_fu_13794_p3);
[2025-10-27 21:47:33,308]       |                                   ^
[2025-10-27 21:47:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14527:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,308] 14527 | assign sext_ln186_511_fu_13806_p1 = $signed(local_temp_V_906_fu_13382_p4);
[2025-10-27 21:47:33,308]       |                                   ^
[2025-10-27 21:47:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14529:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,308] 14529 | assign sext_ln186_512_fu_13824_p1 = $signed(select_ln90_282_fu_13816_p3);
[2025-10-27 21:47:33,308]       |                                   ^
[2025-10-27 21:47:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14531:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,308] 14531 | assign sext_ln186_513_fu_13828_p1 = $signed(local_temp_V_907_fu_13392_p4);
[2025-10-27 21:47:33,308]       |                                   ^
[2025-10-27 21:47:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14533:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,308] 14533 | assign sext_ln186_514_fu_13846_p1 = $signed(select_ln90_283_fu_13838_p3);
[2025-10-27 21:47:33,308]       |                                   ^
[2025-10-27 21:47:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14535:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,308] 14535 | assign sext_ln186_515_fu_13850_p1 = $signed(local_temp_V_908_fu_13402_p4);
[2025-10-27 21:47:33,308]       |                                   ^
[2025-10-27 21:47:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14537:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,308] 14537 | assign sext_ln186_516_fu_13868_p1 = $signed(select_ln90_284_fu_13860_p3);
[2025-10-27 21:47:33,308]       |                                   ^
[2025-10-27 21:47:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14539:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,308] 14539 | assign sext_ln186_517_fu_13872_p1 = $signed(local_temp_V_909_fu_13412_p4);
[2025-10-27 21:47:33,308]       |                                   ^
[2025-10-27 21:47:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14541:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,308] 14541 | assign sext_ln186_518_fu_13890_p1 = $signed(select_ln90_285_fu_13882_p3);
[2025-10-27 21:47:33,308]       |                                   ^
[2025-10-27 21:47:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14543:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,308] 14543 | assign sext_ln186_519_fu_13894_p1 = $signed(local_temp_V_910_fu_13422_p4);
[2025-10-27 21:47:33,308]       |                                   ^
[2025-10-27 21:47:33,308] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14545:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,308]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,308] 14545 | assign sext_ln186_51_fu_5422_p1 = $signed(local_temp_V_670_fu_4950_p4);
[2025-10-27 21:47:33,308]       |                                 ^
[2025-10-27 21:47:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14547:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,309] 14547 | assign sext_ln186_520_fu_13912_p1 = $signed(select_ln90_286_fu_13904_p3);
[2025-10-27 21:47:33,309]       |                                   ^
[2025-10-27 21:47:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14549:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,309] 14549 | assign sext_ln186_521_fu_13916_p1 = $signed(local_temp_V_911_fu_13432_p4);
[2025-10-27 21:47:33,309]       |                                   ^
[2025-10-27 21:47:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14551:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,309] 14551 | assign sext_ln186_522_fu_13934_p1 = $signed(select_ln90_287_fu_13926_p3);
[2025-10-27 21:47:33,309]       |                                   ^
[2025-10-27 21:47:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14553:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,309] 14553 | assign sext_ln186_523_fu_13938_p1 = $signed(local_temp_V_912_fu_13442_p4);
[2025-10-27 21:47:33,309]       |                                   ^
[2025-10-27 21:47:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14555:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,309] 14555 | assign sext_ln186_524_fu_13956_p1 = $signed(select_ln90_288_fu_13948_p3);
[2025-10-27 21:47:33,309]       |                                   ^
[2025-10-27 21:47:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14557:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,309] 14557 | assign sext_ln186_525_fu_13960_p1 = $signed(local_temp_V_913_fu_13452_p4);
[2025-10-27 21:47:33,309]       |                                   ^
[2025-10-27 21:47:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14559:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,309] 14559 | assign sext_ln186_526_fu_13978_p1 = $signed(select_ln90_289_fu_13970_p3);
[2025-10-27 21:47:33,309]       |                                   ^
[2025-10-27 21:47:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14561:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,309] 14561 | assign sext_ln186_527_fu_13982_p1 = $signed(local_temp_V_914_fu_13462_p4);
[2025-10-27 21:47:33,309]       |                                   ^
[2025-10-27 21:47:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14563:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,309] 14563 | assign sext_ln186_528_fu_14000_p1 = $signed(select_ln90_290_fu_13992_p3);
[2025-10-27 21:47:33,309]       |                                   ^
[2025-10-27 21:47:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14565:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,309] 14565 | assign sext_ln186_529_fu_14004_p1 = $signed(local_temp_V_915_fu_13472_p4);
[2025-10-27 21:47:33,309]       |                                   ^
[2025-10-27 21:47:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14567:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,309] 14567 | assign sext_ln186_52_fu_5440_p1 = $signed(select_ln90_46_fu_5432_p3);
[2025-10-27 21:47:33,309]       |                                 ^
[2025-10-27 21:47:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14569:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,309] 14569 | assign sext_ln186_530_fu_14022_p1 = $signed(select_ln90_291_fu_14014_p3);
[2025-10-27 21:47:33,309]       |                                   ^
[2025-10-27 21:47:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14571:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,309] 14571 | assign sext_ln186_531_fu_14026_p1 = $signed(local_temp_V_916_fu_13482_p4);
[2025-10-27 21:47:33,309]       |                                   ^
[2025-10-27 21:47:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14573:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,309] 14573 | assign sext_ln186_532_fu_14044_p1 = $signed(select_ln90_292_fu_14036_p3);
[2025-10-27 21:47:33,309]       |                                   ^
[2025-10-27 21:47:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14575:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,309] 14575 | assign sext_ln186_533_fu_14048_p1 = $signed(local_temp_V_917_fu_13492_p4);
[2025-10-27 21:47:33,309]       |                                   ^
[2025-10-27 21:47:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14577:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,309] 14577 | assign sext_ln186_534_fu_14066_p1 = $signed(select_ln90_293_fu_14058_p3);
[2025-10-27 21:47:33,309]       |                                   ^
[2025-10-27 21:47:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14579:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,309] 14579 | assign sext_ln186_535_fu_14070_p1 = $signed(local_temp_V_918_fu_13502_p4);
[2025-10-27 21:47:33,309]       |                                   ^
[2025-10-27 21:47:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14581:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,309] 14581 | assign sext_ln186_536_fu_14088_p1 = $signed(select_ln90_294_fu_14080_p3);
[2025-10-27 21:47:33,309]       |                                   ^
[2025-10-27 21:47:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14583:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,309] 14583 | assign sext_ln186_537_fu_14092_p1 = $signed(local_temp_V_919_fu_13512_p4);
[2025-10-27 21:47:33,309]       |                                   ^
[2025-10-27 21:47:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14585:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,309] 14585 | assign sext_ln186_538_fu_14110_p1 = $signed(select_ln90_295_fu_14102_p3);
[2025-10-27 21:47:33,309]       |                                   ^
[2025-10-27 21:47:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14587:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,309] 14587 | assign sext_ln186_539_fu_14114_p1 = $signed(local_temp_V_920_fu_13522_p4);
[2025-10-27 21:47:33,309]       |                                   ^
[2025-10-27 21:47:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14589:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,309] 14589 | assign sext_ln186_53_fu_5444_p1 = $signed(local_temp_V_671_fu_4960_p4);
[2025-10-27 21:47:33,309]       |                                 ^
[2025-10-27 21:47:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14591:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,309] 14591 | assign sext_ln186_540_fu_14132_p1 = $signed(select_ln90_296_fu_14124_p3);
[2025-10-27 21:47:33,309]       |                                   ^
[2025-10-27 21:47:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14593:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,309] 14593 | assign sext_ln186_541_fu_14136_p1 = $signed(local_temp_V_921_fu_13532_p4);
[2025-10-27 21:47:33,309]       |                                   ^
[2025-10-27 21:47:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14595:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,309] 14595 | assign sext_ln186_542_fu_14154_p1 = $signed(select_ln90_297_fu_14146_p3);
[2025-10-27 21:47:33,309]       |                                   ^
[2025-10-27 21:47:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14597:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,309] 14597 | assign sext_ln186_543_fu_14158_p1 = $signed(local_temp_V_922_fu_13542_p4);
[2025-10-27 21:47:33,309]       |                                   ^
[2025-10-27 21:47:33,309] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14599:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,309]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,309] 14599 | assign sext_ln186_544_fu_14176_p1 = $signed(select_ln90_298_fu_14168_p3);
[2025-10-27 21:47:33,309]       |                                   ^
[2025-10-27 21:47:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14601:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,310] 14601 | assign sext_ln186_545_fu_14180_p1 = $signed(local_temp_V_923_fu_13552_p4);
[2025-10-27 21:47:33,310]       |                                   ^
[2025-10-27 21:47:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14603:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,310] 14603 | assign sext_ln186_546_fu_14198_p1 = $signed(select_ln90_299_fu_14190_p3);
[2025-10-27 21:47:33,310]       |                                   ^
[2025-10-27 21:47:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14605:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,310] 14605 | assign sext_ln186_547_fu_14202_p1 = $signed(local_temp_V_924_fu_13562_p4);
[2025-10-27 21:47:33,310]       |                                   ^
[2025-10-27 21:47:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14607:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,310] 14607 | assign sext_ln186_548_fu_14220_p1 = $signed(select_ln90_300_fu_14212_p3);
[2025-10-27 21:47:33,310]       |                                   ^
[2025-10-27 21:47:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14609:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,310] 14609 | assign sext_ln186_549_fu_14224_p1 = $signed(local_temp_V_925_fu_13572_p4);
[2025-10-27 21:47:33,310]       |                                   ^
[2025-10-27 21:47:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14611:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,310] 14611 | assign sext_ln186_54_fu_5462_p1 = $signed(select_ln90_47_fu_5454_p3);
[2025-10-27 21:47:33,310]       |                                 ^
[2025-10-27 21:47:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14613:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,310] 14613 | assign sext_ln186_550_fu_14242_p1 = $signed(select_ln90_301_fu_14234_p3);
[2025-10-27 21:47:33,310]       |                                   ^
[2025-10-27 21:47:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14615:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,310] 14615 | assign sext_ln186_551_fu_14246_p1 = $signed(local_temp_V_926_fu_13582_p4);
[2025-10-27 21:47:33,310]       |                                   ^
[2025-10-27 21:47:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14617:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,310] 14617 | assign sext_ln186_552_fu_14264_p1 = $signed(select_ln90_302_fu_14256_p3);
[2025-10-27 21:47:33,310]       |                                   ^
[2025-10-27 21:47:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14619:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,310] 14619 | assign sext_ln186_553_fu_14268_p1 = $signed(local_temp_V_927_fu_13592_p4);
[2025-10-27 21:47:33,310]       |                                   ^
[2025-10-27 21:47:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14621:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,310] 14621 | assign sext_ln186_554_fu_14286_p1 = $signed(select_ln90_303_fu_14278_p3);
[2025-10-27 21:47:33,310]       |                                   ^
[2025-10-27 21:47:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14623:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,310] 14623 | assign sext_ln186_555_fu_14290_p1 = $signed(local_temp_V_928_fu_13602_p4);
[2025-10-27 21:47:33,310]       |                                   ^
[2025-10-27 21:47:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14625:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,310] 14625 | assign sext_ln186_556_fu_14308_p1 = $signed(select_ln90_304_fu_14300_p3);
[2025-10-27 21:47:33,310]       |                                   ^
[2025-10-27 21:47:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14627:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,310] 14627 | assign sext_ln186_557_fu_14312_p1 = $signed(local_temp_V_929_fu_13612_p4);
[2025-10-27 21:47:33,310]       |                                   ^
[2025-10-27 21:47:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14629:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,310] 14629 | assign sext_ln186_558_fu_14330_p1 = $signed(select_ln90_305_fu_14322_p3);
[2025-10-27 21:47:33,310]       |                                   ^
[2025-10-27 21:47:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14631:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,310] 14631 | assign sext_ln186_559_fu_14334_p1 = $signed(local_temp_V_930_fu_13622_p4);
[2025-10-27 21:47:33,310]       |                                   ^
[2025-10-27 21:47:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14633:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,310] 14633 | assign sext_ln186_55_fu_5466_p1 = $signed(local_temp_V_672_fu_4970_p4);
[2025-10-27 21:47:33,310]       |                                 ^
[2025-10-27 21:47:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14635:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,310] 14635 | assign sext_ln186_560_fu_14352_p1 = $signed(select_ln90_306_fu_14344_p3);
[2025-10-27 21:47:33,310]       |                                   ^
[2025-10-27 21:47:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14637:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,310] 14637 | assign sext_ln186_561_fu_14356_p1 = $signed(local_temp_V_931_fu_13632_p4);
[2025-10-27 21:47:33,310]       |                                   ^
[2025-10-27 21:47:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14639:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,310] 14639 | assign sext_ln186_562_fu_14374_p1 = $signed(select_ln90_307_fu_14366_p3);
[2025-10-27 21:47:33,310]       |                                   ^
[2025-10-27 21:47:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14641:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,310] 14641 | assign sext_ln186_563_fu_14378_p1 = $signed(local_temp_V_932_fu_13642_p4);
[2025-10-27 21:47:33,310]       |                                   ^
[2025-10-27 21:47:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14643:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,310] 14643 | assign sext_ln186_564_fu_14396_p1 = $signed(select_ln90_308_fu_14388_p3);
[2025-10-27 21:47:33,310]       |                                   ^
[2025-10-27 21:47:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14645:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,310] 14645 | assign sext_ln186_565_fu_14400_p1 = $signed(local_temp_V_933_fu_13652_p4);
[2025-10-27 21:47:33,310]       |                                   ^
[2025-10-27 21:47:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14647:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,310] 14647 | assign sext_ln186_566_fu_14418_p1 = $signed(select_ln90_309_fu_14410_p3);
[2025-10-27 21:47:33,310]       |                                   ^
[2025-10-27 21:47:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14649:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,310] 14649 | assign sext_ln186_567_fu_14422_p1 = $signed(local_temp_V_934_fu_13662_p4);
[2025-10-27 21:47:33,310]       |                                   ^
[2025-10-27 21:47:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14651:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,310] 14651 | assign sext_ln186_568_fu_14440_p1 = $signed(select_ln90_310_fu_14432_p3);
[2025-10-27 21:47:33,310]       |                                   ^
[2025-10-27 21:47:33,310] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14653:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,310]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,311] 14653 | assign sext_ln186_569_fu_14444_p1 = $signed(local_temp_V_935_fu_13672_p4);
[2025-10-27 21:47:33,311]       |                                   ^
[2025-10-27 21:47:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14655:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,311] 14655 | assign sext_ln186_56_fu_5484_p1 = $signed(select_ln90_48_fu_5476_p3);
[2025-10-27 21:47:33,311]       |                                 ^
[2025-10-27 21:47:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14657:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,311] 14657 | assign sext_ln186_570_fu_14462_p1 = $signed(select_ln90_311_fu_14454_p3);
[2025-10-27 21:47:33,311]       |                                   ^
[2025-10-27 21:47:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14659:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,311] 14659 | assign sext_ln186_571_fu_14466_p1 = $signed(local_temp_V_936_fu_13682_p4);
[2025-10-27 21:47:33,311]       |                                   ^
[2025-10-27 21:47:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14661:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,311] 14661 | assign sext_ln186_572_fu_14484_p1 = $signed(select_ln90_312_fu_14476_p3);
[2025-10-27 21:47:33,311]       |                                   ^
[2025-10-27 21:47:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14663:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,311] 14663 | assign sext_ln186_573_fu_14488_p1 = $signed(local_temp_V_937_fu_13692_p4);
[2025-10-27 21:47:33,311]       |                                   ^
[2025-10-27 21:47:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14665:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,311] 14665 | assign sext_ln186_574_fu_14506_p1 = $signed(select_ln90_313_fu_14498_p3);
[2025-10-27 21:47:33,311]       |                                   ^
[2025-10-27 21:47:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14667:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,311] 14667 | assign sext_ln186_575_fu_14510_p1 = $signed(local_temp_V_938_fu_13702_p4);
[2025-10-27 21:47:33,311]       |                                   ^
[2025-10-27 21:47:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14669:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,311] 14669 | assign sext_ln186_576_fu_14528_p1 = $signed(select_ln90_314_fu_14520_p3);
[2025-10-27 21:47:33,311]       |                                   ^
[2025-10-27 21:47:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14671:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,311] 14671 | assign sext_ln186_577_fu_14532_p1 = $signed(local_temp_V_939_fu_13712_p4);
[2025-10-27 21:47:33,311]       |                                   ^
[2025-10-27 21:47:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14673:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,311] 14673 | assign sext_ln186_578_fu_14550_p1 = $signed(select_ln90_315_fu_14542_p3);
[2025-10-27 21:47:33,311]       |                                   ^
[2025-10-27 21:47:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14675:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,311] 14675 | assign sext_ln186_579_fu_14554_p1 = $signed(local_temp_V_940_fu_13722_p4);
[2025-10-27 21:47:33,311]       |                                   ^
[2025-10-27 21:47:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14677:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,311] 14677 | assign sext_ln186_57_fu_5488_p1 = $signed(local_temp_V_673_fu_4980_p4);
[2025-10-27 21:47:33,311]       |                                 ^
[2025-10-27 21:47:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14679:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,311] 14679 | assign sext_ln186_580_fu_14572_p1 = $signed(select_ln90_316_fu_14564_p3);
[2025-10-27 21:47:33,311]       |                                   ^
[2025-10-27 21:47:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14681:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,311] 14681 | assign sext_ln186_581_fu_14576_p1 = $signed(local_temp_V_941_fu_13732_p4);
[2025-10-27 21:47:33,311]       |                                   ^
[2025-10-27 21:47:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14683:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,311] 14683 | assign sext_ln186_582_fu_14586_p1 = $signed(local_temp_V_942_fu_13742_p4);
[2025-10-27 21:47:33,311]       |                                   ^
[2025-10-27 21:47:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14685:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,311] 14685 | assign sext_ln186_583_fu_14604_p1 = $signed(select_ln90_318_fu_14596_p3);
[2025-10-27 21:47:33,311]       |                                   ^
[2025-10-27 21:47:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14687:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,311] 14687 | assign sext_ln186_584_fu_14608_p1 = $signed(local_temp_V_943_fu_13752_p4);
[2025-10-27 21:47:33,311]       |                                   ^
[2025-10-27 21:47:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14689:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,311] 14689 | assign sext_ln186_585_fu_15174_p1 = $signed(local_temp_V_944_fu_14774_p4);
[2025-10-27 21:47:33,311]       |                                   ^
[2025-10-27 21:47:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14691:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,311] 14691 | assign sext_ln186_586_fu_15192_p1 = $signed(select_ln90_320_fu_15184_p3);
[2025-10-27 21:47:33,311]       |                                   ^
[2025-10-27 21:47:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14693:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,311] 14693 | assign sext_ln186_587_fu_15196_p1 = $signed(local_temp_V_945_fu_14784_p4);
[2025-10-27 21:47:33,311]       |                                   ^
[2025-10-27 21:47:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14695:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,311] 14695 | assign sext_ln186_588_fu_15214_p1 = $signed(select_ln90_321_fu_15206_p3);
[2025-10-27 21:47:33,311]       |                                   ^
[2025-10-27 21:47:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14697:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,311] 14697 | assign sext_ln186_589_fu_15218_p1 = $signed(local_temp_V_946_fu_14794_p4);
[2025-10-27 21:47:33,311]       |                                   ^
[2025-10-27 21:47:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14699:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,311] 14699 | assign sext_ln186_58_fu_5506_p1 = $signed(select_ln90_49_fu_5498_p3);
[2025-10-27 21:47:33,311]       |                                 ^
[2025-10-27 21:47:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14701:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,311] 14701 | assign sext_ln186_590_fu_15236_p1 = $signed(select_ln90_322_fu_15228_p3);
[2025-10-27 21:47:33,311]       |                                   ^
[2025-10-27 21:47:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14703:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,311] 14703 | assign sext_ln186_591_fu_15240_p1 = $signed(local_temp_V_947_fu_14804_p4);
[2025-10-27 21:47:33,311]       |                                   ^
[2025-10-27 21:47:33,311] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14705:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,311]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,311] 14705 | assign sext_ln186_592_fu_15258_p1 = $signed(select_ln90_323_fu_15250_p3);
[2025-10-27 21:47:33,311]       |                                   ^
[2025-10-27 21:47:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14707:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,312] 14707 | assign sext_ln186_593_fu_15262_p1 = $signed(local_temp_V_948_fu_14814_p4);
[2025-10-27 21:47:33,312]       |                                   ^
[2025-10-27 21:47:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14709:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,312] 14709 | assign sext_ln186_594_fu_15280_p1 = $signed(select_ln90_324_fu_15272_p3);
[2025-10-27 21:47:33,312]       |                                   ^
[2025-10-27 21:47:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14711:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,312] 14711 | assign sext_ln186_595_fu_15284_p1 = $signed(local_temp_V_949_fu_14824_p4);
[2025-10-27 21:47:33,312]       |                                   ^
[2025-10-27 21:47:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14713:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,312] 14713 | assign sext_ln186_596_fu_15302_p1 = $signed(select_ln90_325_fu_15294_p3);
[2025-10-27 21:47:33,312]       |                                   ^
[2025-10-27 21:47:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14715:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,312] 14715 | assign sext_ln186_597_fu_15306_p1 = $signed(local_temp_V_950_fu_14834_p4);
[2025-10-27 21:47:33,312]       |                                   ^
[2025-10-27 21:47:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14717:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,312] 14717 | assign sext_ln186_598_fu_15324_p1 = $signed(select_ln90_326_fu_15316_p3);
[2025-10-27 21:47:33,312]       |                                   ^
[2025-10-27 21:47:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14719:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,312] 14719 | assign sext_ln186_599_fu_15328_p1 = $signed(local_temp_V_951_fu_14844_p4);
[2025-10-27 21:47:33,312]       |                                   ^
[2025-10-27 21:47:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14721:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,312] 14721 | assign sext_ln186_59_fu_5510_p1 = $signed(local_temp_V_674_fu_4990_p4);
[2025-10-27 21:47:33,312]       |                                 ^
[2025-10-27 21:47:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14723:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,312] 14723 | assign sext_ln186_5_fu_3746_p1 = $signed(local_temp_V_630_fu_3226_p4);
[2025-10-27 21:47:33,312]       |                                ^
[2025-10-27 21:47:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14725:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,312] 14725 | assign sext_ln186_600_fu_15346_p1 = $signed(select_ln90_327_fu_15338_p3);
[2025-10-27 21:47:33,312]       |                                   ^
[2025-10-27 21:47:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14727:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,312] 14727 | assign sext_ln186_601_fu_15350_p1 = $signed(local_temp_V_952_fu_14854_p4);
[2025-10-27 21:47:33,312]       |                                   ^
[2025-10-27 21:47:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14729:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,312] 14729 | assign sext_ln186_602_fu_15368_p1 = $signed(select_ln90_328_fu_15360_p3);
[2025-10-27 21:47:33,312]       |                                   ^
[2025-10-27 21:47:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14731:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,312] 14731 | assign sext_ln186_603_fu_15372_p1 = $signed(local_temp_V_953_fu_14864_p4);
[2025-10-27 21:47:33,312]       |                                   ^
[2025-10-27 21:47:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14733:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,312] 14733 | assign sext_ln186_604_fu_15390_p1 = $signed(select_ln90_329_fu_15382_p3);
[2025-10-27 21:47:33,312]       |                                   ^
[2025-10-27 21:47:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14735:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,312] 14735 | assign sext_ln186_605_fu_15394_p1 = $signed(local_temp_V_954_fu_14874_p4);
[2025-10-27 21:47:33,312]       |                                   ^
[2025-10-27 21:47:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14737:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,312] 14737 | assign sext_ln186_606_fu_15412_p1 = $signed(select_ln90_330_fu_15404_p3);
[2025-10-27 21:47:33,312]       |                                   ^
[2025-10-27 21:47:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14739:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,312] 14739 | assign sext_ln186_607_fu_15416_p1 = $signed(local_temp_V_955_fu_14884_p4);
[2025-10-27 21:47:33,312]       |                                   ^
[2025-10-27 21:47:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14741:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,312] 14741 | assign sext_ln186_608_fu_15434_p1 = $signed(select_ln90_331_fu_15426_p3);
[2025-10-27 21:47:33,312]       |                                   ^
[2025-10-27 21:47:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14743:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,312] 14743 | assign sext_ln186_609_fu_15438_p1 = $signed(local_temp_V_956_fu_14894_p4);
[2025-10-27 21:47:33,312]       |                                   ^
[2025-10-27 21:47:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14745:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,312] 14745 | assign sext_ln186_60_fu_5528_p1 = $signed(select_ln90_50_fu_5520_p3);
[2025-10-27 21:47:33,312]       |                                 ^
[2025-10-27 21:47:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14747:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,312] 14747 | assign sext_ln186_610_fu_15456_p1 = $signed(select_ln90_332_fu_15448_p3);
[2025-10-27 21:47:33,312]       |                                   ^
[2025-10-27 21:47:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14749:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,312] 14749 | assign sext_ln186_611_fu_15460_p1 = $signed(local_temp_V_957_fu_14904_p4);
[2025-10-27 21:47:33,312]       |                                   ^
[2025-10-27 21:47:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14751:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,312] 14751 | assign sext_ln186_612_fu_15478_p1 = $signed(select_ln90_333_fu_15470_p3);
[2025-10-27 21:47:33,312]       |                                   ^
[2025-10-27 21:47:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14753:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,312]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,312] 14753 | assign sext_ln186_613_fu_15482_p1 = $signed(local_temp_V_958_fu_14914_p4);
[2025-10-27 21:47:33,312]       |                                   ^
[2025-10-27 21:47:33,312] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14755:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,313] 14755 | assign sext_ln186_614_fu_15500_p1 = $signed(select_ln90_334_fu_15492_p3);
[2025-10-27 21:47:33,313]       |                                   ^
[2025-10-27 21:47:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14757:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,313] 14757 | assign sext_ln186_615_fu_15504_p1 = $signed(local_temp_V_959_fu_14924_p4);
[2025-10-27 21:47:33,313]       |                                   ^
[2025-10-27 21:47:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14759:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,313] 14759 | assign sext_ln186_616_fu_15522_p1 = $signed(select_ln90_335_fu_15514_p3);
[2025-10-27 21:47:33,313]       |                                   ^
[2025-10-27 21:47:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14761:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,313] 14761 | assign sext_ln186_617_fu_15526_p1 = $signed(local_temp_V_960_fu_14934_p4);
[2025-10-27 21:47:33,313]       |                                   ^
[2025-10-27 21:47:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14763:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,313] 14763 | assign sext_ln186_618_fu_15544_p1 = $signed(select_ln90_336_fu_15536_p3);
[2025-10-27 21:47:33,313]       |                                   ^
[2025-10-27 21:47:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14765:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,313] 14765 | assign sext_ln186_619_fu_15548_p1 = $signed(local_temp_V_961_fu_14944_p4);
[2025-10-27 21:47:33,313]       |                                   ^
[2025-10-27 21:47:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14767:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,313] 14767 | assign sext_ln186_61_fu_5532_p1 = $signed(local_temp_V_675_fu_5000_p4);
[2025-10-27 21:47:33,313]       |                                 ^
[2025-10-27 21:47:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14769:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,313] 14769 | assign sext_ln186_620_fu_15566_p1 = $signed(select_ln90_337_fu_15558_p3);
[2025-10-27 21:47:33,313]       |                                   ^
[2025-10-27 21:47:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14771:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,313] 14771 | assign sext_ln186_621_fu_15570_p1 = $signed(local_temp_V_962_fu_14954_p4);
[2025-10-27 21:47:33,313]       |                                   ^
[2025-10-27 21:47:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14773:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,313] 14773 | assign sext_ln186_622_fu_15588_p1 = $signed(select_ln90_338_fu_15580_p3);
[2025-10-27 21:47:33,313]       |                                   ^
[2025-10-27 21:47:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14775:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,313] 14775 | assign sext_ln186_623_fu_15592_p1 = $signed(local_temp_V_963_fu_14964_p4);
[2025-10-27 21:47:33,313]       |                                   ^
[2025-10-27 21:47:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14777:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,313] 14777 | assign sext_ln186_624_fu_15610_p1 = $signed(select_ln90_339_fu_15602_p3);
[2025-10-27 21:47:33,313]       |                                   ^
[2025-10-27 21:47:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14779:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,313] 14779 | assign sext_ln186_625_fu_15614_p1 = $signed(local_temp_V_964_fu_14974_p4);
[2025-10-27 21:47:33,313]       |                                   ^
[2025-10-27 21:47:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14781:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,313] 14781 | assign sext_ln186_626_fu_15632_p1 = $signed(select_ln90_340_fu_15624_p3);
[2025-10-27 21:47:33,313]       |                                   ^
[2025-10-27 21:47:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14783:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,313] 14783 | assign sext_ln186_627_fu_15636_p1 = $signed(local_temp_V_965_fu_14984_p4);
[2025-10-27 21:47:33,313]       |                                   ^
[2025-10-27 21:47:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14785:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,313] 14785 | assign sext_ln186_628_fu_15654_p1 = $signed(select_ln90_341_fu_15646_p3);
[2025-10-27 21:47:33,313]       |                                   ^
[2025-10-27 21:47:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14787:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,313] 14787 | assign sext_ln186_629_fu_15658_p1 = $signed(local_temp_V_966_fu_14994_p4);
[2025-10-27 21:47:33,313]       |                                   ^
[2025-10-27 21:47:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14789:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,313] 14789 | assign sext_ln186_62_fu_5550_p1 = $signed(select_ln90_51_fu_5542_p3);
[2025-10-27 21:47:33,313]       |                                 ^
[2025-10-27 21:47:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14791:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,313] 14791 | assign sext_ln186_630_fu_15676_p1 = $signed(select_ln90_342_fu_15668_p3);
[2025-10-27 21:47:33,313]       |                                   ^
[2025-10-27 21:47:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14793:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,313] 14793 | assign sext_ln186_631_fu_15680_p1 = $signed(local_temp_V_967_fu_15004_p4);
[2025-10-27 21:47:33,313]       |                                   ^
[2025-10-27 21:47:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14795:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,313] 14795 | assign sext_ln186_632_fu_15698_p1 = $signed(select_ln90_343_fu_15690_p3);
[2025-10-27 21:47:33,313]       |                                   ^
[2025-10-27 21:47:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14797:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,313] 14797 | assign sext_ln186_633_fu_15702_p1 = $signed(local_temp_V_968_fu_15014_p4);
[2025-10-27 21:47:33,313]       |                                   ^
[2025-10-27 21:47:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14799:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,313] 14799 | assign sext_ln186_634_fu_15720_p1 = $signed(select_ln90_344_fu_15712_p3);
[2025-10-27 21:47:33,313]       |                                   ^
[2025-10-27 21:47:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14801:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,313] 14801 | assign sext_ln186_635_fu_15724_p1 = $signed(local_temp_V_969_fu_15024_p4);
[2025-10-27 21:47:33,313]       |                                   ^
[2025-10-27 21:47:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14803:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,313] 14803 | assign sext_ln186_636_fu_15742_p1 = $signed(select_ln90_345_fu_15734_p3);
[2025-10-27 21:47:33,313]       |                                   ^
[2025-10-27 21:47:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14805:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,313] 14805 | assign sext_ln186_637_fu_15746_p1 = $signed(local_temp_V_970_fu_15034_p4);
[2025-10-27 21:47:33,313]       |                                   ^
[2025-10-27 21:47:33,313] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14807:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,313]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,314] 14807 | assign sext_ln186_638_fu_15764_p1 = $signed(select_ln90_346_fu_15756_p3);
[2025-10-27 21:47:33,314]       |                                   ^
[2025-10-27 21:47:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14809:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,314] 14809 | assign sext_ln186_639_fu_15768_p1 = $signed(local_temp_V_971_fu_15044_p4);
[2025-10-27 21:47:33,314]       |                                   ^
[2025-10-27 21:47:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14811:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,314] 14811 | assign sext_ln186_63_fu_5554_p1 = $signed(local_temp_V_676_fu_5010_p4);
[2025-10-27 21:47:33,314]       |                                 ^
[2025-10-27 21:47:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14813:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,314] 14813 | assign sext_ln186_640_fu_15786_p1 = $signed(select_ln90_347_fu_15778_p3);
[2025-10-27 21:47:33,314]       |                                   ^
[2025-10-27 21:47:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14815:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,314] 14815 | assign sext_ln186_641_fu_15790_p1 = $signed(local_temp_V_972_fu_15054_p4);
[2025-10-27 21:47:33,314]       |                                   ^
[2025-10-27 21:47:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14817:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,314] 14817 | assign sext_ln186_642_fu_15808_p1 = $signed(select_ln90_348_fu_15800_p3);
[2025-10-27 21:47:33,314]       |                                   ^
[2025-10-27 21:47:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14819:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,314] 14819 | assign sext_ln186_643_fu_15812_p1 = $signed(local_temp_V_973_fu_15064_p4);
[2025-10-27 21:47:33,314]       |                                   ^
[2025-10-27 21:47:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14821:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,314] 14821 | assign sext_ln186_644_fu_15830_p1 = $signed(select_ln90_349_fu_15822_p3);
[2025-10-27 21:47:33,314]       |                                   ^
[2025-10-27 21:47:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14823:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,314] 14823 | assign sext_ln186_645_fu_15834_p1 = $signed(local_temp_V_974_fu_15074_p4);
[2025-10-27 21:47:33,314]       |                                   ^
[2025-10-27 21:47:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14825:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,314] 14825 | assign sext_ln186_646_fu_15852_p1 = $signed(select_ln90_350_fu_15844_p3);
[2025-10-27 21:47:33,314]       |                                   ^
[2025-10-27 21:47:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14827:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,314] 14827 | assign sext_ln186_647_fu_15856_p1 = $signed(local_temp_V_975_fu_15084_p4);
[2025-10-27 21:47:33,314]       |                                   ^
[2025-10-27 21:47:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14829:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,314] 14829 | assign sext_ln186_648_fu_15874_p1 = $signed(select_ln90_351_fu_15866_p3);
[2025-10-27 21:47:33,314]       |                                   ^
[2025-10-27 21:47:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14831:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,314] 14831 | assign sext_ln186_649_fu_15878_p1 = $signed(local_temp_V_976_fu_15094_p4);
[2025-10-27 21:47:33,314]       |                                   ^
[2025-10-27 21:47:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14833:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,314] 14833 | assign sext_ln186_64_fu_5572_p1 = $signed(select_ln90_52_fu_5564_p3);
[2025-10-27 21:47:33,314]       |                                 ^
[2025-10-27 21:47:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14835:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,314] 14835 | assign sext_ln186_650_fu_15896_p1 = $signed(select_ln90_352_fu_15888_p3);
[2025-10-27 21:47:33,314]       |                                   ^
[2025-10-27 21:47:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14837:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,314] 14837 | assign sext_ln186_651_fu_15900_p1 = $signed(local_temp_V_977_fu_15104_p4);
[2025-10-27 21:47:33,314]       |                                   ^
[2025-10-27 21:47:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14839:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,314] 14839 | assign sext_ln186_652_fu_15918_p1 = $signed(select_ln90_353_fu_15910_p3);
[2025-10-27 21:47:33,314]       |                                   ^
[2025-10-27 21:47:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14841:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,314] 14841 | assign sext_ln186_653_fu_15922_p1 = $signed(local_temp_V_978_fu_15114_p4);
[2025-10-27 21:47:33,314]       |                                   ^
[2025-10-27 21:47:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14843:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,314] 14843 | assign sext_ln186_654_fu_15940_p1 = $signed(select_ln90_354_fu_15932_p3);
[2025-10-27 21:47:33,314]       |                                   ^
[2025-10-27 21:47:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14845:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,314] 14845 | assign sext_ln186_655_fu_15944_p1 = $signed(local_temp_V_979_fu_15124_p4);
[2025-10-27 21:47:33,314]       |                                   ^
[2025-10-27 21:47:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14847:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,314] 14847 | assign sext_ln186_656_fu_15962_p1 = $signed(select_ln90_355_fu_15954_p3);
[2025-10-27 21:47:33,314]       |                                   ^
[2025-10-27 21:47:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14849:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,314] 14849 | assign sext_ln186_657_fu_15966_p1 = $signed(local_temp_V_980_fu_15134_p4);
[2025-10-27 21:47:33,314]       |                                   ^
[2025-10-27 21:47:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14851:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,314] 14851 | assign sext_ln186_658_fu_15984_p1 = $signed(select_ln90_356_fu_15976_p3);
[2025-10-27 21:47:33,314]       |                                   ^
[2025-10-27 21:47:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14853:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,314] 14853 | assign sext_ln186_659_fu_15988_p1 = $signed(local_temp_V_981_fu_15144_p4);
[2025-10-27 21:47:33,314]       |                                   ^
[2025-10-27 21:47:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14855:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,314] 14855 | assign sext_ln186_65_fu_5576_p1 = $signed(local_temp_V_677_fu_5020_p4);
[2025-10-27 21:47:33,314]       |                                 ^
[2025-10-27 21:47:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14857:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,314] 14857 | assign sext_ln186_660_fu_15998_p1 = $signed(local_temp_V_982_fu_15154_p4);
[2025-10-27 21:47:33,314]       |                                   ^
[2025-10-27 21:47:33,314] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14859:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,314]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,314] 14859 | assign sext_ln186_661_fu_16016_p1 = $signed(select_ln90_358_fu_16008_p3);
[2025-10-27 21:47:33,314]       |                                   ^
[2025-10-27 21:47:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14861:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,315] 14861 | assign sext_ln186_662_fu_16020_p1 = $signed(local_temp_V_983_fu_15164_p4);
[2025-10-27 21:47:33,315]       |                                   ^
[2025-10-27 21:47:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14863:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,315] 14863 | assign sext_ln186_663_fu_16586_p1 = $signed(local_temp_V_984_fu_16186_p4);
[2025-10-27 21:47:33,315]       |                                   ^
[2025-10-27 21:47:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14865:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,315] 14865 | assign sext_ln186_664_fu_16604_p1 = $signed(select_ln90_360_fu_16596_p3);
[2025-10-27 21:47:33,315]       |                                   ^
[2025-10-27 21:47:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14867:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,315] 14867 | assign sext_ln186_665_fu_16608_p1 = $signed(local_temp_V_985_fu_16196_p4);
[2025-10-27 21:47:33,315]       |                                   ^
[2025-10-27 21:47:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14869:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,315] 14869 | assign sext_ln186_666_fu_16626_p1 = $signed(select_ln90_361_fu_16618_p3);
[2025-10-27 21:47:33,315]       |                                   ^
[2025-10-27 21:47:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14871:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,315] 14871 | assign sext_ln186_667_fu_16630_p1 = $signed(local_temp_V_986_fu_16206_p4);
[2025-10-27 21:47:33,315]       |                                   ^
[2025-10-27 21:47:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14873:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,315] 14873 | assign sext_ln186_668_fu_16648_p1 = $signed(select_ln90_362_fu_16640_p3);
[2025-10-27 21:47:33,315]       |                                   ^
[2025-10-27 21:47:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14875:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,315] 14875 | assign sext_ln186_669_fu_16652_p1 = $signed(local_temp_V_987_fu_16216_p4);
[2025-10-27 21:47:33,315]       |                                   ^
[2025-10-27 21:47:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14877:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,315] 14877 | assign sext_ln186_66_fu_5594_p1 = $signed(select_ln90_53_fu_5586_p3);
[2025-10-27 21:47:33,315]       |                                 ^
[2025-10-27 21:47:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14879:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,315] 14879 | assign sext_ln186_670_fu_16670_p1 = $signed(select_ln90_363_fu_16662_p3);
[2025-10-27 21:47:33,315]       |                                   ^
[2025-10-27 21:47:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14881:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,315] 14881 | assign sext_ln186_671_fu_16674_p1 = $signed(local_temp_V_988_fu_16226_p4);
[2025-10-27 21:47:33,315]       |                                   ^
[2025-10-27 21:47:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14883:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,315] 14883 | assign sext_ln186_672_fu_16692_p1 = $signed(select_ln90_364_fu_16684_p3);
[2025-10-27 21:47:33,315]       |                                   ^
[2025-10-27 21:47:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14885:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,315] 14885 | assign sext_ln186_673_fu_16696_p1 = $signed(local_temp_V_989_fu_16236_p4);
[2025-10-27 21:47:33,315]       |                                   ^
[2025-10-27 21:47:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14887:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,315] 14887 | assign sext_ln186_674_fu_16714_p1 = $signed(select_ln90_365_fu_16706_p3);
[2025-10-27 21:47:33,315]       |                                   ^
[2025-10-27 21:47:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14889:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,315] 14889 | assign sext_ln186_675_fu_16718_p1 = $signed(local_temp_V_990_fu_16246_p4);
[2025-10-27 21:47:33,315]       |                                   ^
[2025-10-27 21:47:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14891:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,315] 14891 | assign sext_ln186_676_fu_16736_p1 = $signed(select_ln90_366_fu_16728_p3);
[2025-10-27 21:47:33,315]       |                                   ^
[2025-10-27 21:47:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14893:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,315] 14893 | assign sext_ln186_677_fu_16740_p1 = $signed(local_temp_V_991_fu_16256_p4);
[2025-10-27 21:47:33,315]       |                                   ^
[2025-10-27 21:47:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14895:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,315] 14895 | assign sext_ln186_678_fu_16758_p1 = $signed(select_ln90_367_fu_16750_p3);
[2025-10-27 21:47:33,315]       |                                   ^
[2025-10-27 21:47:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14897:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,315] 14897 | assign sext_ln186_679_fu_16762_p1 = $signed(local_temp_V_992_fu_16266_p4);
[2025-10-27 21:47:33,315]       |                                   ^
[2025-10-27 21:47:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14899:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,315] 14899 | assign sext_ln186_67_fu_5598_p1 = $signed(local_temp_V_678_fu_5030_p4);
[2025-10-27 21:47:33,315]       |                                 ^
[2025-10-27 21:47:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14901:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,315] 14901 | assign sext_ln186_680_fu_16780_p1 = $signed(select_ln90_368_fu_16772_p3);
[2025-10-27 21:47:33,315]       |                                   ^
[2025-10-27 21:47:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14903:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,315] 14903 | assign sext_ln186_681_fu_16784_p1 = $signed(local_temp_V_993_fu_16276_p4);
[2025-10-27 21:47:33,315]       |                                   ^
[2025-10-27 21:47:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14905:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,315] 14905 | assign sext_ln186_682_fu_16802_p1 = $signed(select_ln90_369_fu_16794_p3);
[2025-10-27 21:47:33,315]       |                                   ^
[2025-10-27 21:47:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14907:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,315] 14907 | assign sext_ln186_683_fu_16806_p1 = $signed(local_temp_V_994_fu_16286_p4);
[2025-10-27 21:47:33,315]       |                                   ^
[2025-10-27 21:47:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14909:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,315] 14909 | assign sext_ln186_684_fu_16824_p1 = $signed(select_ln90_370_fu_16816_p3);
[2025-10-27 21:47:33,315]       |                                   ^
[2025-10-27 21:47:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14911:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,315] 14911 | assign sext_ln186_685_fu_16828_p1 = $signed(local_temp_V_995_fu_16296_p4);
[2025-10-27 21:47:33,315]       |                                   ^
[2025-10-27 21:47:33,315] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14913:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,315]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,316] 14913 | assign sext_ln186_686_fu_16846_p1 = $signed(select_ln90_371_fu_16838_p3);
[2025-10-27 21:47:33,316]       |                                   ^
[2025-10-27 21:47:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14915:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,316] 14915 | assign sext_ln186_687_fu_16850_p1 = $signed(local_temp_V_996_fu_16306_p4);
[2025-10-27 21:47:33,316]       |                                   ^
[2025-10-27 21:47:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14917:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,316] 14917 | assign sext_ln186_688_fu_16868_p1 = $signed(select_ln90_372_fu_16860_p3);
[2025-10-27 21:47:33,316]       |                                   ^
[2025-10-27 21:47:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14919:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,316] 14919 | assign sext_ln186_689_fu_16872_p1 = $signed(local_temp_V_997_fu_16316_p4);
[2025-10-27 21:47:33,316]       |                                   ^
[2025-10-27 21:47:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14921:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,316] 14921 | assign sext_ln186_68_fu_5616_p1 = $signed(select_ln90_54_fu_5608_p3);
[2025-10-27 21:47:33,316]       |                                 ^
[2025-10-27 21:47:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14923:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,316] 14923 | assign sext_ln186_690_fu_16890_p1 = $signed(select_ln90_373_fu_16882_p3);
[2025-10-27 21:47:33,316]       |                                   ^
[2025-10-27 21:47:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14925:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,316] 14925 | assign sext_ln186_691_fu_16894_p1 = $signed(local_temp_V_998_fu_16326_p4);
[2025-10-27 21:47:33,316]       |                                   ^
[2025-10-27 21:47:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14927:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,316] 14927 | assign sext_ln186_692_fu_16912_p1 = $signed(select_ln90_374_fu_16904_p3);
[2025-10-27 21:47:33,316]       |                                   ^
[2025-10-27 21:47:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14929:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,316] 14929 | assign sext_ln186_693_fu_16916_p1 = $signed(local_temp_V_999_fu_16336_p4);
[2025-10-27 21:47:33,316]       |                                   ^
[2025-10-27 21:47:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14931:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,316] 14931 | assign sext_ln186_694_fu_16934_p1 = $signed(select_ln90_375_fu_16926_p3);
[2025-10-27 21:47:33,316]       |                                   ^
[2025-10-27 21:47:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14933:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,316] 14933 | assign sext_ln186_695_fu_16938_p1 = $signed(local_temp_V_1000_fu_16346_p4);
[2025-10-27 21:47:33,316]       |                                   ^
[2025-10-27 21:47:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14935:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,316] 14935 | assign sext_ln186_696_fu_16956_p1 = $signed(select_ln90_376_fu_16948_p3);
[2025-10-27 21:47:33,316]       |                                   ^
[2025-10-27 21:47:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14937:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,316] 14937 | assign sext_ln186_697_fu_16960_p1 = $signed(local_temp_V_1001_fu_16356_p4);
[2025-10-27 21:47:33,316]       |                                   ^
[2025-10-27 21:47:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14939:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,316] 14939 | assign sext_ln186_698_fu_16978_p1 = $signed(select_ln90_377_fu_16970_p3);
[2025-10-27 21:47:33,316]       |                                   ^
[2025-10-27 21:47:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14941:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,316] 14941 | assign sext_ln186_699_fu_16982_p1 = $signed(local_temp_V_1002_fu_16366_p4);
[2025-10-27 21:47:33,316]       |                                   ^
[2025-10-27 21:47:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14943:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,316] 14943 | assign sext_ln186_69_fu_5620_p1 = $signed(local_temp_V_679_fu_5040_p4);
[2025-10-27 21:47:33,316]       |                                 ^
[2025-10-27 21:47:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14945:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,316] 14945 | assign sext_ln186_6_fu_3776_p1 = $signed(local_temp_V_631_fu_3236_p4);
[2025-10-27 21:47:33,316]       |                                ^
[2025-10-27 21:47:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14947:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,316] 14947 | assign sext_ln186_700_fu_17000_p1 = $signed(select_ln90_378_fu_16992_p3);
[2025-10-27 21:47:33,316]       |                                   ^
[2025-10-27 21:47:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14949:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,316] 14949 | assign sext_ln186_701_fu_17004_p1 = $signed(local_temp_V_1003_fu_16376_p4);
[2025-10-27 21:47:33,316]       |                                   ^
[2025-10-27 21:47:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14951:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,316] 14951 | assign sext_ln186_702_fu_17022_p1 = $signed(select_ln90_379_fu_17014_p3);
[2025-10-27 21:47:33,316]       |                                   ^
[2025-10-27 21:47:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14953:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,316] 14953 | assign sext_ln186_703_fu_17026_p1 = $signed(local_temp_V_1004_fu_16386_p4);
[2025-10-27 21:47:33,316]       |                                   ^
[2025-10-27 21:47:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14955:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,316] 14955 | assign sext_ln186_704_fu_17044_p1 = $signed(select_ln90_380_fu_17036_p3);
[2025-10-27 21:47:33,316]       |                                   ^
[2025-10-27 21:47:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14957:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,316] 14957 | assign sext_ln186_705_fu_17048_p1 = $signed(local_temp_V_1005_fu_16396_p4);
[2025-10-27 21:47:33,316]       |                                   ^
[2025-10-27 21:47:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14959:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,316] 14959 | assign sext_ln186_706_fu_17066_p1 = $signed(select_ln90_381_fu_17058_p3);
[2025-10-27 21:47:33,316]       |                                   ^
[2025-10-27 21:47:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14961:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,316] 14961 | assign sext_ln186_707_fu_17070_p1 = $signed(local_temp_V_1006_fu_16406_p4);
[2025-10-27 21:47:33,316]       |                                   ^
[2025-10-27 21:47:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14963:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,316] 14963 | assign sext_ln186_708_fu_17088_p1 = $signed(select_ln90_382_fu_17080_p3);
[2025-10-27 21:47:33,316]       |                                   ^
[2025-10-27 21:47:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14965:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,316] 14965 | assign sext_ln186_709_fu_17092_p1 = $signed(local_temp_V_1007_fu_16416_p4);
[2025-10-27 21:47:33,316]       |                                   ^
[2025-10-27 21:47:33,316] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14967:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,316]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,317] 14967 | assign sext_ln186_70_fu_5638_p1 = $signed(select_ln90_55_fu_5630_p3);
[2025-10-27 21:47:33,317]       |                                 ^
[2025-10-27 21:47:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14969:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,317] 14969 | assign sext_ln186_710_fu_17110_p1 = $signed(select_ln90_383_fu_17102_p3);
[2025-10-27 21:47:33,317]       |                                   ^
[2025-10-27 21:47:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14971:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,317] 14971 | assign sext_ln186_711_fu_17114_p1 = $signed(local_temp_V_1008_fu_16426_p4);
[2025-10-27 21:47:33,317]       |                                   ^
[2025-10-27 21:47:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14973:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,317] 14973 | assign sext_ln186_712_fu_17132_p1 = $signed(select_ln90_384_fu_17124_p3);
[2025-10-27 21:47:33,317]       |                                   ^
[2025-10-27 21:47:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14975:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,317] 14975 | assign sext_ln186_713_fu_17136_p1 = $signed(local_temp_V_1009_fu_16436_p4);
[2025-10-27 21:47:33,317]       |                                   ^
[2025-10-27 21:47:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14977:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,317] 14977 | assign sext_ln186_714_fu_17154_p1 = $signed(select_ln90_385_fu_17146_p3);
[2025-10-27 21:47:33,317]       |                                   ^
[2025-10-27 21:47:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14979:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,317] 14979 | assign sext_ln186_715_fu_17158_p1 = $signed(local_temp_V_1010_fu_16446_p4);
[2025-10-27 21:47:33,317]       |                                   ^
[2025-10-27 21:47:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14981:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,317] 14981 | assign sext_ln186_716_fu_17176_p1 = $signed(select_ln90_386_fu_17168_p3);
[2025-10-27 21:47:33,317]       |                                   ^
[2025-10-27 21:47:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14983:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,317] 14983 | assign sext_ln186_717_fu_17180_p1 = $signed(local_temp_V_1011_fu_16456_p4);
[2025-10-27 21:47:33,317]       |                                   ^
[2025-10-27 21:47:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14985:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,317] 14985 | assign sext_ln186_718_fu_17198_p1 = $signed(select_ln90_387_fu_17190_p3);
[2025-10-27 21:47:33,317]       |                                   ^
[2025-10-27 21:47:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14987:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,317] 14987 | assign sext_ln186_719_fu_17202_p1 = $signed(local_temp_V_1012_fu_16466_p4);
[2025-10-27 21:47:33,317]       |                                   ^
[2025-10-27 21:47:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14989:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,317] 14989 | assign sext_ln186_71_fu_5642_p1 = $signed(local_temp_V_680_fu_5050_p4);
[2025-10-27 21:47:33,317]       |                                 ^
[2025-10-27 21:47:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14991:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,317] 14991 | assign sext_ln186_720_fu_17220_p1 = $signed(select_ln90_388_fu_17212_p3);
[2025-10-27 21:47:33,317]       |                                   ^
[2025-10-27 21:47:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14993:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,317] 14993 | assign sext_ln186_721_fu_17224_p1 = $signed(local_temp_V_1013_fu_16476_p4);
[2025-10-27 21:47:33,317]       |                                   ^
[2025-10-27 21:47:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14995:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,317] 14995 | assign sext_ln186_722_fu_17242_p1 = $signed(select_ln90_389_fu_17234_p3);
[2025-10-27 21:47:33,317]       |                                   ^
[2025-10-27 21:47:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14997:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,317] 14997 | assign sext_ln186_723_fu_17246_p1 = $signed(local_temp_V_1014_fu_16486_p4);
[2025-10-27 21:47:33,317]       |                                   ^
[2025-10-27 21:47:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:14999:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,317] 14999 | assign sext_ln186_724_fu_17264_p1 = $signed(select_ln90_390_fu_17256_p3);
[2025-10-27 21:47:33,317]       |                                   ^
[2025-10-27 21:47:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15001:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,317] 15001 | assign sext_ln186_725_fu_17268_p1 = $signed(local_temp_V_1015_fu_16496_p4);
[2025-10-27 21:47:33,317]       |                                   ^
[2025-10-27 21:47:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15003:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,317] 15003 | assign sext_ln186_726_fu_17286_p1 = $signed(select_ln90_391_fu_17278_p3);
[2025-10-27 21:47:33,317]       |                                   ^
[2025-10-27 21:47:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15005:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,317] 15005 | assign sext_ln186_727_fu_17290_p1 = $signed(local_temp_V_1016_fu_16506_p4);
[2025-10-27 21:47:33,317]       |                                   ^
[2025-10-27 21:47:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15007:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,317] 15007 | assign sext_ln186_728_fu_17308_p1 = $signed(select_ln90_392_fu_17300_p3);
[2025-10-27 21:47:33,317]       |                                   ^
[2025-10-27 21:47:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15009:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,317] 15009 | assign sext_ln186_729_fu_17312_p1 = $signed(local_temp_V_1017_fu_16516_p4);
[2025-10-27 21:47:33,317]       |                                   ^
[2025-10-27 21:47:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15011:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,317] 15011 | assign sext_ln186_72_fu_5660_p1 = $signed(select_ln90_56_fu_5652_p3);
[2025-10-27 21:47:33,317]       |                                 ^
[2025-10-27 21:47:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15013:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,317] 15013 | assign sext_ln186_730_fu_17330_p1 = $signed(select_ln90_393_fu_17322_p3);
[2025-10-27 21:47:33,317]       |                                   ^
[2025-10-27 21:47:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15015:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,317] 15015 | assign sext_ln186_731_fu_17334_p1 = $signed(local_temp_V_1018_fu_16526_p4);
[2025-10-27 21:47:33,317]       |                                   ^
[2025-10-27 21:47:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15017:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,317] 15017 | assign sext_ln186_732_fu_17352_p1 = $signed(select_ln90_394_fu_17344_p3);
[2025-10-27 21:47:33,317]       |                                   ^
[2025-10-27 21:47:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15019:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,317] 15019 | assign sext_ln186_733_fu_17356_p1 = $signed(local_temp_V_1019_fu_16536_p4);
[2025-10-27 21:47:33,317]       |                                   ^
[2025-10-27 21:47:33,317] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15021:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,317]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,318] 15021 | assign sext_ln186_734_fu_17374_p1 = $signed(select_ln90_395_fu_17366_p3);
[2025-10-27 21:47:33,318]       |                                   ^
[2025-10-27 21:47:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15023:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,318] 15023 | assign sext_ln186_735_fu_17378_p1 = $signed(local_temp_V_1020_fu_16546_p4);
[2025-10-27 21:47:33,318]       |                                   ^
[2025-10-27 21:47:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15025:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,318] 15025 | assign sext_ln186_736_fu_17396_p1 = $signed(select_ln90_396_fu_17388_p3);
[2025-10-27 21:47:33,318]       |                                   ^
[2025-10-27 21:47:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15027:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,318] 15027 | assign sext_ln186_737_fu_17400_p1 = $signed(local_temp_V_1021_fu_16556_p4);
[2025-10-27 21:47:33,318]       |                                   ^
[2025-10-27 21:47:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15029:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,318] 15029 | assign sext_ln186_738_fu_17410_p1 = $signed(local_temp_V_1022_fu_16566_p4);
[2025-10-27 21:47:33,318]       |                                   ^
[2025-10-27 21:47:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15031:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,318] 15031 | assign sext_ln186_739_fu_17428_p1 = $signed(select_ln90_398_fu_17420_p3);
[2025-10-27 21:47:33,318]       |                                   ^
[2025-10-27 21:47:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15033:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,318] 15033 | assign sext_ln186_73_fu_5664_p1 = $signed(local_temp_V_681_fu_5060_p4);
[2025-10-27 21:47:33,318]       |                                 ^
[2025-10-27 21:47:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15035:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,318] 15035 | assign sext_ln186_740_fu_17432_p1 = $signed(local_temp_V_1023_fu_16576_p4);
[2025-10-27 21:47:33,318]       |                                   ^
[2025-10-27 21:47:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15037:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,318] 15037 | assign sext_ln186_741_fu_17998_p1 = $signed(local_temp_V_1024_fu_17598_p4);
[2025-10-27 21:47:33,318]       |                                   ^
[2025-10-27 21:47:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15039:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,318] 15039 | assign sext_ln186_742_fu_18016_p1 = $signed(select_ln90_400_fu_18008_p3);
[2025-10-27 21:47:33,318]       |                                   ^
[2025-10-27 21:47:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15041:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,318] 15041 | assign sext_ln186_743_fu_18020_p1 = $signed(local_temp_V_1025_fu_17608_p4);
[2025-10-27 21:47:33,318]       |                                   ^
[2025-10-27 21:47:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15043:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,318] 15043 | assign sext_ln186_744_fu_18038_p1 = $signed(select_ln90_401_fu_18030_p3);
[2025-10-27 21:47:33,318]       |                                   ^
[2025-10-27 21:47:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15045:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,318] 15045 | assign sext_ln186_745_fu_18042_p1 = $signed(local_temp_V_1026_fu_17618_p4);
[2025-10-27 21:47:33,318]       |                                   ^
[2025-10-27 21:47:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15047:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,318] 15047 | assign sext_ln186_746_fu_18060_p1 = $signed(select_ln90_402_fu_18052_p3);
[2025-10-27 21:47:33,318]       |                                   ^
[2025-10-27 21:47:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15049:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,318] 15049 | assign sext_ln186_747_fu_18064_p1 = $signed(local_temp_V_1027_fu_17628_p4);
[2025-10-27 21:47:33,318]       |                                   ^
[2025-10-27 21:47:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15051:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,318] 15051 | assign sext_ln186_748_fu_18082_p1 = $signed(select_ln90_403_fu_18074_p3);
[2025-10-27 21:47:33,318]       |                                   ^
[2025-10-27 21:47:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15053:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,318] 15053 | assign sext_ln186_749_fu_18086_p1 = $signed(local_temp_V_1028_fu_17638_p4);
[2025-10-27 21:47:33,318]       |                                   ^
[2025-10-27 21:47:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15055:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,318] 15055 | assign sext_ln186_74_fu_5682_p1 = $signed(select_ln90_57_fu_5674_p3);
[2025-10-27 21:47:33,318]       |                                 ^
[2025-10-27 21:47:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15057:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,318] 15057 | assign sext_ln186_750_fu_18104_p1 = $signed(select_ln90_404_fu_18096_p3);
[2025-10-27 21:47:33,318]       |                                   ^
[2025-10-27 21:47:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15059:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,318] 15059 | assign sext_ln186_751_fu_18108_p1 = $signed(local_temp_V_1029_fu_17648_p4);
[2025-10-27 21:47:33,318]       |                                   ^
[2025-10-27 21:47:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15061:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,318] 15061 | assign sext_ln186_752_fu_18126_p1 = $signed(select_ln90_405_fu_18118_p3);
[2025-10-27 21:47:33,318]       |                                   ^
[2025-10-27 21:47:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15063:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,318] 15063 | assign sext_ln186_753_fu_18130_p1 = $signed(local_temp_V_1030_fu_17658_p4);
[2025-10-27 21:47:33,318]       |                                   ^
[2025-10-27 21:47:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15065:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,318] 15065 | assign sext_ln186_754_fu_18148_p1 = $signed(select_ln90_406_fu_18140_p3);
[2025-10-27 21:47:33,318]       |                                   ^
[2025-10-27 21:47:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15067:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,318] 15067 | assign sext_ln186_755_fu_18152_p1 = $signed(local_temp_V_1031_fu_17668_p4);
[2025-10-27 21:47:33,318]       |                                   ^
[2025-10-27 21:47:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15069:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,318] 15069 | assign sext_ln186_756_fu_18170_p1 = $signed(select_ln90_407_fu_18162_p3);
[2025-10-27 21:47:33,318]       |                                   ^
[2025-10-27 21:47:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15071:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,318] 15071 | assign sext_ln186_757_fu_18174_p1 = $signed(local_temp_V_1032_fu_17678_p4);
[2025-10-27 21:47:33,318]       |                                   ^
[2025-10-27 21:47:33,318] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15073:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,318]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,318] 15073 | assign sext_ln186_758_fu_18192_p1 = $signed(select_ln90_408_fu_18184_p3);
[2025-10-27 21:47:33,318]       |                                   ^
[2025-10-27 21:47:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15075:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,319] 15075 | assign sext_ln186_759_fu_18196_p1 = $signed(local_temp_V_1033_fu_17688_p4);
[2025-10-27 21:47:33,319]       |                                   ^
[2025-10-27 21:47:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15077:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,319] 15077 | assign sext_ln186_75_fu_5686_p1 = $signed(local_temp_V_682_fu_5070_p4);
[2025-10-27 21:47:33,319]       |                                 ^
[2025-10-27 21:47:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15079:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,319] 15079 | assign sext_ln186_760_fu_18214_p1 = $signed(select_ln90_409_fu_18206_p3);
[2025-10-27 21:47:33,319]       |                                   ^
[2025-10-27 21:47:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15081:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,319] 15081 | assign sext_ln186_761_fu_18218_p1 = $signed(local_temp_V_1034_fu_17698_p4);
[2025-10-27 21:47:33,319]       |                                   ^
[2025-10-27 21:47:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15083:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,319] 15083 | assign sext_ln186_762_fu_18236_p1 = $signed(select_ln90_410_fu_18228_p3);
[2025-10-27 21:47:33,319]       |                                   ^
[2025-10-27 21:47:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15085:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,319] 15085 | assign sext_ln186_763_fu_18240_p1 = $signed(local_temp_V_1035_fu_17708_p4);
[2025-10-27 21:47:33,319]       |                                   ^
[2025-10-27 21:47:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15087:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,319] 15087 | assign sext_ln186_764_fu_18258_p1 = $signed(select_ln90_411_fu_18250_p3);
[2025-10-27 21:47:33,319]       |                                   ^
[2025-10-27 21:47:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15089:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,319] 15089 | assign sext_ln186_765_fu_18262_p1 = $signed(local_temp_V_1036_fu_17718_p4);
[2025-10-27 21:47:33,319]       |                                   ^
[2025-10-27 21:47:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15091:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,319] 15091 | assign sext_ln186_766_fu_18280_p1 = $signed(select_ln90_412_fu_18272_p3);
[2025-10-27 21:47:33,319]       |                                   ^
[2025-10-27 21:47:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15093:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,319] 15093 | assign sext_ln186_767_fu_18284_p1 = $signed(local_temp_V_1037_fu_17728_p4);
[2025-10-27 21:47:33,319]       |                                   ^
[2025-10-27 21:47:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15095:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,319] 15095 | assign sext_ln186_768_fu_18302_p1 = $signed(select_ln90_413_fu_18294_p3);
[2025-10-27 21:47:33,319]       |                                   ^
[2025-10-27 21:47:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15097:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,319] 15097 | assign sext_ln186_769_fu_18306_p1 = $signed(local_temp_V_1038_fu_17738_p4);
[2025-10-27 21:47:33,319]       |                                   ^
[2025-10-27 21:47:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15099:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,319] 15099 | assign sext_ln186_76_fu_5704_p1 = $signed(select_ln90_58_fu_5696_p3);
[2025-10-27 21:47:33,319]       |                                 ^
[2025-10-27 21:47:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15101:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,319] 15101 | assign sext_ln186_770_fu_18324_p1 = $signed(select_ln90_414_fu_18316_p3);
[2025-10-27 21:47:33,319]       |                                   ^
[2025-10-27 21:47:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15103:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,319] 15103 | assign sext_ln186_771_fu_18328_p1 = $signed(local_temp_V_1039_fu_17748_p4);
[2025-10-27 21:47:33,319]       |                                   ^
[2025-10-27 21:47:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15105:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,319] 15105 | assign sext_ln186_772_fu_18346_p1 = $signed(select_ln90_415_fu_18338_p3);
[2025-10-27 21:47:33,319]       |                                   ^
[2025-10-27 21:47:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15107:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,319] 15107 | assign sext_ln186_773_fu_18350_p1 = $signed(local_temp_V_1040_fu_17758_p4);
[2025-10-27 21:47:33,319]       |                                   ^
[2025-10-27 21:47:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15109:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,319] 15109 | assign sext_ln186_774_fu_18368_p1 = $signed(select_ln90_416_fu_18360_p3);
[2025-10-27 21:47:33,319]       |                                   ^
[2025-10-27 21:47:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15111:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,319] 15111 | assign sext_ln186_775_fu_18372_p1 = $signed(local_temp_V_1041_fu_17768_p4);
[2025-10-27 21:47:33,319]       |                                   ^
[2025-10-27 21:47:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15113:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,319] 15113 | assign sext_ln186_776_fu_18390_p1 = $signed(select_ln90_417_fu_18382_p3);
[2025-10-27 21:47:33,319]       |                                   ^
[2025-10-27 21:47:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15115:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,319] 15115 | assign sext_ln186_777_fu_18394_p1 = $signed(local_temp_V_1042_fu_17778_p4);
[2025-10-27 21:47:33,319]       |                                   ^
[2025-10-27 21:47:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15117:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,319] 15117 | assign sext_ln186_778_fu_18412_p1 = $signed(select_ln90_418_fu_18404_p3);
[2025-10-27 21:47:33,319]       |                                   ^
[2025-10-27 21:47:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15119:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,319] 15119 | assign sext_ln186_779_fu_18416_p1 = $signed(local_temp_V_1043_fu_17788_p4);
[2025-10-27 21:47:33,319]       |                                   ^
[2025-10-27 21:47:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15121:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,319] 15121 | assign sext_ln186_77_fu_5708_p1 = $signed(local_temp_V_683_fu_5080_p4);
[2025-10-27 21:47:33,319]       |                                 ^
[2025-10-27 21:47:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15123:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,319] 15123 | assign sext_ln186_780_fu_18434_p1 = $signed(select_ln90_419_fu_18426_p3);
[2025-10-27 21:47:33,319]       |                                   ^
[2025-10-27 21:47:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15125:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,319]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,319] 15125 | assign sext_ln186_781_fu_18438_p1 = $signed(local_temp_V_1044_fu_17798_p4);
[2025-10-27 21:47:33,319]       |                                   ^
[2025-10-27 21:47:33,319] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15127:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,320] 15127 | assign sext_ln186_782_fu_18456_p1 = $signed(select_ln90_420_fu_18448_p3);
[2025-10-27 21:47:33,320]       |                                   ^
[2025-10-27 21:47:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15129:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,320] 15129 | assign sext_ln186_783_fu_18460_p1 = $signed(local_temp_V_1045_fu_17808_p4);
[2025-10-27 21:47:33,320]       |                                   ^
[2025-10-27 21:47:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15131:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,320] 15131 | assign sext_ln186_784_fu_18478_p1 = $signed(select_ln90_421_fu_18470_p3);
[2025-10-27 21:47:33,320]       |                                   ^
[2025-10-27 21:47:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15133:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,320] 15133 | assign sext_ln186_785_fu_18482_p1 = $signed(local_temp_V_1046_fu_17818_p4);
[2025-10-27 21:47:33,320]       |                                   ^
[2025-10-27 21:47:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15135:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,320] 15135 | assign sext_ln186_786_fu_18500_p1 = $signed(select_ln90_422_fu_18492_p3);
[2025-10-27 21:47:33,320]       |                                   ^
[2025-10-27 21:47:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15137:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,320] 15137 | assign sext_ln186_787_fu_18504_p1 = $signed(local_temp_V_1047_fu_17828_p4);
[2025-10-27 21:47:33,320]       |                                   ^
[2025-10-27 21:47:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15139:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,320] 15139 | assign sext_ln186_788_fu_18522_p1 = $signed(select_ln90_423_fu_18514_p3);
[2025-10-27 21:47:33,320]       |                                   ^
[2025-10-27 21:47:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15141:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,320] 15141 | assign sext_ln186_789_fu_18526_p1 = $signed(local_temp_V_1048_fu_17838_p4);
[2025-10-27 21:47:33,320]       |                                   ^
[2025-10-27 21:47:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15143:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,320] 15143 | assign sext_ln186_78_fu_5726_p1 = $signed(select_ln90_59_fu_5718_p3);
[2025-10-27 21:47:33,320]       |                                 ^
[2025-10-27 21:47:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15145:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,320] 15145 | assign sext_ln186_790_fu_18544_p1 = $signed(select_ln90_424_fu_18536_p3);
[2025-10-27 21:47:33,320]       |                                   ^
[2025-10-27 21:47:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15147:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,320] 15147 | assign sext_ln186_791_fu_18548_p1 = $signed(local_temp_V_1049_fu_17848_p4);
[2025-10-27 21:47:33,320]       |                                   ^
[2025-10-27 21:47:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15149:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,320] 15149 | assign sext_ln186_792_fu_18566_p1 = $signed(select_ln90_425_fu_18558_p3);
[2025-10-27 21:47:33,320]       |                                   ^
[2025-10-27 21:47:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15151:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,320] 15151 | assign sext_ln186_793_fu_18570_p1 = $signed(local_temp_V_1050_fu_17858_p4);
[2025-10-27 21:47:33,320]       |                                   ^
[2025-10-27 21:47:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15153:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,320] 15153 | assign sext_ln186_794_fu_18588_p1 = $signed(select_ln90_426_fu_18580_p3);
[2025-10-27 21:47:33,320]       |                                   ^
[2025-10-27 21:47:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15155:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,320] 15155 | assign sext_ln186_795_fu_18592_p1 = $signed(local_temp_V_1051_fu_17868_p4);
[2025-10-27 21:47:33,320]       |                                   ^
[2025-10-27 21:47:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15157:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,320] 15157 | assign sext_ln186_796_fu_18610_p1 = $signed(select_ln90_427_fu_18602_p3);
[2025-10-27 21:47:33,320]       |                                   ^
[2025-10-27 21:47:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15159:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,320] 15159 | assign sext_ln186_797_fu_18614_p1 = $signed(local_temp_V_1052_fu_17878_p4);
[2025-10-27 21:47:33,320]       |                                   ^
[2025-10-27 21:47:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15161:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,320] 15161 | assign sext_ln186_798_fu_18632_p1 = $signed(select_ln90_428_fu_18624_p3);
[2025-10-27 21:47:33,320]       |                                   ^
[2025-10-27 21:47:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15163:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,320] 15163 | assign sext_ln186_799_fu_18636_p1 = $signed(local_temp_V_1053_fu_17888_p4);
[2025-10-27 21:47:33,320]       |                                   ^
[2025-10-27 21:47:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15165:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,320] 15165 | assign sext_ln186_79_fu_5730_p1 = $signed(local_temp_V_684_fu_5090_p4);
[2025-10-27 21:47:33,320]       |                                 ^
[2025-10-27 21:47:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15167:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,320] 15167 | assign sext_ln186_7_fu_3806_p1 = $signed(local_temp_V_632_fu_3246_p4);
[2025-10-27 21:47:33,320]       |                                ^
[2025-10-27 21:47:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15169:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,320] 15169 | assign sext_ln186_800_fu_18654_p1 = $signed(select_ln90_429_fu_18646_p3);
[2025-10-27 21:47:33,320]       |                                   ^
[2025-10-27 21:47:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15171:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,320] 15171 | assign sext_ln186_801_fu_18658_p1 = $signed(local_temp_V_1054_fu_17898_p4);
[2025-10-27 21:47:33,320]       |                                   ^
[2025-10-27 21:47:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15173:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,320] 15173 | assign sext_ln186_802_fu_18676_p1 = $signed(select_ln90_430_fu_18668_p3);
[2025-10-27 21:47:33,320]       |                                   ^
[2025-10-27 21:47:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15175:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,320] 15175 | assign sext_ln186_803_fu_18680_p1 = $signed(local_temp_V_1055_fu_17908_p4);
[2025-10-27 21:47:33,320]       |                                   ^
[2025-10-27 21:47:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15177:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,320] 15177 | assign sext_ln186_804_fu_18698_p1 = $signed(select_ln90_431_fu_18690_p3);
[2025-10-27 21:47:33,320]       |                                   ^
[2025-10-27 21:47:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15179:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,320]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,320] 15179 | assign sext_ln186_805_fu_18702_p1 = $signed(local_temp_V_1056_fu_17918_p4);
[2025-10-27 21:47:33,320]       |                                   ^
[2025-10-27 21:47:33,320] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15181:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,321] 15181 | assign sext_ln186_806_fu_18720_p1 = $signed(select_ln90_432_fu_18712_p3);
[2025-10-27 21:47:33,321]       |                                   ^
[2025-10-27 21:47:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15183:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,321] 15183 | assign sext_ln186_807_fu_18724_p1 = $signed(local_temp_V_1057_fu_17928_p4);
[2025-10-27 21:47:33,321]       |                                   ^
[2025-10-27 21:47:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15185:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,321] 15185 | assign sext_ln186_808_fu_18742_p1 = $signed(select_ln90_433_fu_18734_p3);
[2025-10-27 21:47:33,321]       |                                   ^
[2025-10-27 21:47:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15187:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,321] 15187 | assign sext_ln186_809_fu_18746_p1 = $signed(local_temp_V_1058_fu_17938_p4);
[2025-10-27 21:47:33,321]       |                                   ^
[2025-10-27 21:47:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15189:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,321] 15189 | assign sext_ln186_80_fu_5748_p1 = $signed(select_ln90_60_fu_5740_p3);
[2025-10-27 21:47:33,321]       |                                 ^
[2025-10-27 21:47:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15191:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,321] 15191 | assign sext_ln186_810_fu_18764_p1 = $signed(select_ln90_434_fu_18756_p3);
[2025-10-27 21:47:33,321]       |                                   ^
[2025-10-27 21:47:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15193:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,321] 15193 | assign sext_ln186_811_fu_18768_p1 = $signed(local_temp_V_1059_fu_17948_p4);
[2025-10-27 21:47:33,321]       |                                   ^
[2025-10-27 21:47:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15195:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,321] 15195 | assign sext_ln186_812_fu_18786_p1 = $signed(select_ln90_435_fu_18778_p3);
[2025-10-27 21:47:33,321]       |                                   ^
[2025-10-27 21:47:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15197:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,321] 15197 | assign sext_ln186_813_fu_18790_p1 = $signed(local_temp_V_1060_fu_17958_p4);
[2025-10-27 21:47:33,321]       |                                   ^
[2025-10-27 21:47:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15199:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,321] 15199 | assign sext_ln186_814_fu_18808_p1 = $signed(select_ln90_436_fu_18800_p3);
[2025-10-27 21:47:33,321]       |                                   ^
[2025-10-27 21:47:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15201:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,321] 15201 | assign sext_ln186_815_fu_18812_p1 = $signed(local_temp_V_1061_fu_17968_p4);
[2025-10-27 21:47:33,321]       |                                   ^
[2025-10-27 21:47:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15203:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,321] 15203 | assign sext_ln186_816_fu_18822_p1 = $signed(local_temp_V_1062_fu_17978_p4);
[2025-10-27 21:47:33,321]       |                                   ^
[2025-10-27 21:47:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15205:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,321] 15205 | assign sext_ln186_817_fu_18840_p1 = $signed(select_ln90_438_fu_18832_p3);
[2025-10-27 21:47:33,321]       |                                   ^
[2025-10-27 21:47:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15207:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,321] 15207 | assign sext_ln186_818_fu_18844_p1 = $signed(local_temp_V_1063_fu_17988_p4);
[2025-10-27 21:47:33,321]       |                                   ^
[2025-10-27 21:47:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15209:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,321] 15209 | assign sext_ln186_819_fu_19410_p1 = $signed(local_temp_V_1064_fu_19010_p4);
[2025-10-27 21:47:33,321]       |                                   ^
[2025-10-27 21:47:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15211:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,321] 15211 | assign sext_ln186_81_fu_5752_p1 = $signed(local_temp_V_685_fu_5100_p4);
[2025-10-27 21:47:33,321]       |                                 ^
[2025-10-27 21:47:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15213:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,321] 15213 | assign sext_ln186_820_fu_19428_p1 = $signed(select_ln90_440_fu_19420_p3);
[2025-10-27 21:47:33,321]       |                                   ^
[2025-10-27 21:47:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15215:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,321] 15215 | assign sext_ln186_821_fu_19432_p1 = $signed(local_temp_V_1065_fu_19020_p4);
[2025-10-27 21:47:33,321]       |                                   ^
[2025-10-27 21:47:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15217:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,321] 15217 | assign sext_ln186_822_fu_19450_p1 = $signed(select_ln90_441_fu_19442_p3);
[2025-10-27 21:47:33,321]       |                                   ^
[2025-10-27 21:47:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15219:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,321] 15219 | assign sext_ln186_823_fu_19454_p1 = $signed(local_temp_V_1066_fu_19030_p4);
[2025-10-27 21:47:33,321]       |                                   ^
[2025-10-27 21:47:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15221:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,321] 15221 | assign sext_ln186_824_fu_19472_p1 = $signed(select_ln90_442_fu_19464_p3);
[2025-10-27 21:47:33,321]       |                                   ^
[2025-10-27 21:47:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15223:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,321] 15223 | assign sext_ln186_825_fu_19476_p1 = $signed(local_temp_V_1067_fu_19040_p4);
[2025-10-27 21:47:33,321]       |                                   ^
[2025-10-27 21:47:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15225:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,321] 15225 | assign sext_ln186_826_fu_19494_p1 = $signed(select_ln90_443_fu_19486_p3);
[2025-10-27 21:47:33,321]       |                                   ^
[2025-10-27 21:47:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15227:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,321] 15227 | assign sext_ln186_827_fu_19498_p1 = $signed(local_temp_V_1068_fu_19050_p4);
[2025-10-27 21:47:33,321]       |                                   ^
[2025-10-27 21:47:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15229:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,321] 15229 | assign sext_ln186_828_fu_19516_p1 = $signed(select_ln90_444_fu_19508_p3);
[2025-10-27 21:47:33,321]       |                                   ^
[2025-10-27 21:47:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15231:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,321] 15231 | assign sext_ln186_829_fu_19520_p1 = $signed(local_temp_V_1069_fu_19060_p4);
[2025-10-27 21:47:33,321]       |                                   ^
[2025-10-27 21:47:33,321] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15233:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,321]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,321] 15233 | assign sext_ln186_82_fu_5770_p1 = $signed(select_ln90_61_fu_5762_p3);
[2025-10-27 21:47:33,321]       |                                 ^
[2025-10-27 21:47:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15235:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,322] 15235 | assign sext_ln186_830_fu_19538_p1 = $signed(select_ln90_445_fu_19530_p3);
[2025-10-27 21:47:33,322]       |                                   ^
[2025-10-27 21:47:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15237:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,322] 15237 | assign sext_ln186_831_fu_19542_p1 = $signed(local_temp_V_1070_fu_19070_p4);
[2025-10-27 21:47:33,322]       |                                   ^
[2025-10-27 21:47:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15239:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,322] 15239 | assign sext_ln186_832_fu_19560_p1 = $signed(select_ln90_446_fu_19552_p3);
[2025-10-27 21:47:33,322]       |                                   ^
[2025-10-27 21:47:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15241:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,322] 15241 | assign sext_ln186_833_fu_19564_p1 = $signed(local_temp_V_1071_fu_19080_p4);
[2025-10-27 21:47:33,322]       |                                   ^
[2025-10-27 21:47:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15243:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,322] 15243 | assign sext_ln186_834_fu_19582_p1 = $signed(select_ln90_447_fu_19574_p3);
[2025-10-27 21:47:33,322]       |                                   ^
[2025-10-27 21:47:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15245:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,322] 15245 | assign sext_ln186_835_fu_19586_p1 = $signed(local_temp_V_1072_fu_19090_p4);
[2025-10-27 21:47:33,322]       |                                   ^
[2025-10-27 21:47:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15247:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,322] 15247 | assign sext_ln186_836_fu_19604_p1 = $signed(select_ln90_448_fu_19596_p3);
[2025-10-27 21:47:33,322]       |                                   ^
[2025-10-27 21:47:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15249:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,322] 15249 | assign sext_ln186_837_fu_19608_p1 = $signed(local_temp_V_1073_fu_19100_p4);
[2025-10-27 21:47:33,322]       |                                   ^
[2025-10-27 21:47:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15251:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,322] 15251 | assign sext_ln186_838_fu_19626_p1 = $signed(select_ln90_449_fu_19618_p3);
[2025-10-27 21:47:33,322]       |                                   ^
[2025-10-27 21:47:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15253:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,322] 15253 | assign sext_ln186_839_fu_19630_p1 = $signed(local_temp_V_1074_fu_19110_p4);
[2025-10-27 21:47:33,322]       |                                   ^
[2025-10-27 21:47:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15255:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,322] 15255 | assign sext_ln186_83_fu_5774_p1 = $signed(local_temp_V_686_fu_5110_p4);
[2025-10-27 21:47:33,322]       |                                 ^
[2025-10-27 21:47:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15257:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,322] 15257 | assign sext_ln186_840_fu_19648_p1 = $signed(select_ln90_450_fu_19640_p3);
[2025-10-27 21:47:33,322]       |                                   ^
[2025-10-27 21:47:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15259:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,322] 15259 | assign sext_ln186_841_fu_19652_p1 = $signed(local_temp_V_1075_fu_19120_p4);
[2025-10-27 21:47:33,322]       |                                   ^
[2025-10-27 21:47:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15261:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,322] 15261 | assign sext_ln186_842_fu_19670_p1 = $signed(select_ln90_451_fu_19662_p3);
[2025-10-27 21:47:33,322]       |                                   ^
[2025-10-27 21:47:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15263:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,322] 15263 | assign sext_ln186_843_fu_19674_p1 = $signed(local_temp_V_1076_fu_19130_p4);
[2025-10-27 21:47:33,322]       |                                   ^
[2025-10-27 21:47:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15265:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,322] 15265 | assign sext_ln186_844_fu_19692_p1 = $signed(select_ln90_452_fu_19684_p3);
[2025-10-27 21:47:33,322]       |                                   ^
[2025-10-27 21:47:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15267:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,322] 15267 | assign sext_ln186_845_fu_19696_p1 = $signed(local_temp_V_1077_fu_19140_p4);
[2025-10-27 21:47:33,322]       |                                   ^
[2025-10-27 21:47:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15269:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,322] 15269 | assign sext_ln186_846_fu_19714_p1 = $signed(select_ln90_453_fu_19706_p3);
[2025-10-27 21:47:33,322]       |                                   ^
[2025-10-27 21:47:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15271:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,322] 15271 | assign sext_ln186_847_fu_19718_p1 = $signed(local_temp_V_1078_fu_19150_p4);
[2025-10-27 21:47:33,322]       |                                   ^
[2025-10-27 21:47:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15273:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,322] 15273 | assign sext_ln186_848_fu_19736_p1 = $signed(select_ln90_454_fu_19728_p3);
[2025-10-27 21:47:33,322]       |                                   ^
[2025-10-27 21:47:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15275:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,322] 15275 | assign sext_ln186_849_fu_19740_p1 = $signed(local_temp_V_1079_fu_19160_p4);
[2025-10-27 21:47:33,322]       |                                   ^
[2025-10-27 21:47:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15277:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,322] 15277 | assign sext_ln186_84_fu_5792_p1 = $signed(select_ln90_62_fu_5784_p3);
[2025-10-27 21:47:33,322]       |                                 ^
[2025-10-27 21:47:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15279:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,322] 15279 | assign sext_ln186_850_fu_19758_p1 = $signed(select_ln90_455_fu_19750_p3);
[2025-10-27 21:47:33,322]       |                                   ^
[2025-10-27 21:47:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15281:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,322] 15281 | assign sext_ln186_851_fu_19762_p1 = $signed(local_temp_V_1080_fu_19170_p4);
[2025-10-27 21:47:33,322]       |                                   ^
[2025-10-27 21:47:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15283:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,322] 15283 | assign sext_ln186_852_fu_19780_p1 = $signed(select_ln90_456_fu_19772_p3);
[2025-10-27 21:47:33,322]       |                                   ^
[2025-10-27 21:47:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15285:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,322] 15285 | assign sext_ln186_853_fu_19784_p1 = $signed(local_temp_V_1081_fu_19180_p4);
[2025-10-27 21:47:33,322]       |                                   ^
[2025-10-27 21:47:33,322] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15287:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,322]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,323] 15287 | assign sext_ln186_854_fu_19802_p1 = $signed(select_ln90_457_fu_19794_p3);
[2025-10-27 21:47:33,323]       |                                   ^
[2025-10-27 21:47:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15289:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,323] 15289 | assign sext_ln186_855_fu_19806_p1 = $signed(local_temp_V_1082_fu_19190_p4);
[2025-10-27 21:47:33,323]       |                                   ^
[2025-10-27 21:47:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15291:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,323] 15291 | assign sext_ln186_856_fu_19824_p1 = $signed(select_ln90_458_fu_19816_p3);
[2025-10-27 21:47:33,323]       |                                   ^
[2025-10-27 21:47:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15293:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,323] 15293 | assign sext_ln186_857_fu_19828_p1 = $signed(local_temp_V_1083_fu_19200_p4);
[2025-10-27 21:47:33,323]       |                                   ^
[2025-10-27 21:47:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15295:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,323] 15295 | assign sext_ln186_858_fu_19846_p1 = $signed(select_ln90_459_fu_19838_p3);
[2025-10-27 21:47:33,323]       |                                   ^
[2025-10-27 21:47:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15297:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,323] 15297 | assign sext_ln186_859_fu_19850_p1 = $signed(local_temp_V_1084_fu_19210_p4);
[2025-10-27 21:47:33,323]       |                                   ^
[2025-10-27 21:47:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15299:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,323] 15299 | assign sext_ln186_85_fu_5796_p1 = $signed(local_temp_V_687_fu_5120_p4);
[2025-10-27 21:47:33,323]       |                                 ^
[2025-10-27 21:47:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15301:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,323] 15301 | assign sext_ln186_860_fu_19868_p1 = $signed(select_ln90_460_fu_19860_p3);
[2025-10-27 21:47:33,323]       |                                   ^
[2025-10-27 21:47:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15303:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,323] 15303 | assign sext_ln186_861_fu_19872_p1 = $signed(local_temp_V_1085_fu_19220_p4);
[2025-10-27 21:47:33,323]       |                                   ^
[2025-10-27 21:47:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15305:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,323] 15305 | assign sext_ln186_862_fu_19890_p1 = $signed(select_ln90_461_fu_19882_p3);
[2025-10-27 21:47:33,323]       |                                   ^
[2025-10-27 21:47:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15307:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,323] 15307 | assign sext_ln186_863_fu_19894_p1 = $signed(local_temp_V_1086_fu_19230_p4);
[2025-10-27 21:47:33,323]       |                                   ^
[2025-10-27 21:47:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15309:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,323] 15309 | assign sext_ln186_864_fu_19912_p1 = $signed(select_ln90_462_fu_19904_p3);
[2025-10-27 21:47:33,323]       |                                   ^
[2025-10-27 21:47:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15311:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,323] 15311 | assign sext_ln186_865_fu_19916_p1 = $signed(local_temp_V_1087_fu_19240_p4);
[2025-10-27 21:47:33,323]       |                                   ^
[2025-10-27 21:47:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15313:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,323] 15313 | assign sext_ln186_866_fu_19934_p1 = $signed(select_ln90_463_fu_19926_p3);
[2025-10-27 21:47:33,323]       |                                   ^
[2025-10-27 21:47:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15315:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,323] 15315 | assign sext_ln186_867_fu_19938_p1 = $signed(local_temp_V_1088_fu_19250_p4);
[2025-10-27 21:47:33,323]       |                                   ^
[2025-10-27 21:47:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15317:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,323] 15317 | assign sext_ln186_868_fu_19956_p1 = $signed(select_ln90_464_fu_19948_p3);
[2025-10-27 21:47:33,323]       |                                   ^
[2025-10-27 21:47:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15319:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,323] 15319 | assign sext_ln186_869_fu_19960_p1 = $signed(local_temp_V_1089_fu_19260_p4);
[2025-10-27 21:47:33,323]       |                                   ^
[2025-10-27 21:47:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15321:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,323] 15321 | assign sext_ln186_86_fu_5814_p1 = $signed(select_ln90_63_fu_5806_p3);
[2025-10-27 21:47:33,323]       |                                 ^
[2025-10-27 21:47:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15323:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,323] 15323 | assign sext_ln186_870_fu_19978_p1 = $signed(select_ln90_465_fu_19970_p3);
[2025-10-27 21:47:33,323]       |                                   ^
[2025-10-27 21:47:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15325:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,323] 15325 | assign sext_ln186_871_fu_19982_p1 = $signed(local_temp_V_1090_fu_19270_p4);
[2025-10-27 21:47:33,323]       |                                   ^
[2025-10-27 21:47:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15327:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,323] 15327 | assign sext_ln186_872_fu_20000_p1 = $signed(select_ln90_466_fu_19992_p3);
[2025-10-27 21:47:33,323]       |                                   ^
[2025-10-27 21:47:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15329:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,323] 15329 | assign sext_ln186_873_fu_20004_p1 = $signed(local_temp_V_1091_fu_19280_p4);
[2025-10-27 21:47:33,323]       |                                   ^
[2025-10-27 21:47:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15331:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,323] 15331 | assign sext_ln186_874_fu_20022_p1 = $signed(select_ln90_467_fu_20014_p3);
[2025-10-27 21:47:33,323]       |                                   ^
[2025-10-27 21:47:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15333:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,323] 15333 | assign sext_ln186_875_fu_20026_p1 = $signed(local_temp_V_1092_fu_19290_p4);
[2025-10-27 21:47:33,323]       |                                   ^
[2025-10-27 21:47:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15335:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,323] 15335 | assign sext_ln186_876_fu_20044_p1 = $signed(select_ln90_468_fu_20036_p3);
[2025-10-27 21:47:33,323]       |                                   ^
[2025-10-27 21:47:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15337:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,323] 15337 | assign sext_ln186_877_fu_20048_p1 = $signed(local_temp_V_1093_fu_19300_p4);
[2025-10-27 21:47:33,323]       |                                   ^
[2025-10-27 21:47:33,323] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15339:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,323]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,323] 15339 | assign sext_ln186_878_fu_20066_p1 = $signed(select_ln90_469_fu_20058_p3);
[2025-10-27 21:47:33,323]       |                                   ^
[2025-10-27 21:47:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15341:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,324] 15341 | assign sext_ln186_879_fu_20070_p1 = $signed(local_temp_V_1094_fu_19310_p4);
[2025-10-27 21:47:33,324]       |                                   ^
[2025-10-27 21:47:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15343:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,324] 15343 | assign sext_ln186_87_fu_5818_p1 = $signed(local_temp_V_688_fu_5130_p4);
[2025-10-27 21:47:33,324]       |                                 ^
[2025-10-27 21:47:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15345:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,324] 15345 | assign sext_ln186_880_fu_20088_p1 = $signed(select_ln90_470_fu_20080_p3);
[2025-10-27 21:47:33,324]       |                                   ^
[2025-10-27 21:47:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15347:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,324] 15347 | assign sext_ln186_881_fu_20092_p1 = $signed(local_temp_V_1095_fu_19320_p4);
[2025-10-27 21:47:33,324]       |                                   ^
[2025-10-27 21:47:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15349:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,324] 15349 | assign sext_ln186_882_fu_20110_p1 = $signed(select_ln90_471_fu_20102_p3);
[2025-10-27 21:47:33,324]       |                                   ^
[2025-10-27 21:47:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15351:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,324] 15351 | assign sext_ln186_883_fu_20114_p1 = $signed(local_temp_V_1096_fu_19330_p4);
[2025-10-27 21:47:33,324]       |                                   ^
[2025-10-27 21:47:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15353:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,324] 15353 | assign sext_ln186_884_fu_20132_p1 = $signed(select_ln90_472_fu_20124_p3);
[2025-10-27 21:47:33,324]       |                                   ^
[2025-10-27 21:47:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15355:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,324] 15355 | assign sext_ln186_885_fu_20136_p1 = $signed(local_temp_V_1097_fu_19340_p4);
[2025-10-27 21:47:33,324]       |                                   ^
[2025-10-27 21:47:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15357:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,324] 15357 | assign sext_ln186_886_fu_20154_p1 = $signed(select_ln90_473_fu_20146_p3);
[2025-10-27 21:47:33,324]       |                                   ^
[2025-10-27 21:47:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15359:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,324] 15359 | assign sext_ln186_887_fu_20158_p1 = $signed(local_temp_V_1098_fu_19350_p4);
[2025-10-27 21:47:33,324]       |                                   ^
[2025-10-27 21:47:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15361:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,324] 15361 | assign sext_ln186_888_fu_20176_p1 = $signed(select_ln90_474_fu_20168_p3);
[2025-10-27 21:47:33,324]       |                                   ^
[2025-10-27 21:47:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15363:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,324] 15363 | assign sext_ln186_889_fu_20180_p1 = $signed(local_temp_V_1099_fu_19360_p4);
[2025-10-27 21:47:33,324]       |                                   ^
[2025-10-27 21:47:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15365:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,324] 15365 | assign sext_ln186_88_fu_5836_p1 = $signed(select_ln90_64_fu_5828_p3);
[2025-10-27 21:47:33,324]       |                                 ^
[2025-10-27 21:47:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15367:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,324] 15367 | assign sext_ln186_890_fu_20198_p1 = $signed(select_ln90_475_fu_20190_p3);
[2025-10-27 21:47:33,324]       |                                   ^
[2025-10-27 21:47:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15369:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,324] 15369 | assign sext_ln186_891_fu_20202_p1 = $signed(local_temp_V_1100_fu_19370_p4);
[2025-10-27 21:47:33,324]       |                                   ^
[2025-10-27 21:47:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15371:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,324] 15371 | assign sext_ln186_892_fu_20220_p1 = $signed(select_ln90_476_fu_20212_p3);
[2025-10-27 21:47:33,324]       |                                   ^
[2025-10-27 21:47:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15373:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,324] 15373 | assign sext_ln186_893_fu_20224_p1 = $signed(local_temp_V_1101_fu_19380_p4);
[2025-10-27 21:47:33,324]       |                                   ^
[2025-10-27 21:47:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15375:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,324] 15375 | assign sext_ln186_894_fu_20234_p1 = $signed(local_temp_V_1102_fu_19390_p4);
[2025-10-27 21:47:33,324]       |                                   ^
[2025-10-27 21:47:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15377:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,324] 15377 | assign sext_ln186_895_fu_20252_p1 = $signed(select_ln90_478_fu_20244_p3);
[2025-10-27 21:47:33,324]       |                                   ^
[2025-10-27 21:47:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15379:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,324] 15379 | assign sext_ln186_896_fu_20256_p1 = $signed(local_temp_V_1103_fu_19400_p4);
[2025-10-27 21:47:33,324]       |                                   ^
[2025-10-27 21:47:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15381:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,324] 15381 | assign sext_ln186_897_fu_20822_p1 = $signed(local_temp_V_1104_fu_20422_p4);
[2025-10-27 21:47:33,324]       |                                   ^
[2025-10-27 21:47:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15383:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,324] 15383 | assign sext_ln186_898_fu_20840_p1 = $signed(select_ln90_480_fu_20832_p3);
[2025-10-27 21:47:33,324]       |                                   ^
[2025-10-27 21:47:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15385:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,324] 15385 | assign sext_ln186_899_fu_20844_p1 = $signed(local_temp_V_1105_fu_20432_p4);
[2025-10-27 21:47:33,324]       |                                   ^
[2025-10-27 21:47:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15387:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,324] 15387 | assign sext_ln186_89_fu_5840_p1 = $signed(local_temp_V_689_fu_5140_p4);
[2025-10-27 21:47:33,324]       |                                 ^
[2025-10-27 21:47:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15389:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,324] 15389 | assign sext_ln186_8_fu_3836_p1 = $signed(local_temp_V_633_fu_3256_p4);
[2025-10-27 21:47:33,324]       |                                ^
[2025-10-27 21:47:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15391:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,324] 15391 | assign sext_ln186_900_fu_20862_p1 = $signed(select_ln90_481_fu_20854_p3);
[2025-10-27 21:47:33,324]       |                                   ^
[2025-10-27 21:47:33,324] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15393:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,324]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,324] 15393 | assign sext_ln186_901_fu_20866_p1 = $signed(local_temp_V_1106_fu_20442_p4);
[2025-10-27 21:47:33,325]       |                                   ^
[2025-10-27 21:47:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15395:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,325] 15395 | assign sext_ln186_902_fu_20884_p1 = $signed(select_ln90_482_fu_20876_p3);
[2025-10-27 21:47:33,325]       |                                   ^
[2025-10-27 21:47:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15397:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,325] 15397 | assign sext_ln186_903_fu_20888_p1 = $signed(local_temp_V_1107_fu_20452_p4);
[2025-10-27 21:47:33,325]       |                                   ^
[2025-10-27 21:47:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15399:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,325] 15399 | assign sext_ln186_904_fu_20906_p1 = $signed(select_ln90_483_fu_20898_p3);
[2025-10-27 21:47:33,325]       |                                   ^
[2025-10-27 21:47:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15401:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,325] 15401 | assign sext_ln186_905_fu_20910_p1 = $signed(local_temp_V_1108_fu_20462_p4);
[2025-10-27 21:47:33,325]       |                                   ^
[2025-10-27 21:47:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15403:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,325] 15403 | assign sext_ln186_906_fu_20928_p1 = $signed(select_ln90_484_fu_20920_p3);
[2025-10-27 21:47:33,325]       |                                   ^
[2025-10-27 21:47:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15405:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,325] 15405 | assign sext_ln186_907_fu_20932_p1 = $signed(local_temp_V_1109_fu_20472_p4);
[2025-10-27 21:47:33,325]       |                                   ^
[2025-10-27 21:47:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15407:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,325] 15407 | assign sext_ln186_908_fu_20950_p1 = $signed(select_ln90_485_fu_20942_p3);
[2025-10-27 21:47:33,325]       |                                   ^
[2025-10-27 21:47:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15409:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,325] 15409 | assign sext_ln186_909_fu_20954_p1 = $signed(local_temp_V_1110_fu_20482_p4);
[2025-10-27 21:47:33,325]       |                                   ^
[2025-10-27 21:47:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15411:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,325] 15411 | assign sext_ln186_90_fu_5858_p1 = $signed(select_ln90_65_fu_5850_p3);
[2025-10-27 21:47:33,325]       |                                 ^
[2025-10-27 21:47:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15413:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,325] 15413 | assign sext_ln186_910_fu_20972_p1 = $signed(select_ln90_486_fu_20964_p3);
[2025-10-27 21:47:33,325]       |                                   ^
[2025-10-27 21:47:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15415:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,325] 15415 | assign sext_ln186_911_fu_20976_p1 = $signed(local_temp_V_1111_fu_20492_p4);
[2025-10-27 21:47:33,325]       |                                   ^
[2025-10-27 21:47:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15417:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,325] 15417 | assign sext_ln186_912_fu_20994_p1 = $signed(select_ln90_487_fu_20986_p3);
[2025-10-27 21:47:33,325]       |                                   ^
[2025-10-27 21:47:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15419:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,325] 15419 | assign sext_ln186_913_fu_20998_p1 = $signed(local_temp_V_1112_fu_20502_p4);
[2025-10-27 21:47:33,325]       |                                   ^
[2025-10-27 21:47:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15421:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,325] 15421 | assign sext_ln186_914_fu_21016_p1 = $signed(select_ln90_488_fu_21008_p3);
[2025-10-27 21:47:33,325]       |                                   ^
[2025-10-27 21:47:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15423:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,325] 15423 | assign sext_ln186_915_fu_21020_p1 = $signed(local_temp_V_1113_fu_20512_p4);
[2025-10-27 21:47:33,325]       |                                   ^
[2025-10-27 21:47:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15425:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,325] 15425 | assign sext_ln186_916_fu_21038_p1 = $signed(select_ln90_489_fu_21030_p3);
[2025-10-27 21:47:33,325]       |                                   ^
[2025-10-27 21:47:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15427:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,325] 15427 | assign sext_ln186_917_fu_21042_p1 = $signed(local_temp_V_1114_fu_20522_p4);
[2025-10-27 21:47:33,325]       |                                   ^
[2025-10-27 21:47:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15429:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,325] 15429 | assign sext_ln186_918_fu_21060_p1 = $signed(select_ln90_490_fu_21052_p3);
[2025-10-27 21:47:33,325]       |                                   ^
[2025-10-27 21:47:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15431:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,325] 15431 | assign sext_ln186_919_fu_21064_p1 = $signed(local_temp_V_1115_fu_20532_p4);
[2025-10-27 21:47:33,325]       |                                   ^
[2025-10-27 21:47:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15433:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,325] 15433 | assign sext_ln186_91_fu_5862_p1 = $signed(local_temp_V_690_fu_5150_p4);
[2025-10-27 21:47:33,325]       |                                 ^
[2025-10-27 21:47:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15435:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,325] 15435 | assign sext_ln186_920_fu_21082_p1 = $signed(select_ln90_491_fu_21074_p3);
[2025-10-27 21:47:33,325]       |                                   ^
[2025-10-27 21:47:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15437:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,325] 15437 | assign sext_ln186_921_fu_21086_p1 = $signed(local_temp_V_1116_fu_20542_p4);
[2025-10-27 21:47:33,325]       |                                   ^
[2025-10-27 21:47:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15439:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,325] 15439 | assign sext_ln186_922_fu_21104_p1 = $signed(select_ln90_492_fu_21096_p3);
[2025-10-27 21:47:33,325]       |                                   ^
[2025-10-27 21:47:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15441:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,325] 15441 | assign sext_ln186_923_fu_21108_p1 = $signed(local_temp_V_1117_fu_20552_p4);
[2025-10-27 21:47:33,325]       |                                   ^
[2025-10-27 21:47:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15443:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,325] 15443 | assign sext_ln186_924_fu_21126_p1 = $signed(select_ln90_493_fu_21118_p3);
[2025-10-27 21:47:33,325]       |                                   ^
[2025-10-27 21:47:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15445:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,325] 15445 | assign sext_ln186_925_fu_21130_p1 = $signed(local_temp_V_1118_fu_20562_p4);
[2025-10-27 21:47:33,325]       |                                   ^
[2025-10-27 21:47:33,325] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15447:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,325]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,326] 15447 | assign sext_ln186_926_fu_21148_p1 = $signed(select_ln90_494_fu_21140_p3);
[2025-10-27 21:47:33,326]       |                                   ^
[2025-10-27 21:47:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15449:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,326] 15449 | assign sext_ln186_927_fu_21152_p1 = $signed(local_temp_V_1119_fu_20572_p4);
[2025-10-27 21:47:33,326]       |                                   ^
[2025-10-27 21:47:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15451:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,326] 15451 | assign sext_ln186_928_fu_21170_p1 = $signed(select_ln90_495_fu_21162_p3);
[2025-10-27 21:47:33,326]       |                                   ^
[2025-10-27 21:47:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15453:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,326] 15453 | assign sext_ln186_929_fu_21174_p1 = $signed(local_temp_V_1120_fu_20582_p4);
[2025-10-27 21:47:33,326]       |                                   ^
[2025-10-27 21:47:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15455:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,326] 15455 | assign sext_ln186_92_fu_5880_p1 = $signed(select_ln90_66_fu_5872_p3);
[2025-10-27 21:47:33,326]       |                                 ^
[2025-10-27 21:47:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15457:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,326] 15457 | assign sext_ln186_930_fu_21192_p1 = $signed(select_ln90_496_fu_21184_p3);
[2025-10-27 21:47:33,326]       |                                   ^
[2025-10-27 21:47:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15459:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,326] 15459 | assign sext_ln186_931_fu_21196_p1 = $signed(local_temp_V_1121_fu_20592_p4);
[2025-10-27 21:47:33,326]       |                                   ^
[2025-10-27 21:47:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15461:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,326] 15461 | assign sext_ln186_932_fu_21214_p1 = $signed(select_ln90_497_fu_21206_p3);
[2025-10-27 21:47:33,326]       |                                   ^
[2025-10-27 21:47:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15463:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,326] 15463 | assign sext_ln186_933_fu_21218_p1 = $signed(local_temp_V_1122_fu_20602_p4);
[2025-10-27 21:47:33,326]       |                                   ^
[2025-10-27 21:47:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15465:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,326] 15465 | assign sext_ln186_934_fu_21236_p1 = $signed(select_ln90_498_fu_21228_p3);
[2025-10-27 21:47:33,326]       |                                   ^
[2025-10-27 21:47:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15467:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,326] 15467 | assign sext_ln186_935_fu_21240_p1 = $signed(local_temp_V_1123_fu_20612_p4);
[2025-10-27 21:47:33,326]       |                                   ^
[2025-10-27 21:47:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15469:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,326] 15469 | assign sext_ln186_936_fu_21258_p1 = $signed(select_ln90_499_fu_21250_p3);
[2025-10-27 21:47:33,326]       |                                   ^
[2025-10-27 21:47:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15471:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,326] 15471 | assign sext_ln186_937_fu_21262_p1 = $signed(local_temp_V_1124_fu_20622_p4);
[2025-10-27 21:47:33,326]       |                                   ^
[2025-10-27 21:47:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15473:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,326] 15473 | assign sext_ln186_938_fu_21280_p1 = $signed(select_ln90_500_fu_21272_p3);
[2025-10-27 21:47:33,326]       |                                   ^
[2025-10-27 21:47:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15475:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,326] 15475 | assign sext_ln186_939_fu_21284_p1 = $signed(local_temp_V_1125_fu_20632_p4);
[2025-10-27 21:47:33,326]       |                                   ^
[2025-10-27 21:47:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15477:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,326] 15477 | assign sext_ln186_93_fu_5884_p1 = $signed(local_temp_V_691_fu_5160_p4);
[2025-10-27 21:47:33,326]       |                                 ^
[2025-10-27 21:47:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15479:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,326] 15479 | assign sext_ln186_940_fu_21302_p1 = $signed(select_ln90_501_fu_21294_p3);
[2025-10-27 21:47:33,326]       |                                   ^
[2025-10-27 21:47:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15481:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,326] 15481 | assign sext_ln186_941_fu_21306_p1 = $signed(local_temp_V_1126_fu_20642_p4);
[2025-10-27 21:47:33,326]       |                                   ^
[2025-10-27 21:47:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15483:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,326] 15483 | assign sext_ln186_942_fu_21324_p1 = $signed(select_ln90_502_fu_21316_p3);
[2025-10-27 21:47:33,326]       |                                   ^
[2025-10-27 21:47:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15485:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,326] 15485 | assign sext_ln186_943_fu_21328_p1 = $signed(local_temp_V_1127_fu_20652_p4);
[2025-10-27 21:47:33,326]       |                                   ^
[2025-10-27 21:47:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15487:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,326] 15487 | assign sext_ln186_944_fu_21346_p1 = $signed(select_ln90_503_fu_21338_p3);
[2025-10-27 21:47:33,326]       |                                   ^
[2025-10-27 21:47:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15489:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,326] 15489 | assign sext_ln186_945_fu_21350_p1 = $signed(local_temp_V_1128_fu_20662_p4);
[2025-10-27 21:47:33,326]       |                                   ^
[2025-10-27 21:47:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15491:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,326] 15491 | assign sext_ln186_946_fu_21368_p1 = $signed(select_ln90_504_fu_21360_p3);
[2025-10-27 21:47:33,326]       |                                   ^
[2025-10-27 21:47:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15493:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,326] 15493 | assign sext_ln186_947_fu_21372_p1 = $signed(local_temp_V_1129_fu_20672_p4);
[2025-10-27 21:47:33,326]       |                                   ^
[2025-10-27 21:47:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15495:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,326] 15495 | assign sext_ln186_948_fu_21390_p1 = $signed(select_ln90_505_fu_21382_p3);
[2025-10-27 21:47:33,326]       |                                   ^
[2025-10-27 21:47:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15497:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,326] 15497 | assign sext_ln186_949_fu_21394_p1 = $signed(local_temp_V_1130_fu_20682_p4);
[2025-10-27 21:47:33,326]       |                                   ^
[2025-10-27 21:47:33,326] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15499:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,326]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,326] 15499 | assign sext_ln186_94_fu_5902_p1 = $signed(select_ln90_67_fu_5894_p3);
[2025-10-27 21:47:33,326]       |                                 ^
[2025-10-27 21:47:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15501:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,327] 15501 | assign sext_ln186_950_fu_21412_p1 = $signed(select_ln90_506_fu_21404_p3);
[2025-10-27 21:47:33,327]       |                                   ^
[2025-10-27 21:47:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15503:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,327] 15503 | assign sext_ln186_951_fu_21416_p1 = $signed(local_temp_V_1131_fu_20692_p4);
[2025-10-27 21:47:33,327]       |                                   ^
[2025-10-27 21:47:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15505:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,327] 15505 | assign sext_ln186_952_fu_21434_p1 = $signed(select_ln90_507_fu_21426_p3);
[2025-10-27 21:47:33,327]       |                                   ^
[2025-10-27 21:47:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15507:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,327] 15507 | assign sext_ln186_953_fu_21438_p1 = $signed(local_temp_V_1132_fu_20702_p4);
[2025-10-27 21:47:33,327]       |                                   ^
[2025-10-27 21:47:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15509:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,327] 15509 | assign sext_ln186_954_fu_21456_p1 = $signed(select_ln90_508_fu_21448_p3);
[2025-10-27 21:47:33,327]       |                                   ^
[2025-10-27 21:47:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15511:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,327] 15511 | assign sext_ln186_955_fu_21460_p1 = $signed(local_temp_V_1133_fu_20712_p4);
[2025-10-27 21:47:33,327]       |                                   ^
[2025-10-27 21:47:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15513:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,327] 15513 | assign sext_ln186_956_fu_21478_p1 = $signed(select_ln90_509_fu_21470_p3);
[2025-10-27 21:47:33,327]       |                                   ^
[2025-10-27 21:47:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15515:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,327] 15515 | assign sext_ln186_957_fu_21482_p1 = $signed(local_temp_V_1134_fu_20722_p4);
[2025-10-27 21:47:33,327]       |                                   ^
[2025-10-27 21:47:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15517:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,327] 15517 | assign sext_ln186_958_fu_21500_p1 = $signed(select_ln90_510_fu_21492_p3);
[2025-10-27 21:47:33,327]       |                                   ^
[2025-10-27 21:47:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15519:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,327] 15519 | assign sext_ln186_959_fu_21504_p1 = $signed(local_temp_V_1135_fu_20732_p4);
[2025-10-27 21:47:33,327]       |                                   ^
[2025-10-27 21:47:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15521:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,327] 15521 | assign sext_ln186_95_fu_5906_p1 = $signed(local_temp_V_692_fu_5170_p4);
[2025-10-27 21:47:33,327]       |                                 ^
[2025-10-27 21:47:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15523:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,327] 15523 | assign sext_ln186_960_fu_21522_p1 = $signed(select_ln90_511_fu_21514_p3);
[2025-10-27 21:47:33,327]       |                                   ^
[2025-10-27 21:47:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15525:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,327] 15525 | assign sext_ln186_961_fu_21526_p1 = $signed(local_temp_V_1136_fu_20742_p4);
[2025-10-27 21:47:33,327]       |                                   ^
[2025-10-27 21:47:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15527:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,327] 15527 | assign sext_ln186_962_fu_21544_p1 = $signed(select_ln90_512_fu_21536_p3);
[2025-10-27 21:47:33,327]       |                                   ^
[2025-10-27 21:47:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15529:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,327] 15529 | assign sext_ln186_963_fu_21548_p1 = $signed(local_temp_V_1137_fu_20752_p4);
[2025-10-27 21:47:33,327]       |                                   ^
[2025-10-27 21:47:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15531:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,327] 15531 | assign sext_ln186_964_fu_21566_p1 = $signed(select_ln90_513_fu_21558_p3);
[2025-10-27 21:47:33,327]       |                                   ^
[2025-10-27 21:47:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15533:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,327] 15533 | assign sext_ln186_965_fu_21570_p1 = $signed(local_temp_V_1138_fu_20762_p4);
[2025-10-27 21:47:33,327]       |                                   ^
[2025-10-27 21:47:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15535:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,327] 15535 | assign sext_ln186_966_fu_21588_p1 = $signed(select_ln90_514_fu_21580_p3);
[2025-10-27 21:47:33,327]       |                                   ^
[2025-10-27 21:47:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15537:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,327] 15537 | assign sext_ln186_967_fu_21592_p1 = $signed(local_temp_V_1139_fu_20772_p4);
[2025-10-27 21:47:33,327]       |                                   ^
[2025-10-27 21:47:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15539:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,327] 15539 | assign sext_ln186_968_fu_21610_p1 = $signed(select_ln90_515_fu_21602_p3);
[2025-10-27 21:47:33,327]       |                                   ^
[2025-10-27 21:47:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15541:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,327] 15541 | assign sext_ln186_969_fu_21614_p1 = $signed(local_temp_V_1140_fu_20782_p4);
[2025-10-27 21:47:33,327]       |                                   ^
[2025-10-27 21:47:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15543:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,327] 15543 | assign sext_ln186_96_fu_5924_p1 = $signed(select_ln90_68_fu_5916_p3);
[2025-10-27 21:47:33,327]       |                                 ^
[2025-10-27 21:47:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15545:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,327] 15545 | assign sext_ln186_970_fu_21632_p1 = $signed(select_ln90_516_fu_21624_p3);
[2025-10-27 21:47:33,327]       |                                   ^
[2025-10-27 21:47:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15547:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,327] 15547 | assign sext_ln186_971_fu_21636_p1 = $signed(local_temp_V_1141_fu_20792_p4);
[2025-10-27 21:47:33,327]       |                                   ^
[2025-10-27 21:47:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15549:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,327] 15549 | assign sext_ln186_972_fu_21646_p1 = $signed(local_temp_V_1142_fu_20802_p4);
[2025-10-27 21:47:33,327]       |                                   ^
[2025-10-27 21:47:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15551:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,327] 15551 | assign sext_ln186_973_fu_21664_p1 = $signed(select_ln90_518_fu_21656_p3);
[2025-10-27 21:47:33,327]       |                                   ^
[2025-10-27 21:47:33,327] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15553:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,327]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,328] 15553 | assign sext_ln186_974_fu_21668_p1 = $signed(local_temp_V_1143_fu_20812_p4);
[2025-10-27 21:47:33,328]       |                                   ^
[2025-10-27 21:47:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15555:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,328] 15555 | assign sext_ln186_975_fu_22234_p1 = $signed(local_temp_V_1144_fu_21834_p4);
[2025-10-27 21:47:33,328]       |                                   ^
[2025-10-27 21:47:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15557:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,328] 15557 | assign sext_ln186_976_fu_22252_p1 = $signed(select_ln90_520_fu_22244_p3);
[2025-10-27 21:47:33,328]       |                                   ^
[2025-10-27 21:47:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15559:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,328] 15559 | assign sext_ln186_977_fu_22256_p1 = $signed(local_temp_V_1145_fu_21844_p4);
[2025-10-27 21:47:33,328]       |                                   ^
[2025-10-27 21:47:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15561:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,328] 15561 | assign sext_ln186_978_fu_22274_p1 = $signed(select_ln90_521_fu_22266_p3);
[2025-10-27 21:47:33,328]       |                                   ^
[2025-10-27 21:47:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15563:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,328] 15563 | assign sext_ln186_979_fu_22278_p1 = $signed(local_temp_V_1146_fu_21854_p4);
[2025-10-27 21:47:33,328]       |                                   ^
[2025-10-27 21:47:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15565:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,328] 15565 | assign sext_ln186_97_fu_5928_p1 = $signed(local_temp_V_693_fu_5180_p4);
[2025-10-27 21:47:33,328]       |                                 ^
[2025-10-27 21:47:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15567:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,328] 15567 | assign sext_ln186_980_fu_22296_p1 = $signed(select_ln90_522_fu_22288_p3);
[2025-10-27 21:47:33,328]       |                                   ^
[2025-10-27 21:47:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15569:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,328] 15569 | assign sext_ln186_981_fu_22300_p1 = $signed(local_temp_V_1147_fu_21864_p4);
[2025-10-27 21:47:33,328]       |                                   ^
[2025-10-27 21:47:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15571:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,328] 15571 | assign sext_ln186_982_fu_22318_p1 = $signed(select_ln90_523_fu_22310_p3);
[2025-10-27 21:47:33,328]       |                                   ^
[2025-10-27 21:47:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15573:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,328] 15573 | assign sext_ln186_983_fu_22322_p1 = $signed(local_temp_V_1148_fu_21874_p4);
[2025-10-27 21:47:33,328]       |                                   ^
[2025-10-27 21:47:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15575:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,328] 15575 | assign sext_ln186_984_fu_22340_p1 = $signed(select_ln90_524_fu_22332_p3);
[2025-10-27 21:47:33,328]       |                                   ^
[2025-10-27 21:47:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15577:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,328] 15577 | assign sext_ln186_985_fu_22344_p1 = $signed(local_temp_V_1149_fu_21884_p4);
[2025-10-27 21:47:33,328]       |                                   ^
[2025-10-27 21:47:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15579:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,328] 15579 | assign sext_ln186_986_fu_22362_p1 = $signed(select_ln90_525_fu_22354_p3);
[2025-10-27 21:47:33,328]       |                                   ^
[2025-10-27 21:47:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15581:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,328] 15581 | assign sext_ln186_987_fu_22366_p1 = $signed(local_temp_V_1150_fu_21894_p4);
[2025-10-27 21:47:33,328]       |                                   ^
[2025-10-27 21:47:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15583:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,328] 15583 | assign sext_ln186_988_fu_22384_p1 = $signed(select_ln90_526_fu_22376_p3);
[2025-10-27 21:47:33,328]       |                                   ^
[2025-10-27 21:47:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15585:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,328] 15585 | assign sext_ln186_989_fu_22388_p1 = $signed(local_temp_V_1151_fu_21904_p4);
[2025-10-27 21:47:33,328]       |                                   ^
[2025-10-27 21:47:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15587:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,328] 15587 | assign sext_ln186_98_fu_5946_p1 = $signed(select_ln90_69_fu_5938_p3);
[2025-10-27 21:47:33,328]       |                                 ^
[2025-10-27 21:47:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15589:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,328] 15589 | assign sext_ln186_990_fu_22406_p1 = $signed(select_ln90_527_fu_22398_p3);
[2025-10-27 21:47:33,328]       |                                   ^
[2025-10-27 21:47:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15591:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,328] 15591 | assign sext_ln186_991_fu_22410_p1 = $signed(local_temp_V_1152_fu_21914_p4);
[2025-10-27 21:47:33,328]       |                                   ^
[2025-10-27 21:47:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15593:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,328] 15593 | assign sext_ln186_992_fu_22428_p1 = $signed(select_ln90_528_fu_22420_p3);
[2025-10-27 21:47:33,328]       |                                   ^
[2025-10-27 21:47:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15595:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,328] 15595 | assign sext_ln186_993_fu_22432_p1 = $signed(local_temp_V_1153_fu_21924_p4);
[2025-10-27 21:47:33,328]       |                                   ^
[2025-10-27 21:47:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15597:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,328] 15597 | assign sext_ln186_994_fu_22450_p1 = $signed(select_ln90_529_fu_22442_p3);
[2025-10-27 21:47:33,328]       |                                   ^
[2025-10-27 21:47:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15599:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,328] 15599 | assign sext_ln186_995_fu_22454_p1 = $signed(local_temp_V_1154_fu_21934_p4);
[2025-10-27 21:47:33,328]       |                                   ^
[2025-10-27 21:47:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15601:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,328] 15601 | assign sext_ln186_996_fu_22472_p1 = $signed(select_ln90_530_fu_22464_p3);
[2025-10-27 21:47:33,328]       |                                   ^
[2025-10-27 21:47:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15603:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,328] 15603 | assign sext_ln186_997_fu_22476_p1 = $signed(local_temp_V_1155_fu_21944_p4);
[2025-10-27 21:47:33,328]       |                                   ^
[2025-10-27 21:47:33,328] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15605:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,328]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,328] 15605 | assign sext_ln186_998_fu_22494_p1 = $signed(select_ln90_531_fu_22486_p3);
[2025-10-27 21:47:33,328]       |                                   ^
[2025-10-27 21:47:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15607:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,329] 15607 | assign sext_ln186_999_fu_22498_p1 = $signed(local_temp_V_1156_fu_21954_p4);
[2025-10-27 21:47:33,329]       |                                   ^
[2025-10-27 21:47:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15609:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,329] 15609 | assign sext_ln186_99_fu_5950_p1 = $signed(local_temp_V_694_fu_5190_p4);
[2025-10-27 21:47:33,329]       |                                 ^
[2025-10-27 21:47:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15611:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,329] 15611 | assign sext_ln186_9_fu_3866_p1 = $signed(local_temp_V_634_fu_3266_p4);
[2025-10-27 21:47:33,329]       |                                ^
[2025-10-27 21:47:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15613:30: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,329] 15613 | assign sext_ln186_fu_3596_p1 = $signed(local_temp_V_625_fu_3176_p4);
[2025-10-27 21:47:33,329]       |                              ^
[2025-10-27 21:47:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15615:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,329] 15615 | assign sext_ln780_10_fu_3884_p1 = $signed(select_ln90_10_fu_3876_p3);
[2025-10-27 21:47:33,329]       |                                 ^
[2025-10-27 21:47:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15617:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,329] 15617 | assign sext_ln780_11_fu_3914_p1 = $signed(select_ln90_11_fu_3906_p3);
[2025-10-27 21:47:33,329]       |                                 ^
[2025-10-27 21:47:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15619:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,329] 15619 | assign sext_ln780_12_fu_3944_p1 = $signed(select_ln90_12_fu_3936_p3);
[2025-10-27 21:47:33,329]       |                                 ^
[2025-10-27 21:47:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15621:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,329] 15621 | assign sext_ln780_13_fu_3974_p1 = $signed(select_ln90_13_fu_3966_p3);
[2025-10-27 21:47:33,329]       |                                 ^
[2025-10-27 21:47:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15623:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,329] 15623 | assign sext_ln780_14_fu_4004_p1 = $signed(select_ln90_14_fu_3996_p3);
[2025-10-27 21:47:33,329]       |                                 ^
[2025-10-27 21:47:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15625:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,329] 15625 | assign sext_ln780_15_fu_4034_p1 = $signed(select_ln90_15_fu_4026_p3);
[2025-10-27 21:47:33,329]       |                                 ^
[2025-10-27 21:47:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15627:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,329] 15627 | assign sext_ln780_16_fu_4064_p1 = $signed(select_ln90_16_fu_4056_p3);
[2025-10-27 21:47:33,329]       |                                 ^
[2025-10-27 21:47:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15629:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,329] 15629 | assign sext_ln780_17_fu_4094_p1 = $signed(select_ln90_17_fu_4086_p3);
[2025-10-27 21:47:33,329]       |                                 ^
[2025-10-27 21:47:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15631:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,329] 15631 | assign sext_ln780_18_fu_4124_p1 = $signed(select_ln90_18_fu_4116_p3);
[2025-10-27 21:47:33,329]       |                                 ^
[2025-10-27 21:47:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15633:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,329] 15633 | assign sext_ln780_19_fu_4154_p1 = $signed(select_ln90_19_fu_4146_p3);
[2025-10-27 21:47:33,329]       |                                 ^
[2025-10-27 21:47:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15635:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,329] 15635 | assign sext_ln780_1_fu_3614_p1 = $signed(select_ln90_1_fu_3606_p3);
[2025-10-27 21:47:33,329]       |                                ^
[2025-10-27 21:47:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15637:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,329] 15637 | assign sext_ln780_20_fu_4184_p1 = $signed(select_ln90_20_fu_4176_p3);
[2025-10-27 21:47:33,329]       |                                 ^
[2025-10-27 21:47:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15639:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,329] 15639 | assign sext_ln780_21_fu_4214_p1 = $signed(select_ln90_21_fu_4206_p3);
[2025-10-27 21:47:33,329]       |                                 ^
[2025-10-27 21:47:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15641:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,329] 15641 | assign sext_ln780_22_fu_4244_p1 = $signed(select_ln90_22_fu_4236_p3);
[2025-10-27 21:47:33,329]       |                                 ^
[2025-10-27 21:47:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15643:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,329] 15643 | assign sext_ln780_23_fu_4274_p1 = $signed(select_ln90_23_fu_4266_p3);
[2025-10-27 21:47:33,329]       |                                 ^
[2025-10-27 21:47:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15645:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,329] 15645 | assign sext_ln780_24_fu_4304_p1 = $signed(select_ln90_24_fu_4296_p3);
[2025-10-27 21:47:33,329]       |                                 ^
[2025-10-27 21:47:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15647:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,329] 15647 | assign sext_ln780_25_fu_4334_p1 = $signed(select_ln90_25_fu_4326_p3);
[2025-10-27 21:47:33,329]       |                                 ^
[2025-10-27 21:47:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15649:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,329] 15649 | assign sext_ln780_26_fu_4364_p1 = $signed(select_ln90_26_fu_4356_p3);
[2025-10-27 21:47:33,329]       |                                 ^
[2025-10-27 21:47:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15651:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,329] 15651 | assign sext_ln780_27_fu_4394_p1 = $signed(select_ln90_27_fu_4386_p3);
[2025-10-27 21:47:33,329]       |                                 ^
[2025-10-27 21:47:33,329] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15653:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,329]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,329] 15653 | assign sext_ln780_28_fu_4424_p1 = $signed(select_ln90_28_fu_4416_p3);
[2025-10-27 21:47:33,329]       |                                 ^
[2025-10-27 21:47:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15655:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,330] 15655 | assign sext_ln780_29_fu_4454_p1 = $signed(select_ln90_29_fu_4446_p3);
[2025-10-27 21:47:33,330]       |                                 ^
[2025-10-27 21:47:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15657:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,330] 15657 | assign sext_ln780_2_fu_3644_p1 = $signed(select_ln90_2_fu_3636_p3);
[2025-10-27 21:47:33,330]       |                                ^
[2025-10-27 21:47:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15659:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,330] 15659 | assign sext_ln780_30_fu_4484_p1 = $signed(select_ln90_30_fu_4476_p3);
[2025-10-27 21:47:33,330]       |                                 ^
[2025-10-27 21:47:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15661:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,330] 15661 | assign sext_ln780_31_fu_4514_p1 = $signed(select_ln90_31_fu_4506_p3);
[2025-10-27 21:47:33,330]       |                                 ^
[2025-10-27 21:47:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15663:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,330] 15663 | assign sext_ln780_32_fu_4544_p1 = $signed(select_ln90_32_fu_4536_p3);
[2025-10-27 21:47:33,330]       |                                 ^
[2025-10-27 21:47:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15665:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,330] 15665 | assign sext_ln780_33_fu_4574_p1 = $signed(select_ln90_33_fu_4566_p3);
[2025-10-27 21:47:33,330]       |                                 ^
[2025-10-27 21:47:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15667:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,330] 15667 | assign sext_ln780_34_fu_4604_p1 = $signed(select_ln90_34_fu_4596_p3);
[2025-10-27 21:47:33,330]       |                                 ^
[2025-10-27 21:47:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15669:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,330] 15669 | assign sext_ln780_35_fu_4634_p1 = $signed(select_ln90_35_fu_4626_p3);
[2025-10-27 21:47:33,330]       |                                 ^
[2025-10-27 21:47:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15671:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,330] 15671 | assign sext_ln780_36_fu_4664_p1 = $signed(select_ln90_36_fu_4656_p3);
[2025-10-27 21:47:33,330]       |                                 ^
[2025-10-27 21:47:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15673:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,330] 15673 | assign sext_ln780_37_fu_4712_p1 = $signed(select_ln90_38_fu_4704_p3);
[2025-10-27 21:47:33,330]       |                                 ^
[2025-10-27 21:47:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15675:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,330] 15675 | assign sext_ln780_3_fu_3674_p1 = $signed(select_ln90_3_fu_3666_p3);
[2025-10-27 21:47:33,330]       |                                ^
[2025-10-27 21:47:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15677:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,330] 15677 | assign sext_ln780_4_fu_3704_p1 = $signed(select_ln90_4_fu_3696_p3);
[2025-10-27 21:47:33,330]       |                                ^
[2025-10-27 21:47:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15679:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,330] 15679 | assign sext_ln780_5_fu_3734_p1 = $signed(select_ln90_5_fu_3726_p3);
[2025-10-27 21:47:33,330]       |                                ^
[2025-10-27 21:47:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15681:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,330] 15681 | assign sext_ln780_6_fu_3764_p1 = $signed(select_ln90_6_fu_3756_p3);
[2025-10-27 21:47:33,330]       |                                ^
[2025-10-27 21:47:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15683:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,330] 15683 | assign sext_ln780_7_fu_3794_p1 = $signed(select_ln90_7_fu_3786_p3);
[2025-10-27 21:47:33,330]       |                                ^
[2025-10-27 21:47:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15685:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,330] 15685 | assign sext_ln780_8_fu_3824_p1 = $signed(select_ln90_8_fu_3816_p3);
[2025-10-27 21:47:33,330]       |                                ^
[2025-10-27 21:47:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15687:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,330] 15687 | assign sext_ln780_9_fu_3854_p1 = $signed(select_ln90_9_fu_3846_p3);
[2025-10-27 21:47:33,330]       |                                ^
[2025-10-27 21:47:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15689:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,330] 15689 | assign sext_ln780_fu_3584_p1 = $signed(select_ln90_fu_3576_p3);
[2025-10-27 21:47:33,330]       |                              ^
[2025-10-27 21:47:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15691:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,330] 15691 | assign sext_ln840_100_fu_26978_p1 = $signed(add_ln840_143_reg_31613);
[2025-10-27 21:47:33,330]       |                                   ^
[2025-10-27 21:47:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15693:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,330] 15693 | assign sext_ln840_101_fu_26981_p1 = $signed(add_ln840_145_reg_31618);
[2025-10-27 21:47:33,330]       |                                   ^
[2025-10-27 21:47:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15695:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,330] 15695 | assign sext_ln840_102_fu_26990_p1 = $signed(add_ln840_146_fu_26984_p2);
[2025-10-27 21:47:33,330]       |                                   ^
[2025-10-27 21:47:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15697:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,330] 15697 | assign sext_ln840_103_fu_27000_p1 = $signed(add_ln840_147_fu_26994_p2);
[2025-10-27 21:47:33,330]       |                                   ^
[2025-10-27 21:47:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15699:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,330] 15699 | assign sext_ln840_104_fu_27004_p1 = $signed(add_ln840_148_reg_31623);
[2025-10-27 21:47:33,330]       |                                   ^
[2025-10-27 21:47:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15701:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,330] 15701 | assign sext_ln840_105_fu_27007_p1 = $signed(add_ln840_150_reg_31628);
[2025-10-27 21:47:33,330]       |                                   ^
[2025-10-27 21:47:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15703:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,330] 15703 | assign sext_ln840_106_fu_27016_p1 = $signed(add_ln840_151_fu_27010_p2);
[2025-10-27 21:47:33,330]       |                                   ^
[2025-10-27 21:47:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15705:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,330] 15705 | assign sext_ln840_107_fu_27020_p1 = $signed(add_ln840_153_reg_31633);
[2025-10-27 21:47:33,330]       |                                   ^
[2025-10-27 21:47:33,330] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15707:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,330]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,330] 15707 | assign sext_ln840_108_fu_27023_p1 = $signed(add_ln840_155_reg_31638);
[2025-10-27 21:47:33,331]       |                                   ^
[2025-10-27 21:47:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15709:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,331] 15709 | assign sext_ln840_109_fu_27032_p1 = $signed(add_ln840_156_fu_27026_p2);
[2025-10-27 21:47:33,331]       |                                   ^
[2025-10-27 21:47:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15711:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,331] 15711 | assign sext_ln840_10_fu_26351_p1 = $signed(add_ln840_15_reg_31343);
[2025-10-27 21:47:33,331]       |                                  ^
[2025-10-27 21:47:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15713:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,331] 15713 | assign sext_ln840_110_fu_27042_p1 = $signed(add_ln840_157_fu_27036_p2);
[2025-10-27 21:47:33,331]       |                                   ^
[2025-10-27 21:47:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15715:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:47:33,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,331] 15715 | assign sext_ln840_111_fu_27052_p1 = $signed(add_ln840_158_fu_27046_p2);
[2025-10-27 21:47:33,331]       |                                   ^
[2025-10-27 21:47:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15717:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,331] 15717 | assign sext_ln840_112_fu_27067_p1 = $signed(select_ln90_197_fu_27062_p3);
[2025-10-27 21:47:33,331]       |                                   ^
[2025-10-27 21:47:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15719:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,331] 15719 | assign sext_ln840_113_fu_10390_p1 = $signed(select_ln90_199_fu_10382_p3);
[2025-10-27 21:47:33,331]       |                                   ^
[2025-10-27 21:47:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15721:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,331] 15721 | assign sext_ln840_114_fu_27077_p1 = $signed(add_ln840_162_reg_31653);
[2025-10-27 21:47:33,331]       |                                   ^
[2025-10-27 21:47:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15723:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,331] 15723 | assign sext_ln840_115_fu_27086_p1 = $signed(add_ln840_164_reg_31658);
[2025-10-27 21:47:33,331]       |                                   ^
[2025-10-27 21:47:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15725:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,331] 15725 | assign sext_ln840_116_fu_27089_p1 = $signed(add_ln840_166_reg_31663);
[2025-10-27 21:47:33,331]       |                                   ^
[2025-10-27 21:47:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15727:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,331] 15727 | assign sext_ln840_117_fu_27098_p1 = $signed(add_ln840_167_fu_27092_p2);
[2025-10-27 21:47:33,331]       |                                   ^
[2025-10-27 21:47:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15729:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,331] 15729 | assign sext_ln840_118_fu_27108_p1 = $signed(add_ln840_169_reg_31668);
[2025-10-27 21:47:33,331]       |                                   ^
[2025-10-27 21:47:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15731:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,331] 15731 | assign sext_ln840_119_fu_27111_p1 = $signed(add_ln840_171_reg_31673);
[2025-10-27 21:47:33,331]       |                                   ^
[2025-10-27 21:47:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15733:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,331] 15733 | assign sext_ln840_11_fu_26360_p1 = $signed(add_ln840_16_fu_26354_p2);
[2025-10-27 21:47:33,331]       |                                  ^
[2025-10-27 21:47:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15735:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,331] 15735 | assign sext_ln840_120_fu_27120_p1 = $signed(add_ln840_172_fu_27114_p2);
[2025-10-27 21:47:33,331]       |                                   ^
[2025-10-27 21:47:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15737:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,331] 15737 | assign sext_ln840_121_fu_27124_p1 = $signed(add_ln840_173_reg_31678);
[2025-10-27 21:47:33,331]       |                                   ^
[2025-10-27 21:47:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15739:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,331] 15739 | assign sext_ln840_122_fu_27127_p1 = $signed(add_ln840_175_reg_31683);
[2025-10-27 21:47:33,331]       |                                   ^
[2025-10-27 21:47:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15741:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,331] 15741 | assign sext_ln840_123_fu_27136_p1 = $signed(add_ln840_176_fu_27130_p2);
[2025-10-27 21:47:33,331]       |                                   ^
[2025-10-27 21:47:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15743:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,331] 15743 | assign sext_ln840_124_fu_27146_p1 = $signed(add_ln840_177_fu_27140_p2);
[2025-10-27 21:47:33,331]       |                                   ^
[2025-10-27 21:47:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15745:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,331] 15745 | assign sext_ln840_125_fu_27156_p1 = $signed(add_ln840_179_reg_31688);
[2025-10-27 21:47:33,331]       |                                   ^
[2025-10-27 21:47:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15747:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,331] 15747 | assign sext_ln840_126_fu_27159_p1 = $signed(add_ln840_181_reg_31693);
[2025-10-27 21:47:33,331]       |                                   ^
[2025-10-27 21:47:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15749:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,331] 15749 | assign sext_ln840_127_fu_27168_p1 = $signed(add_ln840_182_fu_27162_p2);
[2025-10-27 21:47:33,331]       |                                   ^
[2025-10-27 21:47:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15751:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,331] 15751 | assign sext_ln840_128_fu_27172_p1 = $signed(add_ln840_183_reg_31698);
[2025-10-27 21:47:33,331]       |                                   ^
[2025-10-27 21:47:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15753:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,331] 15753 | assign sext_ln840_129_fu_27175_p1 = $signed(add_ln840_185_reg_31703);
[2025-10-27 21:47:33,331]       |                                   ^
[2025-10-27 21:47:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15755:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,331] 15755 | assign sext_ln840_12_fu_26370_p1 = $signed(add_ln840_17_fu_26364_p2);
[2025-10-27 21:47:33,331]       |                                  ^
[2025-10-27 21:47:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15757:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,331] 15757 | assign sext_ln840_130_fu_27184_p1 = $signed(add_ln840_186_fu_27178_p2);
[2025-10-27 21:47:33,331]       |                                   ^
[2025-10-27 21:47:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15759:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,331]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,331] 15759 | assign sext_ln840_131_fu_27194_p1 = $signed(add_ln840_187_fu_27188_p2);
[2025-10-27 21:47:33,331]       |                                   ^
[2025-10-27 21:47:33,331] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15761:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,332] 15761 | assign sext_ln840_132_fu_27198_p1 = $signed(add_ln840_188_reg_31708);
[2025-10-27 21:47:33,332]       |                                   ^
[2025-10-27 21:47:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15763:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,332] 15763 | assign sext_ln840_133_fu_27201_p1 = $signed(add_ln840_190_reg_31713);
[2025-10-27 21:47:33,332]       |                                   ^
[2025-10-27 21:47:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15765:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,332] 15765 | assign sext_ln840_134_fu_27210_p1 = $signed(add_ln840_191_fu_27204_p2);
[2025-10-27 21:47:33,332]       |                                   ^
[2025-10-27 21:47:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15767:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,332] 15767 | assign sext_ln840_135_fu_27214_p1 = $signed(add_ln840_193_reg_31718);
[2025-10-27 21:47:33,332]       |                                   ^
[2025-10-27 21:47:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15769:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,332] 15769 | assign sext_ln840_136_fu_27217_p1 = $signed(add_ln840_195_reg_31723);
[2025-10-27 21:47:33,332]       |                                   ^
[2025-10-27 21:47:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15771:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,332] 15771 | assign sext_ln840_137_fu_27226_p1 = $signed(add_ln840_196_fu_27220_p2);
[2025-10-27 21:47:33,332]       |                                   ^
[2025-10-27 21:47:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15773:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,332] 15773 | assign sext_ln840_138_fu_27236_p1 = $signed(add_ln840_197_fu_27230_p2);
[2025-10-27 21:47:33,332]       |                                   ^
[2025-10-27 21:47:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15775:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:47:33,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,332] 15775 | assign sext_ln840_139_fu_27246_p1 = $signed(add_ln840_198_fu_27240_p2);
[2025-10-27 21:47:33,332]       |                                   ^
[2025-10-27 21:47:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15777:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,332] 15777 | assign sext_ln840_13_fu_26380_p1 = $signed(add_ln840_19_reg_31348);
[2025-10-27 21:47:33,332]       |                                  ^
[2025-10-27 21:47:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15779:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,332] 15779 | assign sext_ln840_140_fu_27261_p1 = $signed(select_ln90_237_fu_27256_p3);
[2025-10-27 21:47:33,332]       |                                   ^
[2025-10-27 21:47:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15781:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,332] 15781 | assign sext_ln840_141_fu_11802_p1 = $signed(select_ln90_239_fu_11794_p3);
[2025-10-27 21:47:33,332]       |                                   ^
[2025-10-27 21:47:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15783:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,332] 15783 | assign sext_ln840_142_fu_27271_p1 = $signed(add_ln840_202_reg_31738);
[2025-10-27 21:47:33,332]       |                                   ^
[2025-10-27 21:47:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15785:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,332] 15785 | assign sext_ln840_143_fu_27280_p1 = $signed(add_ln840_204_reg_31743);
[2025-10-27 21:47:33,332]       |                                   ^
[2025-10-27 21:47:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15787:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,332] 15787 | assign sext_ln840_144_fu_27283_p1 = $signed(add_ln840_206_reg_31748);
[2025-10-27 21:47:33,332]       |                                   ^
[2025-10-27 21:47:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15789:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,332] 15789 | assign sext_ln840_145_fu_27292_p1 = $signed(add_ln840_207_fu_27286_p2);
[2025-10-27 21:47:33,332]       |                                   ^
[2025-10-27 21:47:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15791:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,332] 15791 | assign sext_ln840_146_fu_27302_p1 = $signed(add_ln840_209_reg_31753);
[2025-10-27 21:47:33,332]       |                                   ^
[2025-10-27 21:47:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15793:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,332] 15793 | assign sext_ln840_147_fu_27305_p1 = $signed(add_ln840_211_reg_31758);
[2025-10-27 21:47:33,332]       |                                   ^
[2025-10-27 21:47:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15795:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,332] 15795 | assign sext_ln840_148_fu_27314_p1 = $signed(add_ln840_212_fu_27308_p2);
[2025-10-27 21:47:33,332]       |                                   ^
[2025-10-27 21:47:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15797:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,332] 15797 | assign sext_ln840_149_fu_27318_p1 = $signed(add_ln840_213_reg_31763);
[2025-10-27 21:47:33,332]       |                                   ^
[2025-10-27 21:47:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15799:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,332] 15799 | assign sext_ln840_14_fu_26383_p1 = $signed(add_ln840_21_reg_31353);
[2025-10-27 21:47:33,332]       |                                  ^
[2025-10-27 21:47:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15801:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,332] 15801 | assign sext_ln840_150_fu_27321_p1 = $signed(add_ln840_215_reg_31768);
[2025-10-27 21:47:33,332]       |                                   ^
[2025-10-27 21:47:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15803:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,332] 15803 | assign sext_ln840_151_fu_27330_p1 = $signed(add_ln840_216_fu_27324_p2);
[2025-10-27 21:47:33,332]       |                                   ^
[2025-10-27 21:47:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15805:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,332] 15805 | assign sext_ln840_152_fu_27340_p1 = $signed(add_ln840_217_fu_27334_p2);
[2025-10-27 21:47:33,332]       |                                   ^
[2025-10-27 21:47:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15807:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,332] 15807 | assign sext_ln840_153_fu_27350_p1 = $signed(add_ln840_219_reg_31773);
[2025-10-27 21:47:33,332]       |                                   ^
[2025-10-27 21:47:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15809:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,332] 15809 | assign sext_ln840_154_fu_27353_p1 = $signed(add_ln840_221_reg_31778);
[2025-10-27 21:47:33,332]       |                                   ^
[2025-10-27 21:47:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15811:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,332] 15811 | assign sext_ln840_155_fu_27362_p1 = $signed(add_ln840_222_fu_27356_p2);
[2025-10-27 21:47:33,332]       |                                   ^
[2025-10-27 21:47:33,332] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15813:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,332]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,332] 15813 | assign sext_ln840_156_fu_27366_p1 = $signed(add_ln840_223_reg_31783);
[2025-10-27 21:47:33,332]       |                                   ^
[2025-10-27 21:47:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15815:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,333] 15815 | assign sext_ln840_157_fu_27369_p1 = $signed(add_ln840_225_reg_31788);
[2025-10-27 21:47:33,333]       |                                   ^
[2025-10-27 21:47:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15817:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,333] 15817 | assign sext_ln840_158_fu_27378_p1 = $signed(add_ln840_226_fu_27372_p2);
[2025-10-27 21:47:33,333]       |                                   ^
[2025-10-27 21:47:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15819:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,333] 15819 | assign sext_ln840_159_fu_27388_p1 = $signed(add_ln840_227_fu_27382_p2);
[2025-10-27 21:47:33,333]       |                                   ^
[2025-10-27 21:47:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15821:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,333] 15821 | assign sext_ln840_15_fu_26392_p1 = $signed(add_ln840_22_fu_26386_p2);
[2025-10-27 21:47:33,333]       |                                  ^
[2025-10-27 21:47:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15823:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,333] 15823 | assign sext_ln840_160_fu_27392_p1 = $signed(add_ln840_228_reg_31793);
[2025-10-27 21:47:33,333]       |                                   ^
[2025-10-27 21:47:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15825:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,333] 15825 | assign sext_ln840_161_fu_27395_p1 = $signed(add_ln840_230_reg_31798);
[2025-10-27 21:47:33,333]       |                                   ^
[2025-10-27 21:47:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15827:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,333] 15827 | assign sext_ln840_162_fu_27404_p1 = $signed(add_ln840_231_fu_27398_p2);
[2025-10-27 21:47:33,333]       |                                   ^
[2025-10-27 21:47:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15829:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,333] 15829 | assign sext_ln840_163_fu_27408_p1 = $signed(add_ln840_233_reg_31803);
[2025-10-27 21:47:33,333]       |                                   ^
[2025-10-27 21:47:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15831:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,333] 15831 | assign sext_ln840_164_fu_27411_p1 = $signed(add_ln840_235_reg_31808);
[2025-10-27 21:47:33,333]       |                                   ^
[2025-10-27 21:47:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15833:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,333] 15833 | assign sext_ln840_165_fu_27420_p1 = $signed(add_ln840_236_fu_27414_p2);
[2025-10-27 21:47:33,333]       |                                   ^
[2025-10-27 21:47:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15835:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,333] 15835 | assign sext_ln840_166_fu_27430_p1 = $signed(add_ln840_237_fu_27424_p2);
[2025-10-27 21:47:33,333]       |                                   ^
[2025-10-27 21:47:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15837:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:47:33,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,333] 15837 | assign sext_ln840_167_fu_27440_p1 = $signed(add_ln840_238_fu_27434_p2);
[2025-10-27 21:47:33,333]       |                                   ^
[2025-10-27 21:47:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15839:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,333] 15839 | assign sext_ln840_168_fu_27455_p1 = $signed(select_ln90_277_fu_27450_p3);
[2025-10-27 21:47:33,333]       |                                   ^
[2025-10-27 21:47:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15841:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,333] 15841 | assign sext_ln840_169_fu_13214_p1 = $signed(select_ln90_279_fu_13206_p3);
[2025-10-27 21:47:33,333]       |                                   ^
[2025-10-27 21:47:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15843:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,333] 15843 | assign sext_ln840_16_fu_26396_p1 = $signed(add_ln840_23_reg_31358);
[2025-10-27 21:47:33,333]       |                                  ^
[2025-10-27 21:47:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15845:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,333] 15845 | assign sext_ln840_170_fu_27465_p1 = $signed(add_ln840_242_reg_31823);
[2025-10-27 21:47:33,333]       |                                   ^
[2025-10-27 21:47:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15847:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,333] 15847 | assign sext_ln840_171_fu_27474_p1 = $signed(add_ln840_244_reg_31828);
[2025-10-27 21:47:33,333]       |                                   ^
[2025-10-27 21:47:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15849:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,333] 15849 | assign sext_ln840_172_fu_27477_p1 = $signed(add_ln840_246_reg_31833);
[2025-10-27 21:47:33,333]       |                                   ^
[2025-10-27 21:47:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15851:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,333] 15851 | assign sext_ln840_173_fu_27486_p1 = $signed(add_ln840_247_fu_27480_p2);
[2025-10-27 21:47:33,333]       |                                   ^
[2025-10-27 21:47:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15853:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,333] 15853 | assign sext_ln840_174_fu_27496_p1 = $signed(add_ln840_249_reg_31838);
[2025-10-27 21:47:33,333]       |                                   ^
[2025-10-27 21:47:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15855:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,333] 15855 | assign sext_ln840_175_fu_27499_p1 = $signed(add_ln840_251_reg_31843);
[2025-10-27 21:47:33,333]       |                                   ^
[2025-10-27 21:47:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15857:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,333] 15857 | assign sext_ln840_176_fu_27508_p1 = $signed(add_ln840_252_fu_27502_p2);
[2025-10-27 21:47:33,333]       |                                   ^
[2025-10-27 21:47:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15859:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,333] 15859 | assign sext_ln840_177_fu_27512_p1 = $signed(add_ln840_253_reg_31848);
[2025-10-27 21:47:33,333]       |                                   ^
[2025-10-27 21:47:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15861:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,333] 15861 | assign sext_ln840_178_fu_27515_p1 = $signed(add_ln840_255_reg_31853);
[2025-10-27 21:47:33,333]       |                                   ^
[2025-10-27 21:47:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15863:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,333] 15863 | assign sext_ln840_179_fu_27524_p1 = $signed(add_ln840_256_fu_27518_p2);
[2025-10-27 21:47:33,333]       |                                   ^
[2025-10-27 21:47:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15865:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,333] 15865 | assign sext_ln840_17_fu_26399_p1 = $signed(add_ln840_25_reg_31363);
[2025-10-27 21:47:33,333]       |                                  ^
[2025-10-27 21:47:33,333] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15867:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,333]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,333] 15867 | assign sext_ln840_180_fu_27534_p1 = $signed(add_ln840_257_fu_27528_p2);
[2025-10-27 21:47:33,334]       |                                   ^
[2025-10-27 21:47:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15869:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,334] 15869 | assign sext_ln840_181_fu_27544_p1 = $signed(add_ln840_259_reg_31858);
[2025-10-27 21:47:33,334]       |                                   ^
[2025-10-27 21:47:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15871:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,334] 15871 | assign sext_ln840_182_fu_27547_p1 = $signed(add_ln840_261_reg_31863);
[2025-10-27 21:47:33,334]       |                                   ^
[2025-10-27 21:47:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15873:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,334] 15873 | assign sext_ln840_183_fu_27556_p1 = $signed(add_ln840_262_fu_27550_p2);
[2025-10-27 21:47:33,334]       |                                   ^
[2025-10-27 21:47:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15875:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,334] 15875 | assign sext_ln840_184_fu_27560_p1 = $signed(add_ln840_263_reg_31868);
[2025-10-27 21:47:33,334]       |                                   ^
[2025-10-27 21:47:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15877:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,334] 15877 | assign sext_ln840_185_fu_27563_p1 = $signed(add_ln840_265_reg_31873);
[2025-10-27 21:47:33,334]       |                                   ^
[2025-10-27 21:47:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15879:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,334] 15879 | assign sext_ln840_186_fu_27572_p1 = $signed(add_ln840_266_fu_27566_p2);
[2025-10-27 21:47:33,334]       |                                   ^
[2025-10-27 21:47:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15881:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,334] 15881 | assign sext_ln840_187_fu_27582_p1 = $signed(add_ln840_267_fu_27576_p2);
[2025-10-27 21:47:33,334]       |                                   ^
[2025-10-27 21:47:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15883:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,334] 15883 | assign sext_ln840_188_fu_27586_p1 = $signed(add_ln840_268_reg_31878);
[2025-10-27 21:47:33,334]       |                                   ^
[2025-10-27 21:47:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15885:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,334] 15885 | assign sext_ln840_189_fu_27589_p1 = $signed(add_ln840_270_reg_31883);
[2025-10-27 21:47:33,334]       |                                   ^
[2025-10-27 21:47:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15887:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,334] 15887 | assign sext_ln840_18_fu_26408_p1 = $signed(add_ln840_26_fu_26402_p2);
[2025-10-27 21:47:33,334]       |                                  ^
[2025-10-27 21:47:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15889:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,334] 15889 | assign sext_ln840_190_fu_27598_p1 = $signed(add_ln840_271_fu_27592_p2);
[2025-10-27 21:47:33,334]       |                                   ^
[2025-10-27 21:47:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15891:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,334] 15891 | assign sext_ln840_191_fu_27602_p1 = $signed(add_ln840_273_reg_31888);
[2025-10-27 21:47:33,334]       |                                   ^
[2025-10-27 21:47:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15893:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,334] 15893 | assign sext_ln840_192_fu_27605_p1 = $signed(add_ln840_275_reg_31893);
[2025-10-27 21:47:33,334]       |                                   ^
[2025-10-27 21:47:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15895:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,334] 15895 | assign sext_ln840_193_fu_27614_p1 = $signed(add_ln840_276_fu_27608_p2);
[2025-10-27 21:47:33,334]       |                                   ^
[2025-10-27 21:47:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15897:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,334] 15897 | assign sext_ln840_194_fu_27624_p1 = $signed(add_ln840_277_fu_27618_p2);
[2025-10-27 21:47:33,334]       |                                   ^
[2025-10-27 21:47:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15899:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:47:33,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,334] 15899 | assign sext_ln840_195_fu_27634_p1 = $signed(add_ln840_278_fu_27628_p2);
[2025-10-27 21:47:33,334]       |                                   ^
[2025-10-27 21:47:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15901:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,334] 15901 | assign sext_ln840_196_fu_27649_p1 = $signed(select_ln90_317_fu_27644_p3);
[2025-10-27 21:47:33,334]       |                                   ^
[2025-10-27 21:47:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15903:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,334] 15903 | assign sext_ln840_197_fu_14626_p1 = $signed(select_ln90_319_fu_14618_p3);
[2025-10-27 21:47:33,334]       |                                   ^
[2025-10-27 21:47:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15905:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,334] 15905 | assign sext_ln840_198_fu_27659_p1 = $signed(add_ln840_282_reg_31908);
[2025-10-27 21:47:33,334]       |                                   ^
[2025-10-27 21:47:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15907:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,334] 15907 | assign sext_ln840_199_fu_27668_p1 = $signed(add_ln840_284_reg_31913);
[2025-10-27 21:47:33,334]       |                                   ^
[2025-10-27 21:47:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15909:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,334] 15909 | assign sext_ln840_19_fu_26418_p1 = $signed(add_ln840_27_fu_26412_p2);
[2025-10-27 21:47:33,334]       |                                  ^
[2025-10-27 21:47:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15911:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,334] 15911 | assign sext_ln840_1_fu_4742_p1 = $signed(select_ln90_39_fu_4734_p3);
[2025-10-27 21:47:33,334]       |                                ^
[2025-10-27 21:47:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15913:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,334] 15913 | assign sext_ln840_200_fu_27671_p1 = $signed(add_ln840_286_reg_31918);
[2025-10-27 21:47:33,334]       |                                   ^
[2025-10-27 21:47:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15915:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,334] 15915 | assign sext_ln840_201_fu_27680_p1 = $signed(add_ln840_287_fu_27674_p2);
[2025-10-27 21:47:33,334]       |                                   ^
[2025-10-27 21:47:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15917:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,334] 15917 | assign sext_ln840_202_fu_27690_p1 = $signed(add_ln840_289_reg_31923);
[2025-10-27 21:47:33,334]       |                                   ^
[2025-10-27 21:47:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15919:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,334] 15919 | assign sext_ln840_203_fu_27693_p1 = $signed(add_ln840_291_reg_31928);
[2025-10-27 21:47:33,334]       |                                   ^
[2025-10-27 21:47:33,334] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15921:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,334]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,334] 15921 | assign sext_ln840_204_fu_27702_p1 = $signed(add_ln840_292_fu_27696_p2);
[2025-10-27 21:47:33,335]       |                                   ^
[2025-10-27 21:47:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15923:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,335] 15923 | assign sext_ln840_205_fu_27706_p1 = $signed(add_ln840_293_reg_31933);
[2025-10-27 21:47:33,335]       |                                   ^
[2025-10-27 21:47:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15925:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,335] 15925 | assign sext_ln840_206_fu_27709_p1 = $signed(add_ln840_295_reg_31938);
[2025-10-27 21:47:33,335]       |                                   ^
[2025-10-27 21:47:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15927:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,335] 15927 | assign sext_ln840_207_fu_27718_p1 = $signed(add_ln840_296_fu_27712_p2);
[2025-10-27 21:47:33,335]       |                                   ^
[2025-10-27 21:47:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15929:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,335] 15929 | assign sext_ln840_208_fu_27728_p1 = $signed(add_ln840_297_fu_27722_p2);
[2025-10-27 21:47:33,335]       |                                   ^
[2025-10-27 21:47:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15931:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,335] 15931 | assign sext_ln840_209_fu_27738_p1 = $signed(add_ln840_299_reg_31943);
[2025-10-27 21:47:33,335]       |                                   ^
[2025-10-27 21:47:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15933:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,335] 15933 | assign sext_ln840_20_fu_26422_p1 = $signed(add_ln840_28_reg_31368);
[2025-10-27 21:47:33,335]       |                                  ^
[2025-10-27 21:47:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15935:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,335] 15935 | assign sext_ln840_210_fu_27741_p1 = $signed(add_ln840_301_reg_31948);
[2025-10-27 21:47:33,335]       |                                   ^
[2025-10-27 21:47:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15937:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,335] 15937 | assign sext_ln840_211_fu_27750_p1 = $signed(add_ln840_302_fu_27744_p2);
[2025-10-27 21:47:33,335]       |                                   ^
[2025-10-27 21:47:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15939:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,335] 15939 | assign sext_ln840_212_fu_27754_p1 = $signed(add_ln840_303_reg_31953);
[2025-10-27 21:47:33,335]       |                                   ^
[2025-10-27 21:47:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15941:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,335] 15941 | assign sext_ln840_213_fu_27757_p1 = $signed(add_ln840_305_reg_31958);
[2025-10-27 21:47:33,335]       |                                   ^
[2025-10-27 21:47:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15943:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,335] 15943 | assign sext_ln840_214_fu_27766_p1 = $signed(add_ln840_306_fu_27760_p2);
[2025-10-27 21:47:33,335]       |                                   ^
[2025-10-27 21:47:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15945:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,335] 15945 | assign sext_ln840_215_fu_27776_p1 = $signed(add_ln840_307_fu_27770_p2);
[2025-10-27 21:47:33,335]       |                                   ^
[2025-10-27 21:47:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15947:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,335] 15947 | assign sext_ln840_216_fu_27780_p1 = $signed(add_ln840_308_reg_31963);
[2025-10-27 21:47:33,335]       |                                   ^
[2025-10-27 21:47:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15949:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,335] 15949 | assign sext_ln840_217_fu_27783_p1 = $signed(add_ln840_310_reg_31968);
[2025-10-27 21:47:33,335]       |                                   ^
[2025-10-27 21:47:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15951:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,335] 15951 | assign sext_ln840_218_fu_27792_p1 = $signed(add_ln840_311_fu_27786_p2);
[2025-10-27 21:47:33,335]       |                                   ^
[2025-10-27 21:47:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15953:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,335] 15953 | assign sext_ln840_219_fu_27796_p1 = $signed(add_ln840_313_reg_31973);
[2025-10-27 21:47:33,335]       |                                   ^
[2025-10-27 21:47:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15955:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,335] 15955 | assign sext_ln840_21_fu_26425_p1 = $signed(add_ln840_30_reg_31373);
[2025-10-27 21:47:33,335]       |                                  ^
[2025-10-27 21:47:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15957:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,335] 15957 | assign sext_ln840_220_fu_27799_p1 = $signed(add_ln840_315_reg_31978);
[2025-10-27 21:47:33,335]       |                                   ^
[2025-10-27 21:47:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15959:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,335] 15959 | assign sext_ln840_221_fu_27808_p1 = $signed(add_ln840_316_fu_27802_p2);
[2025-10-27 21:47:33,335]       |                                   ^
[2025-10-27 21:47:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15961:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,335] 15961 | assign sext_ln840_222_fu_27818_p1 = $signed(add_ln840_317_fu_27812_p2);
[2025-10-27 21:47:33,335]       |                                   ^
[2025-10-27 21:47:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15963:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:47:33,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,335] 15963 | assign sext_ln840_223_fu_27828_p1 = $signed(add_ln840_318_fu_27822_p2);
[2025-10-27 21:47:33,335]       |                                   ^
[2025-10-27 21:47:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15965:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,335] 15965 | assign sext_ln840_224_fu_27843_p1 = $signed(select_ln90_357_fu_27838_p3);
[2025-10-27 21:47:33,335]       |                                   ^
[2025-10-27 21:47:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15967:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,335] 15967 | assign sext_ln840_225_fu_16038_p1 = $signed(select_ln90_359_fu_16030_p3);
[2025-10-27 21:47:33,335]       |                                   ^
[2025-10-27 21:47:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15969:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,335] 15969 | assign sext_ln840_226_fu_27853_p1 = $signed(add_ln840_322_reg_31993);
[2025-10-27 21:47:33,335]       |                                   ^
[2025-10-27 21:47:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15971:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,335] 15971 | assign sext_ln840_227_fu_27862_p1 = $signed(add_ln840_324_reg_31998);
[2025-10-27 21:47:33,335]       |                                   ^
[2025-10-27 21:47:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15973:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,335] 15973 | assign sext_ln840_228_fu_27865_p1 = $signed(add_ln840_326_reg_32003);
[2025-10-27 21:47:33,335]       |                                   ^
[2025-10-27 21:47:33,335] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15975:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,335]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,336] 15975 | assign sext_ln840_229_fu_27874_p1 = $signed(add_ln840_327_fu_27868_p2);
[2025-10-27 21:47:33,336]       |                                   ^
[2025-10-27 21:47:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15977:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,336] 15977 | assign sext_ln840_22_fu_26434_p1 = $signed(add_ln840_31_fu_26428_p2);
[2025-10-27 21:47:33,336]       |                                  ^
[2025-10-27 21:47:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15979:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,336] 15979 | assign sext_ln840_230_fu_27884_p1 = $signed(add_ln840_329_reg_32008);
[2025-10-27 21:47:33,336]       |                                   ^
[2025-10-27 21:47:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15981:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,336] 15981 | assign sext_ln840_231_fu_27887_p1 = $signed(add_ln840_331_reg_32013);
[2025-10-27 21:47:33,336]       |                                   ^
[2025-10-27 21:47:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15983:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,336] 15983 | assign sext_ln840_232_fu_27896_p1 = $signed(add_ln840_332_fu_27890_p2);
[2025-10-27 21:47:33,336]       |                                   ^
[2025-10-27 21:47:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15985:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,336] 15985 | assign sext_ln840_233_fu_27900_p1 = $signed(add_ln840_333_reg_32018);
[2025-10-27 21:47:33,336]       |                                   ^
[2025-10-27 21:47:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15987:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,336] 15987 | assign sext_ln840_234_fu_27903_p1 = $signed(add_ln840_335_reg_32023);
[2025-10-27 21:47:33,336]       |                                   ^
[2025-10-27 21:47:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15989:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,336] 15989 | assign sext_ln840_235_fu_27912_p1 = $signed(add_ln840_336_fu_27906_p2);
[2025-10-27 21:47:33,336]       |                                   ^
[2025-10-27 21:47:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15991:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,336] 15991 | assign sext_ln840_236_fu_27922_p1 = $signed(add_ln840_337_fu_27916_p2);
[2025-10-27 21:47:33,336]       |                                   ^
[2025-10-27 21:47:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15993:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,336] 15993 | assign sext_ln840_237_fu_27932_p1 = $signed(add_ln840_339_reg_32028);
[2025-10-27 21:47:33,336]       |                                   ^
[2025-10-27 21:47:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15995:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,336] 15995 | assign sext_ln840_238_fu_27935_p1 = $signed(add_ln840_341_reg_32033);
[2025-10-27 21:47:33,336]       |                                   ^
[2025-10-27 21:47:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15997:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,336] 15997 | assign sext_ln840_239_fu_27944_p1 = $signed(add_ln840_342_fu_27938_p2);
[2025-10-27 21:47:33,336]       |                                   ^
[2025-10-27 21:47:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:15999:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,336] 15999 | assign sext_ln840_23_fu_26438_p1 = $signed(add_ln840_33_reg_31378);
[2025-10-27 21:47:33,336]       |                                  ^
[2025-10-27 21:47:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16001:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,336] 16001 | assign sext_ln840_240_fu_27948_p1 = $signed(add_ln840_343_reg_32038);
[2025-10-27 21:47:33,336]       |                                   ^
[2025-10-27 21:47:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16003:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,336] 16003 | assign sext_ln840_241_fu_27951_p1 = $signed(add_ln840_345_reg_32043);
[2025-10-27 21:47:33,336]       |                                   ^
[2025-10-27 21:47:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16005:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,336] 16005 | assign sext_ln840_242_fu_27960_p1 = $signed(add_ln840_346_fu_27954_p2);
[2025-10-27 21:47:33,336]       |                                   ^
[2025-10-27 21:47:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16007:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,336] 16007 | assign sext_ln840_243_fu_27970_p1 = $signed(add_ln840_347_fu_27964_p2);
[2025-10-27 21:47:33,336]       |                                   ^
[2025-10-27 21:47:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16009:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,336] 16009 | assign sext_ln840_244_fu_27974_p1 = $signed(add_ln840_348_reg_32048);
[2025-10-27 21:47:33,336]       |                                   ^
[2025-10-27 21:47:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16011:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,336] 16011 | assign sext_ln840_245_fu_27977_p1 = $signed(add_ln840_350_reg_32053);
[2025-10-27 21:47:33,336]       |                                   ^
[2025-10-27 21:47:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16013:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,336] 16013 | assign sext_ln840_246_fu_27986_p1 = $signed(add_ln840_351_fu_27980_p2);
[2025-10-27 21:47:33,336]       |                                   ^
[2025-10-27 21:47:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16015:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,336] 16015 | assign sext_ln840_247_fu_27990_p1 = $signed(add_ln840_353_reg_32058);
[2025-10-27 21:47:33,336]       |                                   ^
[2025-10-27 21:47:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16017:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,336] 16017 | assign sext_ln840_248_fu_27993_p1 = $signed(add_ln840_355_reg_32063);
[2025-10-27 21:47:33,336]       |                                   ^
[2025-10-27 21:47:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16019:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,336] 16019 | assign sext_ln840_249_fu_28002_p1 = $signed(add_ln840_356_fu_27996_p2);
[2025-10-27 21:47:33,336]       |                                   ^
[2025-10-27 21:47:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16021:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,336] 16021 | assign sext_ln840_24_fu_26441_p1 = $signed(add_ln840_35_reg_31383);
[2025-10-27 21:47:33,336]       |                                  ^
[2025-10-27 21:47:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16023:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,336] 16023 | assign sext_ln840_250_fu_28012_p1 = $signed(add_ln840_357_fu_28006_p2);
[2025-10-27 21:47:33,336]       |                                   ^
[2025-10-27 21:47:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16025:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:47:33,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,336] 16025 | assign sext_ln840_251_fu_28022_p1 = $signed(add_ln840_358_fu_28016_p2);
[2025-10-27 21:47:33,336]       |                                   ^
[2025-10-27 21:47:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16027:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,336]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,336] 16027 | assign sext_ln840_252_fu_28037_p1 = $signed(select_ln90_397_fu_28032_p3);
[2025-10-27 21:47:33,336]       |                                   ^
[2025-10-27 21:47:33,336] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16029:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,337] 16029 | assign sext_ln840_253_fu_17450_p1 = $signed(select_ln90_399_fu_17442_p3);
[2025-10-27 21:47:33,337]       |                                   ^
[2025-10-27 21:47:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16031:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,337] 16031 | assign sext_ln840_254_fu_28047_p1 = $signed(add_ln840_362_reg_32078);
[2025-10-27 21:47:33,337]       |                                   ^
[2025-10-27 21:47:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16033:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,337] 16033 | assign sext_ln840_255_fu_28056_p1 = $signed(add_ln840_364_reg_32083);
[2025-10-27 21:47:33,337]       |                                   ^
[2025-10-27 21:47:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16035:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,337] 16035 | assign sext_ln840_256_fu_28059_p1 = $signed(add_ln840_366_reg_32088);
[2025-10-27 21:47:33,337]       |                                   ^
[2025-10-27 21:47:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16037:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,337] 16037 | assign sext_ln840_257_fu_28068_p1 = $signed(add_ln840_367_fu_28062_p2);
[2025-10-27 21:47:33,337]       |                                   ^
[2025-10-27 21:47:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16039:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,337] 16039 | assign sext_ln840_258_fu_28078_p1 = $signed(add_ln840_369_reg_32093);
[2025-10-27 21:47:33,337]       |                                   ^
[2025-10-27 21:47:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16041:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,337] 16041 | assign sext_ln840_259_fu_28081_p1 = $signed(add_ln840_371_reg_32098);
[2025-10-27 21:47:33,337]       |                                   ^
[2025-10-27 21:47:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16043:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,337] 16043 | assign sext_ln840_25_fu_26450_p1 = $signed(add_ln840_36_fu_26444_p2);
[2025-10-27 21:47:33,337]       |                                  ^
[2025-10-27 21:47:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16045:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,337] 16045 | assign sext_ln840_260_fu_28090_p1 = $signed(add_ln840_372_fu_28084_p2);
[2025-10-27 21:47:33,337]       |                                   ^
[2025-10-27 21:47:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16047:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,337] 16047 | assign sext_ln840_261_fu_28094_p1 = $signed(add_ln840_373_reg_32103);
[2025-10-27 21:47:33,337]       |                                   ^
[2025-10-27 21:47:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16049:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,337] 16049 | assign sext_ln840_262_fu_28097_p1 = $signed(add_ln840_375_reg_32108);
[2025-10-27 21:47:33,337]       |                                   ^
[2025-10-27 21:47:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16051:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,337] 16051 | assign sext_ln840_263_fu_28106_p1 = $signed(add_ln840_376_fu_28100_p2);
[2025-10-27 21:47:33,337]       |                                   ^
[2025-10-27 21:47:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16053:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,337] 16053 | assign sext_ln840_264_fu_28116_p1 = $signed(add_ln840_377_fu_28110_p2);
[2025-10-27 21:47:33,337]       |                                   ^
[2025-10-27 21:47:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16055:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,337] 16055 | assign sext_ln840_265_fu_28126_p1 = $signed(add_ln840_379_reg_32113);
[2025-10-27 21:47:33,337]       |                                   ^
[2025-10-27 21:47:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16057:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,337] 16057 | assign sext_ln840_266_fu_28129_p1 = $signed(add_ln840_381_reg_32118);
[2025-10-27 21:47:33,337]       |                                   ^
[2025-10-27 21:47:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16059:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,337] 16059 | assign sext_ln840_267_fu_28138_p1 = $signed(add_ln840_382_fu_28132_p2);
[2025-10-27 21:47:33,337]       |                                   ^
[2025-10-27 21:47:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16061:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,337] 16061 | assign sext_ln840_268_fu_28142_p1 = $signed(add_ln840_383_reg_32123);
[2025-10-27 21:47:33,337]       |                                   ^
[2025-10-27 21:47:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16063:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,337] 16063 | assign sext_ln840_269_fu_28145_p1 = $signed(add_ln840_385_reg_32128);
[2025-10-27 21:47:33,337]       |                                   ^
[2025-10-27 21:47:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16065:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,337] 16065 | assign sext_ln840_26_fu_26460_p1 = $signed(add_ln840_37_fu_26454_p2);
[2025-10-27 21:47:33,337]       |                                  ^
[2025-10-27 21:47:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16067:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,337] 16067 | assign sext_ln840_270_fu_28154_p1 = $signed(add_ln840_386_fu_28148_p2);
[2025-10-27 21:47:33,337]       |                                   ^
[2025-10-27 21:47:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16069:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,337] 16069 | assign sext_ln840_271_fu_28164_p1 = $signed(add_ln840_387_fu_28158_p2);
[2025-10-27 21:47:33,337]       |                                   ^
[2025-10-27 21:47:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16071:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,337] 16071 | assign sext_ln840_272_fu_28168_p1 = $signed(add_ln840_388_reg_32133);
[2025-10-27 21:47:33,337]       |                                   ^
[2025-10-27 21:47:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16073:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,337] 16073 | assign sext_ln840_273_fu_28171_p1 = $signed(add_ln840_390_reg_32138);
[2025-10-27 21:47:33,337]       |                                   ^
[2025-10-27 21:47:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16075:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,337] 16075 | assign sext_ln840_274_fu_28180_p1 = $signed(add_ln840_391_fu_28174_p2);
[2025-10-27 21:47:33,337]       |                                   ^
[2025-10-27 21:47:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16077:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,337] 16077 | assign sext_ln840_275_fu_28184_p1 = $signed(add_ln840_393_reg_32143);
[2025-10-27 21:47:33,337]       |                                   ^
[2025-10-27 21:47:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16079:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,337] 16079 | assign sext_ln840_276_fu_28187_p1 = $signed(add_ln840_395_reg_32148);
[2025-10-27 21:47:33,337]       |                                   ^
[2025-10-27 21:47:33,337] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16081:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,337]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,337] 16081 | assign sext_ln840_277_fu_28196_p1 = $signed(add_ln840_396_fu_28190_p2);
[2025-10-27 21:47:33,338]       |                                   ^
[2025-10-27 21:47:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16083:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,338] 16083 | assign sext_ln840_278_fu_28206_p1 = $signed(add_ln840_397_fu_28200_p2);
[2025-10-27 21:47:33,338]       |                                   ^
[2025-10-27 21:47:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16085:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:47:33,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,338] 16085 | assign sext_ln840_279_fu_28216_p1 = $signed(add_ln840_398_fu_28210_p2);
[2025-10-27 21:47:33,338]       |                                   ^
[2025-10-27 21:47:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16087:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:47:33,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,338] 16087 | assign sext_ln840_27_fu_26470_p1 = $signed(add_ln840_38_fu_26464_p2);
[2025-10-27 21:47:33,338]       |                                  ^
[2025-10-27 21:47:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16089:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,338] 16089 | assign sext_ln840_280_fu_28231_p1 = $signed(select_ln90_437_fu_28226_p3);
[2025-10-27 21:47:33,338]       |                                   ^
[2025-10-27 21:47:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16091:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,338] 16091 | assign sext_ln840_281_fu_18862_p1 = $signed(select_ln90_439_fu_18854_p3);
[2025-10-27 21:47:33,338]       |                                   ^
[2025-10-27 21:47:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16093:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,338] 16093 | assign sext_ln840_282_fu_28241_p1 = $signed(add_ln840_402_reg_32163);
[2025-10-27 21:47:33,338]       |                                   ^
[2025-10-27 21:47:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16095:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,338] 16095 | assign sext_ln840_283_fu_28250_p1 = $signed(add_ln840_404_reg_32168);
[2025-10-27 21:47:33,338]       |                                   ^
[2025-10-27 21:47:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16097:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,338] 16097 | assign sext_ln840_284_fu_28253_p1 = $signed(add_ln840_406_reg_32173);
[2025-10-27 21:47:33,338]       |                                   ^
[2025-10-27 21:47:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16099:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,338] 16099 | assign sext_ln840_285_fu_28262_p1 = $signed(add_ln840_407_fu_28256_p2);
[2025-10-27 21:47:33,338]       |                                   ^
[2025-10-27 21:47:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16101:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,338] 16101 | assign sext_ln840_286_fu_28272_p1 = $signed(add_ln840_409_reg_32178);
[2025-10-27 21:47:33,338]       |                                   ^
[2025-10-27 21:47:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16103:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,338] 16103 | assign sext_ln840_287_fu_28275_p1 = $signed(add_ln840_411_reg_32183);
[2025-10-27 21:47:33,338]       |                                   ^
[2025-10-27 21:47:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16105:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,338] 16105 | assign sext_ln840_288_fu_28284_p1 = $signed(add_ln840_412_fu_28278_p2);
[2025-10-27 21:47:33,338]       |                                   ^
[2025-10-27 21:47:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16107:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,338] 16107 | assign sext_ln840_289_fu_28288_p1 = $signed(add_ln840_413_reg_32188);
[2025-10-27 21:47:33,338]       |                                   ^
[2025-10-27 21:47:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16109:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,338] 16109 | assign sext_ln840_28_fu_26485_p1 = $signed(select_ln90_77_fu_26480_p3);
[2025-10-27 21:47:33,338]       |                                  ^
[2025-10-27 21:47:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16111:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,338] 16111 | assign sext_ln840_290_fu_28291_p1 = $signed(add_ln840_415_reg_32193);
[2025-10-27 21:47:33,338]       |                                   ^
[2025-10-27 21:47:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16113:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,338] 16113 | assign sext_ln840_291_fu_28300_p1 = $signed(add_ln840_416_fu_28294_p2);
[2025-10-27 21:47:33,338]       |                                   ^
[2025-10-27 21:47:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16115:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,338] 16115 | assign sext_ln840_292_fu_28310_p1 = $signed(add_ln840_417_fu_28304_p2);
[2025-10-27 21:47:33,338]       |                                   ^
[2025-10-27 21:47:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16117:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,338] 16117 | assign sext_ln840_293_fu_28320_p1 = $signed(add_ln840_419_reg_32198);
[2025-10-27 21:47:33,338]       |                                   ^
[2025-10-27 21:47:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16119:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,338] 16119 | assign sext_ln840_294_fu_28323_p1 = $signed(add_ln840_421_reg_32203);
[2025-10-27 21:47:33,338]       |                                   ^
[2025-10-27 21:47:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16121:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,338] 16121 | assign sext_ln840_295_fu_28332_p1 = $signed(add_ln840_422_fu_28326_p2);
[2025-10-27 21:47:33,338]       |                                   ^
[2025-10-27 21:47:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16123:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,338] 16123 | assign sext_ln840_296_fu_28336_p1 = $signed(add_ln840_423_reg_32208);
[2025-10-27 21:47:33,338]       |                                   ^
[2025-10-27 21:47:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16125:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,338] 16125 | assign sext_ln840_297_fu_28339_p1 = $signed(add_ln840_425_reg_32213);
[2025-10-27 21:47:33,338]       |                                   ^
[2025-10-27 21:47:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16127:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,338] 16127 | assign sext_ln840_298_fu_28348_p1 = $signed(add_ln840_426_fu_28342_p2);
[2025-10-27 21:47:33,338]       |                                   ^
[2025-10-27 21:47:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16129:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,338] 16129 | assign sext_ln840_299_fu_28358_p1 = $signed(add_ln840_427_fu_28352_p2);
[2025-10-27 21:47:33,338]       |                                   ^
[2025-10-27 21:47:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16131:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,338] 16131 | assign sext_ln840_29_fu_6154_p1 = $signed(select_ln90_79_fu_6146_p3);
[2025-10-27 21:47:33,338]       |                                 ^
[2025-10-27 21:47:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16133:33: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,338]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,338] 16133 | assign sext_ln840_2_fu_26301_p1 = $signed(add_ln840_2_reg_31313);
[2025-10-27 21:47:33,338]       |                                 ^
[2025-10-27 21:47:33,338] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16135:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,339] 16135 | assign sext_ln840_300_fu_28362_p1 = $signed(add_ln840_428_reg_32218);
[2025-10-27 21:47:33,339]       |                                   ^
[2025-10-27 21:47:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16137:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,339] 16137 | assign sext_ln840_301_fu_28365_p1 = $signed(add_ln840_430_reg_32223);
[2025-10-27 21:47:33,339]       |                                   ^
[2025-10-27 21:47:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16139:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,339] 16139 | assign sext_ln840_302_fu_28374_p1 = $signed(add_ln840_431_fu_28368_p2);
[2025-10-27 21:47:33,339]       |                                   ^
[2025-10-27 21:47:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16141:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,339] 16141 | assign sext_ln840_303_fu_28378_p1 = $signed(add_ln840_433_reg_32228);
[2025-10-27 21:47:33,339]       |                                   ^
[2025-10-27 21:47:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16143:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,339] 16143 | assign sext_ln840_304_fu_28381_p1 = $signed(add_ln840_435_reg_32233);
[2025-10-27 21:47:33,339]       |                                   ^
[2025-10-27 21:47:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16145:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,339] 16145 | assign sext_ln840_305_fu_28390_p1 = $signed(add_ln840_436_fu_28384_p2);
[2025-10-27 21:47:33,339]       |                                   ^
[2025-10-27 21:47:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16147:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,339] 16147 | assign sext_ln840_306_fu_28400_p1 = $signed(add_ln840_437_fu_28394_p2);
[2025-10-27 21:47:33,339]       |                                   ^
[2025-10-27 21:47:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16149:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:47:33,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,339] 16149 | assign sext_ln840_307_fu_28410_p1 = $signed(add_ln840_438_fu_28404_p2);
[2025-10-27 21:47:33,339]       |                                   ^
[2025-10-27 21:47:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16151:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,339] 16151 | assign sext_ln840_308_fu_28425_p1 = $signed(select_ln90_477_fu_28420_p3);
[2025-10-27 21:47:33,339]       |                                   ^
[2025-10-27 21:47:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16153:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,339] 16153 | assign sext_ln840_309_fu_20274_p1 = $signed(select_ln90_479_fu_20266_p3);
[2025-10-27 21:47:33,339]       |                                   ^
[2025-10-27 21:47:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16155:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,339] 16155 | assign sext_ln840_30_fu_26495_p1 = $signed(add_ln840_42_reg_31398);
[2025-10-27 21:47:33,339]       |                                  ^
[2025-10-27 21:47:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16157:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,339] 16157 | assign sext_ln840_310_fu_28435_p1 = $signed(add_ln840_442_reg_32248);
[2025-10-27 21:47:33,339]       |                                   ^
[2025-10-27 21:47:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16159:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,339] 16159 | assign sext_ln840_311_fu_28444_p1 = $signed(add_ln840_444_reg_32253);
[2025-10-27 21:47:33,339]       |                                   ^
[2025-10-27 21:47:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16161:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,339] 16161 | assign sext_ln840_312_fu_28447_p1 = $signed(add_ln840_446_reg_32258);
[2025-10-27 21:47:33,339]       |                                   ^
[2025-10-27 21:47:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16163:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,339] 16163 | assign sext_ln840_313_fu_28456_p1 = $signed(add_ln840_447_fu_28450_p2);
[2025-10-27 21:47:33,339]       |                                   ^
[2025-10-27 21:47:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16165:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,339] 16165 | assign sext_ln840_314_fu_28466_p1 = $signed(add_ln840_449_reg_32263);
[2025-10-27 21:47:33,339]       |                                   ^
[2025-10-27 21:47:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16167:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,339] 16167 | assign sext_ln840_315_fu_28469_p1 = $signed(add_ln840_451_reg_32268);
[2025-10-27 21:47:33,339]       |                                   ^
[2025-10-27 21:47:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16169:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,339] 16169 | assign sext_ln840_316_fu_28478_p1 = $signed(add_ln840_452_fu_28472_p2);
[2025-10-27 21:47:33,339]       |                                   ^
[2025-10-27 21:47:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16171:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,339] 16171 | assign sext_ln840_317_fu_28482_p1 = $signed(add_ln840_453_reg_32273);
[2025-10-27 21:47:33,339]       |                                   ^
[2025-10-27 21:47:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16173:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,339] 16173 | assign sext_ln840_318_fu_28485_p1 = $signed(add_ln840_455_reg_32278);
[2025-10-27 21:47:33,339]       |                                   ^
[2025-10-27 21:47:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16175:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,339] 16175 | assign sext_ln840_319_fu_28494_p1 = $signed(add_ln840_456_fu_28488_p2);
[2025-10-27 21:47:33,339]       |                                   ^
[2025-10-27 21:47:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16177:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,339] 16177 | assign sext_ln840_31_fu_26504_p1 = $signed(add_ln840_44_reg_31403);
[2025-10-27 21:47:33,339]       |                                  ^
[2025-10-27 21:47:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16179:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,339] 16179 | assign sext_ln840_320_fu_28504_p1 = $signed(add_ln840_457_fu_28498_p2);
[2025-10-27 21:47:33,339]       |                                   ^
[2025-10-27 21:47:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16181:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,339] 16181 | assign sext_ln840_321_fu_28514_p1 = $signed(add_ln840_459_reg_32283);
[2025-10-27 21:47:33,339]       |                                   ^
[2025-10-27 21:47:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16183:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,339] 16183 | assign sext_ln840_322_fu_28517_p1 = $signed(add_ln840_461_reg_32288);
[2025-10-27 21:47:33,339]       |                                   ^
[2025-10-27 21:47:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16185:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,339] 16185 | assign sext_ln840_323_fu_28526_p1 = $signed(add_ln840_462_fu_28520_p2);
[2025-10-27 21:47:33,339]       |                                   ^
[2025-10-27 21:47:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16187:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,339]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,339] 16187 | assign sext_ln840_324_fu_28530_p1 = $signed(add_ln840_463_reg_32293);
[2025-10-27 21:47:33,339]       |                                   ^
[2025-10-27 21:47:33,339] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16189:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,340] 16189 | assign sext_ln840_325_fu_28533_p1 = $signed(add_ln840_465_reg_32298);
[2025-10-27 21:47:33,340]       |                                   ^
[2025-10-27 21:47:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16191:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,340] 16191 | assign sext_ln840_326_fu_28542_p1 = $signed(add_ln840_466_fu_28536_p2);
[2025-10-27 21:47:33,340]       |                                   ^
[2025-10-27 21:47:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16193:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,340] 16193 | assign sext_ln840_327_fu_28552_p1 = $signed(add_ln840_467_fu_28546_p2);
[2025-10-27 21:47:33,340]       |                                   ^
[2025-10-27 21:47:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16195:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,340] 16195 | assign sext_ln840_328_fu_28556_p1 = $signed(add_ln840_468_reg_32303);
[2025-10-27 21:47:33,340]       |                                   ^
[2025-10-27 21:47:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16197:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,340] 16197 | assign sext_ln840_329_fu_28559_p1 = $signed(add_ln840_470_reg_32308);
[2025-10-27 21:47:33,340]       |                                   ^
[2025-10-27 21:47:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16199:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,340] 16199 | assign sext_ln840_32_fu_26507_p1 = $signed(add_ln840_46_reg_31408);
[2025-10-27 21:47:33,340]       |                                  ^
[2025-10-27 21:47:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16201:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,340] 16201 | assign sext_ln840_330_fu_28568_p1 = $signed(add_ln840_471_fu_28562_p2);
[2025-10-27 21:47:33,340]       |                                   ^
[2025-10-27 21:47:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16203:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,340] 16203 | assign sext_ln840_331_fu_28572_p1 = $signed(add_ln840_473_reg_32313);
[2025-10-27 21:47:33,340]       |                                   ^
[2025-10-27 21:47:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16205:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,340] 16205 | assign sext_ln840_332_fu_28575_p1 = $signed(add_ln840_475_reg_32318);
[2025-10-27 21:47:33,340]       |                                   ^
[2025-10-27 21:47:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16207:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,340] 16207 | assign sext_ln840_333_fu_28584_p1 = $signed(add_ln840_476_fu_28578_p2);
[2025-10-27 21:47:33,340]       |                                   ^
[2025-10-27 21:47:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16209:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,340] 16209 | assign sext_ln840_334_fu_28594_p1 = $signed(add_ln840_477_fu_28588_p2);
[2025-10-27 21:47:33,340]       |                                   ^
[2025-10-27 21:47:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16211:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:47:33,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,340] 16211 | assign sext_ln840_335_fu_28604_p1 = $signed(add_ln840_478_fu_28598_p2);
[2025-10-27 21:47:33,340]       |                                   ^
[2025-10-27 21:47:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16213:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,340] 16213 | assign sext_ln840_336_fu_28619_p1 = $signed(select_ln90_517_fu_28614_p3);
[2025-10-27 21:47:33,340]       |                                   ^
[2025-10-27 21:47:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16215:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,340] 16215 | assign sext_ln840_337_fu_21686_p1 = $signed(select_ln90_519_fu_21678_p3);
[2025-10-27 21:47:33,340]       |                                   ^
[2025-10-27 21:47:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16217:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,340] 16217 | assign sext_ln840_338_fu_28629_p1 = $signed(add_ln840_482_reg_32333);
[2025-10-27 21:47:33,340]       |                                   ^
[2025-10-27 21:47:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16219:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,340] 16219 | assign sext_ln840_339_fu_28638_p1 = $signed(add_ln840_484_reg_32338);
[2025-10-27 21:47:33,340]       |                                   ^
[2025-10-27 21:47:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16221:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,340] 16221 | assign sext_ln840_33_fu_26516_p1 = $signed(add_ln840_47_fu_26510_p2);
[2025-10-27 21:47:33,340]       |                                  ^
[2025-10-27 21:47:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16223:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,340] 16223 | assign sext_ln840_340_fu_28641_p1 = $signed(add_ln840_486_reg_32343);
[2025-10-27 21:47:33,340]       |                                   ^
[2025-10-27 21:47:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16225:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,340] 16225 | assign sext_ln840_341_fu_28650_p1 = $signed(add_ln840_487_fu_28644_p2);
[2025-10-27 21:47:33,340]       |                                   ^
[2025-10-27 21:47:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16227:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,340] 16227 | assign sext_ln840_342_fu_28660_p1 = $signed(add_ln840_489_reg_32348);
[2025-10-27 21:47:33,340]       |                                   ^
[2025-10-27 21:47:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16229:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,340] 16229 | assign sext_ln840_343_fu_28663_p1 = $signed(add_ln840_491_reg_32353);
[2025-10-27 21:47:33,340]       |                                   ^
[2025-10-27 21:47:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16231:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,340] 16231 | assign sext_ln840_344_fu_28672_p1 = $signed(add_ln840_492_fu_28666_p2);
[2025-10-27 21:47:33,340]       |                                   ^
[2025-10-27 21:47:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16233:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,340] 16233 | assign sext_ln840_345_fu_28676_p1 = $signed(add_ln840_493_reg_32358);
[2025-10-27 21:47:33,340]       |                                   ^
[2025-10-27 21:47:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16235:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,340] 16235 | assign sext_ln840_346_fu_28679_p1 = $signed(add_ln840_495_reg_32363);
[2025-10-27 21:47:33,340]       |                                   ^
[2025-10-27 21:47:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16237:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,340] 16237 | assign sext_ln840_347_fu_28688_p1 = $signed(add_ln840_496_fu_28682_p2);
[2025-10-27 21:47:33,340]       |                                   ^
[2025-10-27 21:47:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16239:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,340] 16239 | assign sext_ln840_348_fu_28698_p1 = $signed(add_ln840_497_fu_28692_p2);
[2025-10-27 21:47:33,340]       |                                   ^
[2025-10-27 21:47:33,340] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16241:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,340]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,340] 16241 | assign sext_ln840_349_fu_28708_p1 = $signed(add_ln840_499_reg_32368);
[2025-10-27 21:47:33,340]       |                                   ^
[2025-10-27 21:47:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16243:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,341] 16243 | assign sext_ln840_34_fu_26526_p1 = $signed(add_ln840_49_reg_31413);
[2025-10-27 21:47:33,341]       |                                  ^
[2025-10-27 21:47:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16245:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,341] 16245 | assign sext_ln840_350_fu_28711_p1 = $signed(add_ln840_501_reg_32373);
[2025-10-27 21:47:33,341]       |                                   ^
[2025-10-27 21:47:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16247:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,341] 16247 | assign sext_ln840_351_fu_28720_p1 = $signed(add_ln840_502_fu_28714_p2);
[2025-10-27 21:47:33,341]       |                                   ^
[2025-10-27 21:47:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16249:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,341] 16249 | assign sext_ln840_352_fu_28724_p1 = $signed(add_ln840_503_reg_32378);
[2025-10-27 21:47:33,341]       |                                   ^
[2025-10-27 21:47:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16251:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,341] 16251 | assign sext_ln840_353_fu_28727_p1 = $signed(add_ln840_505_reg_32383);
[2025-10-27 21:47:33,341]       |                                   ^
[2025-10-27 21:47:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16253:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,341] 16253 | assign sext_ln840_354_fu_28736_p1 = $signed(add_ln840_506_fu_28730_p2);
[2025-10-27 21:47:33,341]       |                                   ^
[2025-10-27 21:47:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16255:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,341] 16255 | assign sext_ln840_355_fu_28746_p1 = $signed(add_ln840_507_fu_28740_p2);
[2025-10-27 21:47:33,341]       |                                   ^
[2025-10-27 21:47:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16257:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,341] 16257 | assign sext_ln840_356_fu_28750_p1 = $signed(add_ln840_508_reg_32388);
[2025-10-27 21:47:33,341]       |                                   ^
[2025-10-27 21:47:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16259:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,341] 16259 | assign sext_ln840_357_fu_28753_p1 = $signed(add_ln840_510_reg_32393);
[2025-10-27 21:47:33,341]       |                                   ^
[2025-10-27 21:47:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16261:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,341] 16261 | assign sext_ln840_358_fu_28762_p1 = $signed(add_ln840_511_fu_28756_p2);
[2025-10-27 21:47:33,341]       |                                   ^
[2025-10-27 21:47:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16263:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,341] 16263 | assign sext_ln840_359_fu_28766_p1 = $signed(add_ln840_513_reg_32398);
[2025-10-27 21:47:33,341]       |                                   ^
[2025-10-27 21:47:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16265:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,341] 16265 | assign sext_ln840_35_fu_26529_p1 = $signed(add_ln840_51_reg_31418);
[2025-10-27 21:47:33,341]       |                                  ^
[2025-10-27 21:47:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16267:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,341] 16267 | assign sext_ln840_360_fu_28769_p1 = $signed(add_ln840_515_reg_32403);
[2025-10-27 21:47:33,341]       |                                   ^
[2025-10-27 21:47:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16269:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,341] 16269 | assign sext_ln840_361_fu_28778_p1 = $signed(add_ln840_516_fu_28772_p2);
[2025-10-27 21:47:33,341]       |                                   ^
[2025-10-27 21:47:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16271:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,341] 16271 | assign sext_ln840_362_fu_28788_p1 = $signed(add_ln840_517_fu_28782_p2);
[2025-10-27 21:47:33,341]       |                                   ^
[2025-10-27 21:47:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16273:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:47:33,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,341] 16273 | assign sext_ln840_363_fu_28798_p1 = $signed(add_ln840_518_fu_28792_p2);
[2025-10-27 21:47:33,341]       |                                   ^
[2025-10-27 21:47:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16275:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,341] 16275 | assign sext_ln840_364_fu_28813_p1 = $signed(select_ln90_557_fu_28808_p3);
[2025-10-27 21:47:33,341]       |                                   ^
[2025-10-27 21:47:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16277:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,341] 16277 | assign sext_ln840_365_fu_23098_p1 = $signed(select_ln90_559_fu_23090_p3);
[2025-10-27 21:47:33,341]       |                                   ^
[2025-10-27 21:47:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16279:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,341] 16279 | assign sext_ln840_366_fu_28823_p1 = $signed(add_ln840_522_reg_32418);
[2025-10-27 21:47:33,341]       |                                   ^
[2025-10-27 21:47:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16281:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,341] 16281 | assign sext_ln840_367_fu_28832_p1 = $signed(add_ln840_524_reg_32423);
[2025-10-27 21:47:33,341]       |                                   ^
[2025-10-27 21:47:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16283:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,341] 16283 | assign sext_ln840_368_fu_28835_p1 = $signed(add_ln840_526_reg_32428);
[2025-10-27 21:47:33,341]       |                                   ^
[2025-10-27 21:47:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16285:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,341] 16285 | assign sext_ln840_369_fu_28844_p1 = $signed(add_ln840_527_fu_28838_p2);
[2025-10-27 21:47:33,341]       |                                   ^
[2025-10-27 21:47:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16287:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,341] 16287 | assign sext_ln840_36_fu_26538_p1 = $signed(add_ln840_52_fu_26532_p2);
[2025-10-27 21:47:33,341]       |                                  ^
[2025-10-27 21:47:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16289:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,341] 16289 | assign sext_ln840_370_fu_28854_p1 = $signed(add_ln840_529_reg_32433);
[2025-10-27 21:47:33,341]       |                                   ^
[2025-10-27 21:47:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16291:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,341] 16291 | assign sext_ln840_371_fu_28857_p1 = $signed(add_ln840_531_reg_32438);
[2025-10-27 21:47:33,341]       |                                   ^
[2025-10-27 21:47:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16293:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,341] 16293 | assign sext_ln840_372_fu_28866_p1 = $signed(add_ln840_532_fu_28860_p2);
[2025-10-27 21:47:33,341]       |                                   ^
[2025-10-27 21:47:33,341] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16295:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,341]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,342] 16295 | assign sext_ln840_373_fu_28870_p1 = $signed(add_ln840_533_reg_32443);
[2025-10-27 21:47:33,342]       |                                   ^
[2025-10-27 21:47:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16297:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,342]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,342] 16297 | assign sext_ln840_374_fu_28873_p1 = $signed(add_ln840_535_reg_32448);
[2025-10-27 21:47:33,342]       |                                   ^
[2025-10-27 21:47:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16299:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,342]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,342] 16299 | assign sext_ln840_375_fu_28882_p1 = $signed(add_ln840_536_fu_28876_p2);
[2025-10-27 21:47:33,342]       |                                   ^
[2025-10-27 21:47:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16301:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,342]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,342] 16301 | assign sext_ln840_376_fu_28892_p1 = $signed(add_ln840_537_fu_28886_p2);
[2025-10-27 21:47:33,342]       |                                   ^
[2025-10-27 21:47:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16303:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,342]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,342] 16303 | assign sext_ln840_377_fu_28902_p1 = $signed(add_ln840_539_reg_32453);
[2025-10-27 21:47:33,342]       |                                   ^
[2025-10-27 21:47:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16305:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,342]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,342] 16305 | assign sext_ln840_378_fu_28905_p1 = $signed(add_ln840_541_reg_32458);
[2025-10-27 21:47:33,342]       |                                   ^
[2025-10-27 21:47:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16307:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,342]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,342] 16307 | assign sext_ln840_379_fu_28914_p1 = $signed(add_ln840_542_fu_28908_p2);
[2025-10-27 21:47:33,342]       |                                   ^
[2025-10-27 21:47:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16309:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,342]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,342] 16309 | assign sext_ln840_37_fu_26542_p1 = $signed(add_ln840_53_reg_31423);
[2025-10-27 21:47:33,342]       |                                  ^
[2025-10-27 21:47:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16311:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,342]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,342] 16311 | assign sext_ln840_380_fu_28918_p1 = $signed(add_ln840_543_reg_32463);
[2025-10-27 21:47:33,342]       |                                   ^
[2025-10-27 21:47:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16313:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,342]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,342] 16313 | assign sext_ln840_381_fu_28921_p1 = $signed(add_ln840_545_reg_32468);
[2025-10-27 21:47:33,342]       |                                   ^
[2025-10-27 21:47:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16315:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,342]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,342] 16315 | assign sext_ln840_382_fu_28930_p1 = $signed(add_ln840_546_fu_28924_p2);
[2025-10-27 21:47:33,342]       |                                   ^
[2025-10-27 21:47:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16317:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,342]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,342] 16317 | assign sext_ln840_383_fu_28940_p1 = $signed(add_ln840_547_fu_28934_p2);
[2025-10-27 21:47:33,342]       |                                   ^
[2025-10-27 21:47:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16319:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,342]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,342] 16319 | assign sext_ln840_384_fu_28944_p1 = $signed(add_ln840_548_reg_32473);
[2025-10-27 21:47:33,342]       |                                   ^
[2025-10-27 21:47:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16321:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,342]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,342] 16321 | assign sext_ln840_385_fu_28947_p1 = $signed(add_ln840_550_reg_32478);
[2025-10-27 21:47:33,342]       |                                   ^
[2025-10-27 21:47:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16323:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,342]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,342] 16323 | assign sext_ln840_386_fu_28956_p1 = $signed(add_ln840_551_fu_28950_p2);
[2025-10-27 21:47:33,342]       |                                   ^
[2025-10-27 21:47:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16325:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,342]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,342] 16325 | assign sext_ln840_387_fu_28960_p1 = $signed(add_ln840_553_reg_32483);
[2025-10-27 21:47:33,342]       |                                   ^
[2025-10-27 21:47:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16327:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,342]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,342] 16327 | assign sext_ln840_388_fu_28963_p1 = $signed(add_ln840_555_reg_32488);
[2025-10-27 21:47:33,342]       |                                   ^
[2025-10-27 21:47:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16329:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,342]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,342] 16329 | assign sext_ln840_389_fu_28972_p1 = $signed(add_ln840_556_fu_28966_p2);
[2025-10-27 21:47:33,342]       |                                   ^
[2025-10-27 21:47:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16331:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,342]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,342] 16331 | assign sext_ln840_38_fu_26545_p1 = $signed(add_ln840_55_reg_31428);
[2025-10-27 21:47:33,342]       |                                  ^
[2025-10-27 21:47:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16333:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,342]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,342] 16333 | assign sext_ln840_390_fu_28982_p1 = $signed(add_ln840_557_fu_28976_p2);
[2025-10-27 21:47:33,342]       |                                   ^
[2025-10-27 21:47:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16335:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:47:33,342]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,342] 16335 | assign sext_ln840_391_fu_28992_p1 = $signed(add_ln840_558_fu_28986_p2);
[2025-10-27 21:47:33,342]       |                                   ^
[2025-10-27 21:47:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16337:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,342]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,342] 16337 | assign sext_ln840_392_fu_29007_p1 = $signed(select_ln90_597_fu_29002_p3);
[2025-10-27 21:47:33,342]       |                                   ^
[2025-10-27 21:47:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16339:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,342]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,342] 16339 | assign sext_ln840_393_fu_24510_p1 = $signed(select_ln90_599_fu_24502_p3);
[2025-10-27 21:47:33,342]       |                                   ^
[2025-10-27 21:47:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16341:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,342]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,342] 16341 | assign sext_ln840_394_fu_29017_p1 = $signed(add_ln840_562_reg_32503);
[2025-10-27 21:47:33,342]       |                                   ^
[2025-10-27 21:47:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16343:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,342]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,342] 16343 | assign sext_ln840_395_fu_29026_p1 = $signed(add_ln840_564_reg_32508);
[2025-10-27 21:47:33,342]       |                                   ^
[2025-10-27 21:47:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16345:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,342]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,342] 16345 | assign sext_ln840_396_fu_29029_p1 = $signed(add_ln840_566_reg_32513);
[2025-10-27 21:47:33,342]       |                                   ^
[2025-10-27 21:47:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16347:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,342]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,342] 16347 | assign sext_ln840_397_fu_29038_p1 = $signed(add_ln840_567_fu_29032_p2);
[2025-10-27 21:47:33,342]       |                                   ^
[2025-10-27 21:47:33,342] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16349:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,343]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,343] 16349 | assign sext_ln840_398_fu_29048_p1 = $signed(add_ln840_569_reg_32518);
[2025-10-27 21:47:33,343]       |                                   ^
[2025-10-27 21:47:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16351:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,343]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,343] 16351 | assign sext_ln840_399_fu_29051_p1 = $signed(add_ln840_571_reg_32523);
[2025-10-27 21:47:33,343]       |                                   ^
[2025-10-27 21:47:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16353:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,343]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,343] 16353 | assign sext_ln840_39_fu_26554_p1 = $signed(add_ln840_56_fu_26548_p2);
[2025-10-27 21:47:33,343]       |                                  ^
[2025-10-27 21:47:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16355:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,343]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,343] 16355 | assign sext_ln840_3_fu_26310_p1 = $signed(add_ln840_4_reg_31318);
[2025-10-27 21:47:33,343]       |                                 ^
[2025-10-27 21:47:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16357:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,343]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,343] 16357 | assign sext_ln840_400_fu_29060_p1 = $signed(add_ln840_572_fu_29054_p2);
[2025-10-27 21:47:33,343]       |                                   ^
[2025-10-27 21:47:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16359:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,343]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,343] 16359 | assign sext_ln840_401_fu_29064_p1 = $signed(add_ln840_573_reg_32528);
[2025-10-27 21:47:33,343]       |                                   ^
[2025-10-27 21:47:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16361:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,343]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,343] 16361 | assign sext_ln840_402_fu_29067_p1 = $signed(add_ln840_575_reg_32533);
[2025-10-27 21:47:33,343]       |                                   ^
[2025-10-27 21:47:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16363:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,343]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,343] 16363 | assign sext_ln840_403_fu_29076_p1 = $signed(add_ln840_576_fu_29070_p2);
[2025-10-27 21:47:33,343]       |                                   ^
[2025-10-27 21:47:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16365:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,343]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,343] 16365 | assign sext_ln840_404_fu_29086_p1 = $signed(add_ln840_577_fu_29080_p2);
[2025-10-27 21:47:33,343]       |                                   ^
[2025-10-27 21:47:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16367:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,343]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,343] 16367 | assign sext_ln840_405_fu_29096_p1 = $signed(add_ln840_579_reg_32538);
[2025-10-27 21:47:33,343]       |                                   ^
[2025-10-27 21:47:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16369:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,343]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,343] 16369 | assign sext_ln840_406_fu_29099_p1 = $signed(add_ln840_581_reg_32543);
[2025-10-27 21:47:33,343]       |                                   ^
[2025-10-27 21:47:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16371:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,343]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,343] 16371 | assign sext_ln840_407_fu_29108_p1 = $signed(add_ln840_582_fu_29102_p2);
[2025-10-27 21:47:33,343]       |                                   ^
[2025-10-27 21:47:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16373:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,343]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,343] 16373 | assign sext_ln840_408_fu_29112_p1 = $signed(add_ln840_583_reg_32548);
[2025-10-27 21:47:33,343]       |                                   ^
[2025-10-27 21:47:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16375:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,343]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,343] 16375 | assign sext_ln840_409_fu_29115_p1 = $signed(add_ln840_585_reg_32553);
[2025-10-27 21:47:33,343]       |                                   ^
[2025-10-27 21:47:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16377:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,343]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,343] 16377 | assign sext_ln840_40_fu_26564_p1 = $signed(add_ln840_57_fu_26558_p2);
[2025-10-27 21:47:33,343]       |                                  ^
[2025-10-27 21:47:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16379:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,343]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,343] 16379 | assign sext_ln840_410_fu_29124_p1 = $signed(add_ln840_586_fu_29118_p2);
[2025-10-27 21:47:33,343]       |                                   ^
[2025-10-27 21:47:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16381:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,343]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,343] 16381 | assign sext_ln840_411_fu_29134_p1 = $signed(add_ln840_587_fu_29128_p2);
[2025-10-27 21:47:33,343]       |                                   ^
[2025-10-27 21:47:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16383:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,343]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,343] 16383 | assign sext_ln840_412_fu_29138_p1 = $signed(add_ln840_588_reg_32558);
[2025-10-27 21:47:33,343]       |                                   ^
[2025-10-27 21:47:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16385:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,343]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,343] 16385 | assign sext_ln840_413_fu_29141_p1 = $signed(add_ln840_590_reg_32563);
[2025-10-27 21:47:33,343]       |                                   ^
[2025-10-27 21:47:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16387:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,343]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,343] 16387 | assign sext_ln840_414_fu_29150_p1 = $signed(add_ln840_591_fu_29144_p2);
[2025-10-27 21:47:33,343]       |                                   ^
[2025-10-27 21:47:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16389:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,343]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,343] 16389 | assign sext_ln840_415_fu_29154_p1 = $signed(add_ln840_593_reg_32568);
[2025-10-27 21:47:33,343]       |                                   ^
[2025-10-27 21:47:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16391:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,343]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,343] 16391 | assign sext_ln840_416_fu_29157_p1 = $signed(add_ln840_595_reg_32573);
[2025-10-27 21:47:33,343]       |                                   ^
[2025-10-27 21:47:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16393:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,343]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,343] 16393 | assign sext_ln840_417_fu_29166_p1 = $signed(add_ln840_596_fu_29160_p2);
[2025-10-27 21:47:33,343]       |                                   ^
[2025-10-27 21:47:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16395:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,343]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,343] 16395 | assign sext_ln840_418_fu_29176_p1 = $signed(add_ln840_597_fu_29170_p2);
[2025-10-27 21:47:33,343]       |                                   ^
[2025-10-27 21:47:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16397:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:47:33,343]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,343] 16397 | assign sext_ln840_419_fu_29186_p1 = $signed(add_ln840_598_fu_29180_p2);
[2025-10-27 21:47:33,343]       |                                   ^
[2025-10-27 21:47:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16399:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,343]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,343] 16399 | assign sext_ln840_41_fu_26574_p1 = $signed(add_ln840_59_reg_31433);
[2025-10-27 21:47:33,343]       |                                  ^
[2025-10-27 21:47:33,343] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16401:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,343]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,343] 16401 | assign sext_ln840_420_fu_29201_p1 = $signed(select_ln90_637_fu_29196_p3);
[2025-10-27 21:47:33,343]       |                                   ^
[2025-10-27 21:47:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16403:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,344]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,344] 16403 | assign sext_ln840_421_fu_25922_p1 = $signed(select_ln90_639_fu_25914_p3);
[2025-10-27 21:47:33,344]       |                                   ^
[2025-10-27 21:47:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16405:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,344]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,344] 16405 | assign sext_ln840_422_fu_29211_p1 = $signed(add_ln840_602_reg_32588);
[2025-10-27 21:47:33,344]       |                                   ^
[2025-10-27 21:47:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16407:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,344]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,344] 16407 | assign sext_ln840_423_fu_29220_p1 = $signed(add_ln840_604_reg_32593);
[2025-10-27 21:47:33,344]       |                                   ^
[2025-10-27 21:47:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16409:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,344]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,344] 16409 | assign sext_ln840_424_fu_29223_p1 = $signed(add_ln840_606_reg_32598);
[2025-10-27 21:47:33,344]       |                                   ^
[2025-10-27 21:47:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16411:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,344]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,344] 16411 | assign sext_ln840_425_fu_29232_p1 = $signed(add_ln840_607_fu_29226_p2);
[2025-10-27 21:47:33,344]       |                                   ^
[2025-10-27 21:47:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16413:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,344]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,344] 16413 | assign sext_ln840_426_fu_29242_p1 = $signed(add_ln840_609_reg_32603);
[2025-10-27 21:47:33,344]       |                                   ^
[2025-10-27 21:47:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16415:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,344]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,344] 16415 | assign sext_ln840_427_fu_29245_p1 = $signed(add_ln840_611_reg_32608);
[2025-10-27 21:47:33,344]       |                                   ^
[2025-10-27 21:47:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16417:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,344]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,344] 16417 | assign sext_ln840_428_fu_29254_p1 = $signed(add_ln840_612_fu_29248_p2);
[2025-10-27 21:47:33,344]       |                                   ^
[2025-10-27 21:47:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16419:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,344]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,344] 16419 | assign sext_ln840_429_fu_29258_p1 = $signed(add_ln840_613_reg_32613);
[2025-10-27 21:47:33,344]       |                                   ^
[2025-10-27 21:47:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16421:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,344]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,344] 16421 | assign sext_ln840_42_fu_26577_p1 = $signed(add_ln840_61_reg_31438);
[2025-10-27 21:47:33,344]       |                                  ^
[2025-10-27 21:47:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16423:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,344]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,344] 16423 | assign sext_ln840_430_fu_29261_p1 = $signed(add_ln840_615_reg_32618);
[2025-10-27 21:47:33,344]       |                                   ^
[2025-10-27 21:47:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16425:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,344]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,344] 16425 | assign sext_ln840_431_fu_29270_p1 = $signed(add_ln840_616_fu_29264_p2);
[2025-10-27 21:47:33,344]       |                                   ^
[2025-10-27 21:47:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16427:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,344]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,344] 16427 | assign sext_ln840_432_fu_29280_p1 = $signed(add_ln840_617_fu_29274_p2);
[2025-10-27 21:47:33,344]       |                                   ^
[2025-10-27 21:47:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16429:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,344]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,344] 16429 | assign sext_ln840_433_fu_29290_p1 = $signed(add_ln840_619_reg_32623);
[2025-10-27 21:47:33,344]       |                                   ^
[2025-10-27 21:47:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16431:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,344]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,344] 16431 | assign sext_ln840_434_fu_29293_p1 = $signed(add_ln840_621_reg_32628);
[2025-10-27 21:47:33,344]       |                                   ^
[2025-10-27 21:47:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16433:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,344]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,344] 16433 | assign sext_ln840_435_fu_29302_p1 = $signed(add_ln840_622_fu_29296_p2);
[2025-10-27 21:47:33,344]       |                                   ^
[2025-10-27 21:47:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16435:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,344]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,344] 16435 | assign sext_ln840_436_fu_29306_p1 = $signed(add_ln840_623_reg_32633);
[2025-10-27 21:47:33,344]       |                                   ^
[2025-10-27 21:47:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16437:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,344]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,344] 16437 | assign sext_ln840_437_fu_29309_p1 = $signed(add_ln840_625_reg_32638);
[2025-10-27 21:47:33,344]       |                                   ^
[2025-10-27 21:47:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16439:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,344]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,344] 16439 | assign sext_ln840_438_fu_29318_p1 = $signed(add_ln840_626_fu_29312_p2);
[2025-10-27 21:47:33,344]       |                                   ^
[2025-10-27 21:47:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16441:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,344]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,344] 16441 | assign sext_ln840_439_fu_29328_p1 = $signed(add_ln840_627_fu_29322_p2);
[2025-10-27 21:47:33,344]       |                                   ^
[2025-10-27 21:47:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16443:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,344]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,344] 16443 | assign sext_ln840_43_fu_26586_p1 = $signed(add_ln840_62_fu_26580_p2);
[2025-10-27 21:47:33,344]       |                                  ^
[2025-10-27 21:47:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16445:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,344]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,344] 16445 | assign sext_ln840_440_fu_29332_p1 = $signed(add_ln840_628_reg_32643);
[2025-10-27 21:47:33,344]       |                                   ^
[2025-10-27 21:47:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16447:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,344]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,344] 16447 | assign sext_ln840_441_fu_29335_p1 = $signed(add_ln840_630_reg_32648);
[2025-10-27 21:47:33,344]       |                                   ^
[2025-10-27 21:47:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16449:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,344]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,344] 16449 | assign sext_ln840_442_fu_29344_p1 = $signed(add_ln840_631_fu_29338_p2);
[2025-10-27 21:47:33,344]       |                                   ^
[2025-10-27 21:47:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16451:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,344]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,344] 16451 | assign sext_ln840_443_fu_29348_p1 = $signed(add_ln840_633_reg_32653);
[2025-10-27 21:47:33,344]       |                                   ^
[2025-10-27 21:47:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16453:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,344]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,344] 16453 | assign sext_ln840_444_fu_29351_p1 = $signed(add_ln840_635_reg_32658);
[2025-10-27 21:47:33,344]       |                                   ^
[2025-10-27 21:47:33,344] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16455:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,344]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,344] 16455 | assign sext_ln840_445_fu_29360_p1 = $signed(add_ln840_636_fu_29354_p2);
[2025-10-27 21:47:33,345]       |                                   ^
[2025-10-27 21:47:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16457:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,345]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,345] 16457 | assign sext_ln840_446_fu_29370_p1 = $signed(add_ln840_637_fu_29364_p2);
[2025-10-27 21:47:33,345]       |                                   ^
[2025-10-27 21:47:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16459:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:47:33,345]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,345] 16459 | assign sext_ln840_447_fu_29380_p1 = $signed(add_ln840_638_fu_29374_p2);
[2025-10-27 21:47:33,345]       |                                   ^
[2025-10-27 21:47:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16461:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,345]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,345] 16461 | assign sext_ln840_44_fu_26590_p1 = $signed(add_ln840_63_reg_31443);
[2025-10-27 21:47:33,345]       |                                  ^
[2025-10-27 21:47:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16463:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,345]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,345] 16463 | assign sext_ln840_45_fu_26593_p1 = $signed(add_ln840_65_reg_31448);
[2025-10-27 21:47:33,345]       |                                  ^
[2025-10-27 21:47:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16465:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,345]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,345] 16465 | assign sext_ln840_46_fu_26602_p1 = $signed(add_ln840_66_fu_26596_p2);
[2025-10-27 21:47:33,345]       |                                  ^
[2025-10-27 21:47:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16467:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,345]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,345] 16467 | assign sext_ln840_47_fu_26612_p1 = $signed(add_ln840_67_fu_26606_p2);
[2025-10-27 21:47:33,345]       |                                  ^
[2025-10-27 21:47:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16469:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,345]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,345] 16469 | assign sext_ln840_48_fu_26616_p1 = $signed(add_ln840_68_reg_31453);
[2025-10-27 21:47:33,345]       |                                  ^
[2025-10-27 21:47:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16471:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,345]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,345] 16471 | assign sext_ln840_49_fu_26619_p1 = $signed(add_ln840_70_reg_31458);
[2025-10-27 21:47:33,345]       |                                  ^
[2025-10-27 21:47:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16473:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,345]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,345] 16473 | assign sext_ln840_4_fu_26313_p1 = $signed(add_ln840_6_reg_31323);
[2025-10-27 21:47:33,345]       |                                 ^
[2025-10-27 21:47:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16475:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,345]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,345] 16475 | assign sext_ln840_50_fu_26628_p1 = $signed(add_ln840_71_fu_26622_p2);
[2025-10-27 21:47:33,345]       |                                  ^
[2025-10-27 21:47:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16477:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,345]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,345] 16477 | assign sext_ln840_51_fu_26632_p1 = $signed(add_ln840_73_reg_31463);
[2025-10-27 21:47:33,345]       |                                  ^
[2025-10-27 21:47:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16479:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,345]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,345] 16479 | assign sext_ln840_52_fu_26635_p1 = $signed(add_ln840_75_reg_31468);
[2025-10-27 21:47:33,345]       |                                  ^
[2025-10-27 21:47:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16481:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,345]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,345] 16481 | assign sext_ln840_53_fu_26644_p1 = $signed(add_ln840_76_fu_26638_p2);
[2025-10-27 21:47:33,345]       |                                  ^
[2025-10-27 21:47:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16483:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,345]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,345] 16483 | assign sext_ln840_54_fu_26654_p1 = $signed(add_ln840_77_fu_26648_p2);
[2025-10-27 21:47:33,345]       |                                  ^
[2025-10-27 21:47:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16485:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:47:33,345]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,345] 16485 | assign sext_ln840_55_fu_26664_p1 = $signed(add_ln840_78_fu_26658_p2);
[2025-10-27 21:47:33,345]       |                                  ^
[2025-10-27 21:47:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16487:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,345]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,345] 16487 | assign sext_ln840_56_fu_26679_p1 = $signed(select_ln90_117_fu_26674_p3);
[2025-10-27 21:47:33,345]       |                                  ^
[2025-10-27 21:47:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16489:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,345]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,345] 16489 | assign sext_ln840_57_fu_7566_p1 = $signed(select_ln90_119_fu_7558_p3);
[2025-10-27 21:47:33,345]       |                                 ^
[2025-10-27 21:47:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16491:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,345]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,345] 16491 | assign sext_ln840_58_fu_26689_p1 = $signed(add_ln840_82_reg_31483);
[2025-10-27 21:47:33,345]       |                                  ^
[2025-10-27 21:47:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16493:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,345]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,345] 16493 | assign sext_ln840_59_fu_26698_p1 = $signed(add_ln840_84_reg_31488);
[2025-10-27 21:47:33,345]       |                                  ^
[2025-10-27 21:47:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16495:33: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,345]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,345] 16495 | assign sext_ln840_5_fu_26322_p1 = $signed(add_ln840_7_fu_26316_p2);
[2025-10-27 21:47:33,345]       |                                 ^
[2025-10-27 21:47:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16497:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,345]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,345] 16497 | assign sext_ln840_60_fu_26701_p1 = $signed(add_ln840_86_reg_31493);
[2025-10-27 21:47:33,345]       |                                  ^
[2025-10-27 21:47:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16499:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,345]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,345] 16499 | assign sext_ln840_61_fu_26710_p1 = $signed(add_ln840_87_fu_26704_p2);
[2025-10-27 21:47:33,345]       |                                  ^
[2025-10-27 21:47:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16501:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,345]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,345] 16501 | assign sext_ln840_62_fu_26720_p1 = $signed(add_ln840_89_reg_31498);
[2025-10-27 21:47:33,345]       |                                  ^
[2025-10-27 21:47:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16503:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,345]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,345] 16503 | assign sext_ln840_63_fu_26723_p1 = $signed(add_ln840_91_reg_31503);
[2025-10-27 21:47:33,345]       |                                  ^
[2025-10-27 21:47:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16505:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,345]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,345] 16505 | assign sext_ln840_64_fu_26732_p1 = $signed(add_ln840_92_fu_26726_p2);
[2025-10-27 21:47:33,345]       |                                  ^
[2025-10-27 21:47:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16507:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,345]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,345] 16507 | assign sext_ln840_65_fu_26736_p1 = $signed(add_ln840_93_reg_31508);
[2025-10-27 21:47:33,345]       |                                  ^
[2025-10-27 21:47:33,345] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16509:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,345]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,346] 16509 | assign sext_ln840_66_fu_26739_p1 = $signed(add_ln840_95_reg_31513);
[2025-10-27 21:47:33,346]       |                                  ^
[2025-10-27 21:47:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16511:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,346]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,346] 16511 | assign sext_ln840_67_fu_26748_p1 = $signed(add_ln840_96_fu_26742_p2);
[2025-10-27 21:47:33,346]       |                                  ^
[2025-10-27 21:47:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16513:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,346]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,346] 16513 | assign sext_ln840_68_fu_26758_p1 = $signed(add_ln840_97_fu_26752_p2);
[2025-10-27 21:47:33,346]       |                                  ^
[2025-10-27 21:47:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16515:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,346]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,346] 16515 | assign sext_ln840_69_fu_26768_p1 = $signed(add_ln840_99_reg_31518);
[2025-10-27 21:47:33,346]       |                                  ^
[2025-10-27 21:47:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16517:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,346]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,346] 16517 | assign sext_ln840_6_fu_26332_p1 = $signed(add_ln840_9_reg_31328);
[2025-10-27 21:47:33,346]       |                                 ^
[2025-10-27 21:47:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16519:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,346]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,346] 16519 | assign sext_ln840_70_fu_26771_p1 = $signed(add_ln840_101_reg_31523);
[2025-10-27 21:47:33,346]       |                                  ^
[2025-10-27 21:47:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16521:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,346]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,346] 16521 | assign sext_ln840_71_fu_26780_p1 = $signed(add_ln840_102_fu_26774_p2);
[2025-10-27 21:47:33,346]       |                                  ^
[2025-10-27 21:47:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16523:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,346]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,346] 16523 | assign sext_ln840_72_fu_26784_p1 = $signed(add_ln840_103_reg_31528);
[2025-10-27 21:47:33,346]       |                                  ^
[2025-10-27 21:47:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16525:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,346]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,346] 16525 | assign sext_ln840_73_fu_26787_p1 = $signed(add_ln840_105_reg_31533);
[2025-10-27 21:47:33,346]       |                                  ^
[2025-10-27 21:47:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16527:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,346]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,346] 16527 | assign sext_ln840_74_fu_26796_p1 = $signed(add_ln840_106_fu_26790_p2);
[2025-10-27 21:47:33,346]       |                                  ^
[2025-10-27 21:47:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16529:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,346]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,346] 16529 | assign sext_ln840_75_fu_26806_p1 = $signed(add_ln840_107_fu_26800_p2);
[2025-10-27 21:47:33,346]       |                                  ^
[2025-10-27 21:47:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16531:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,346]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,346] 16531 | assign sext_ln840_76_fu_26810_p1 = $signed(add_ln840_108_reg_31538);
[2025-10-27 21:47:33,346]       |                                  ^
[2025-10-27 21:47:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16533:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,346]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,346] 16533 | assign sext_ln840_77_fu_26813_p1 = $signed(add_ln840_110_reg_31543);
[2025-10-27 21:47:33,346]       |                                  ^
[2025-10-27 21:47:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16535:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,346]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,346] 16535 | assign sext_ln840_78_fu_26822_p1 = $signed(add_ln840_111_fu_26816_p2);
[2025-10-27 21:47:33,346]       |                                  ^
[2025-10-27 21:47:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16537:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,346]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,346] 16537 | assign sext_ln840_79_fu_26826_p1 = $signed(add_ln840_113_reg_31548);
[2025-10-27 21:47:33,346]       |                                  ^
[2025-10-27 21:47:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16539:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,346]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,346] 16539 | assign sext_ln840_7_fu_26335_p1 = $signed(add_ln840_11_reg_31333);
[2025-10-27 21:47:33,346]       |                                 ^
[2025-10-27 21:47:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16541:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,346]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,346] 16541 | assign sext_ln840_80_fu_26829_p1 = $signed(add_ln840_115_reg_31553);
[2025-10-27 21:47:33,346]       |                                  ^
[2025-10-27 21:47:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16543:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,346]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,346] 16543 | assign sext_ln840_81_fu_26838_p1 = $signed(add_ln840_116_fu_26832_p2);
[2025-10-27 21:47:33,346]       |                                  ^
[2025-10-27 21:47:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16545:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,346]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,346] 16545 | assign sext_ln840_82_fu_26848_p1 = $signed(add_ln840_117_fu_26842_p2);
[2025-10-27 21:47:33,346]       |                                  ^
[2025-10-27 21:47:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16547:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:47:33,346]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,346] 16547 | assign sext_ln840_83_fu_26858_p1 = $signed(add_ln840_118_fu_26852_p2);
[2025-10-27 21:47:33,346]       |                                  ^
[2025-10-27 21:47:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16549:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,346]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,346] 16549 | assign sext_ln840_84_fu_26873_p1 = $signed(select_ln90_157_fu_26868_p3);
[2025-10-27 21:47:33,346]       |                                  ^
[2025-10-27 21:47:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16551:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,346]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,346] 16551 | assign sext_ln840_85_fu_8978_p1 = $signed(select_ln90_159_fu_8970_p3);
[2025-10-27 21:47:33,346]       |                                 ^
[2025-10-27 21:47:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16553:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,346]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,346] 16553 | assign sext_ln840_86_fu_26883_p1 = $signed(add_ln840_122_reg_31568);
[2025-10-27 21:47:33,346]       |                                  ^
[2025-10-27 21:47:33,346] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16555:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,346]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,346] 16555 | assign sext_ln840_87_fu_26892_p1 = $signed(add_ln840_124_reg_31573);
[2025-10-27 21:47:33,346]       |                                  ^
[2025-10-27 21:47:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16557:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,347]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,347] 16557 | assign sext_ln840_88_fu_26895_p1 = $signed(add_ln840_126_reg_31578);
[2025-10-27 21:47:33,347]       |                                  ^
[2025-10-27 21:47:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16559:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,347]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,347] 16559 | assign sext_ln840_89_fu_26904_p1 = $signed(add_ln840_127_fu_26898_p2);
[2025-10-27 21:47:33,347]       |                                  ^
[2025-10-27 21:47:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16561:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,347]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,347] 16561 | assign sext_ln840_8_fu_26344_p1 = $signed(add_ln840_12_fu_26338_p2);
[2025-10-27 21:47:33,347]       |                                 ^
[2025-10-27 21:47:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16563:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,347]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,347] 16563 | assign sext_ln840_90_fu_26914_p1 = $signed(add_ln840_129_reg_31583);
[2025-10-27 21:47:33,347]       |                                  ^
[2025-10-27 21:47:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16565:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,347]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,347] 16565 | assign sext_ln840_91_fu_26917_p1 = $signed(add_ln840_131_reg_31588);
[2025-10-27 21:47:33,347]       |                                  ^
[2025-10-27 21:47:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16567:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,347]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,347] 16567 | assign sext_ln840_92_fu_26926_p1 = $signed(add_ln840_132_fu_26920_p2);
[2025-10-27 21:47:33,347]       |                                  ^
[2025-10-27 21:47:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16569:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,347]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,347] 16569 | assign sext_ln840_93_fu_26930_p1 = $signed(add_ln840_133_reg_31593);
[2025-10-27 21:47:33,347]       |                                  ^
[2025-10-27 21:47:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16571:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,347]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,347] 16571 | assign sext_ln840_94_fu_26933_p1 = $signed(add_ln840_135_reg_31598);
[2025-10-27 21:47:33,347]       |                                  ^
[2025-10-27 21:47:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16573:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,347]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,347] 16573 | assign sext_ln840_95_fu_26942_p1 = $signed(add_ln840_136_fu_26936_p2);
[2025-10-27 21:47:33,347]       |                                  ^
[2025-10-27 21:47:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16575:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:47:33,347]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,347] 16575 | assign sext_ln840_96_fu_26952_p1 = $signed(add_ln840_137_fu_26946_p2);
[2025-10-27 21:47:33,347]       |                                  ^
[2025-10-27 21:47:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16577:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,347]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,347] 16577 | assign sext_ln840_97_fu_26962_p1 = $signed(add_ln840_139_reg_31603);
[2025-10-27 21:47:33,347]       |                                  ^
[2025-10-27 21:47:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16579:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,347]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,347] 16579 | assign sext_ln840_98_fu_26965_p1 = $signed(add_ln840_141_reg_31608);
[2025-10-27 21:47:33,347]       |                                  ^
[2025-10-27 21:47:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16581:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:47:33,347]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,347] 16581 | assign sext_ln840_99_fu_26974_p1 = $signed(add_ln840_142_fu_26968_p2);
[2025-10-27 21:47:33,347]       |                                  ^
[2025-10-27 21:47:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16583:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:47:33,347]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,347] 16583 | assign sext_ln840_9_fu_26348_p1 = $signed(add_ln840_13_reg_31338);
[2025-10-27 21:47:33,347]       |                                 ^
[2025-10-27 21:47:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16585:31: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:47:33,347]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,347] 16585 | assign sext_ln840_fu_26291_p1 = $signed(select_ln90_37_fu_26286_p3);
[2025-10-27 21:47:33,347]       |                               ^
[2025-10-27 21:47:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16587:29: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:47:33,347]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,347] 16587 | assign sext_ln90_fu_3566_p1 = $signed(local_temp_V_fu_3172_p1);
[2025-10-27 21:47:33,347]       |                             ^
[2025-10-27 21:47:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16661:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_10_fu_29832_p2' generates 1 bits.
[2025-10-27 21:47:33,347]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,347] 16661 | assign zext_ln840_10_fu_29838_p1 = xor_ln1039_10_fu_29832_p2;
[2025-10-27 21:47:33,347]       |                                  ^
[2025-10-27 21:47:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16663:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_6_fu_29776_p2' generates 1 bits.
[2025-10-27 21:47:33,347]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,347] 16663 | assign zext_ln840_11_fu_29782_p1 = result_V_6_fu_29776_p2;
[2025-10-27 21:47:33,347]       |                                  ^
[2025-10-27 21:47:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16665:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_12_fu_29900_p2' generates 1 bits.
[2025-10-27 21:47:33,347]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,347] 16665 | assign zext_ln840_12_fu_29906_p1 = xor_ln1039_12_fu_29900_p2;
[2025-10-27 21:47:33,347]       |                                  ^
[2025-10-27 21:47:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16667:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_13_fu_29928_p2' generates 1 bits.
[2025-10-27 21:47:33,347]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,347] 16667 | assign zext_ln840_13_fu_29934_p1 = xor_ln1039_13_fu_29928_p2;
[2025-10-27 21:47:33,347]       |                                  ^
[2025-10-27 21:47:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16669:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_8_fu_29872_p2' generates 1 bits.
[2025-10-27 21:47:33,347]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,347] 16669 | assign zext_ln840_14_fu_29878_p1 = result_V_8_fu_29872_p2;
[2025-10-27 21:47:33,347]       |                                  ^
[2025-10-27 21:47:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16671:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_15_fu_29996_p2' generates 1 bits.
[2025-10-27 21:47:33,347]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,347] 16671 | assign zext_ln840_15_fu_30002_p1 = xor_ln1039_15_fu_29996_p2;
[2025-10-27 21:47:33,347]       |                                  ^
[2025-10-27 21:47:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16673:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_16_fu_30024_p2' generates 1 bits.
[2025-10-27 21:47:33,347]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,347] 16673 | assign zext_ln840_16_fu_30030_p1 = xor_ln1039_16_fu_30024_p2;
[2025-10-27 21:47:33,347]       |                                  ^
[2025-10-27 21:47:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16675:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_10_fu_29968_p2' generates 1 bits.
[2025-10-27 21:47:33,347]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,347] 16675 | assign zext_ln840_17_fu_29974_p1 = result_V_10_fu_29968_p2;
[2025-10-27 21:47:33,347]       |                                  ^
[2025-10-27 21:47:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16677:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_18_fu_30092_p2' generates 1 bits.
[2025-10-27 21:47:33,347]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,347] 16677 | assign zext_ln840_18_fu_30098_p1 = xor_ln1039_18_fu_30092_p2;
[2025-10-27 21:47:33,347]       |                                  ^
[2025-10-27 21:47:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16679:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_19_fu_30120_p2' generates 1 bits.
[2025-10-27 21:47:33,347]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,347] 16679 | assign zext_ln840_19_fu_30126_p1 = xor_ln1039_19_fu_30120_p2;
[2025-10-27 21:47:33,347]       |                                  ^
[2025-10-27 21:47:33,347] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16681:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_29544_p2' generates 1 bits.
[2025-10-27 21:47:33,347]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,347] 16681 | assign zext_ln840_1_fu_29550_p1 = xor_ln1039_1_fu_29544_p2;
[2025-10-27 21:47:33,348]       |                                 ^
[2025-10-27 21:47:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16683:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_12_fu_30064_p2' generates 1 bits.
[2025-10-27 21:47:33,348]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,348] 16683 | assign zext_ln840_20_fu_30070_p1 = result_V_12_fu_30064_p2;
[2025-10-27 21:47:33,348]       |                                  ^
[2025-10-27 21:47:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16685:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_21_fu_30188_p2' generates 1 bits.
[2025-10-27 21:47:33,348]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,348] 16685 | assign zext_ln840_21_fu_30194_p1 = xor_ln1039_21_fu_30188_p2;
[2025-10-27 21:47:33,348]       |                                  ^
[2025-10-27 21:47:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16687:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_22_fu_30216_p2' generates 1 bits.
[2025-10-27 21:47:33,348]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,348] 16687 | assign zext_ln840_22_fu_30222_p1 = xor_ln1039_22_fu_30216_p2;
[2025-10-27 21:47:33,348]       |                                  ^
[2025-10-27 21:47:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16689:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_14_fu_30160_p2' generates 1 bits.
[2025-10-27 21:47:33,348]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,348] 16689 | assign zext_ln840_23_fu_30166_p1 = result_V_14_fu_30160_p2;
[2025-10-27 21:47:33,348]       |                                  ^
[2025-10-27 21:47:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16691:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_24_fu_30284_p2' generates 1 bits.
[2025-10-27 21:47:33,348]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,348] 16691 | assign zext_ln840_24_fu_30290_p1 = xor_ln1039_24_fu_30284_p2;
[2025-10-27 21:47:33,348]       |                                  ^
[2025-10-27 21:47:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16693:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_25_fu_30312_p2' generates 1 bits.
[2025-10-27 21:47:33,348]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,348] 16693 | assign zext_ln840_25_fu_30318_p1 = xor_ln1039_25_fu_30312_p2;
[2025-10-27 21:47:33,348]       |                                  ^
[2025-10-27 21:47:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16695:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_16_fu_30256_p2' generates 1 bits.
[2025-10-27 21:47:33,348]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,348] 16695 | assign zext_ln840_26_fu_30262_p1 = result_V_16_fu_30256_p2;
[2025-10-27 21:47:33,348]       |                                  ^
[2025-10-27 21:47:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16697:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_27_fu_30380_p2' generates 1 bits.
[2025-10-27 21:47:33,348]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,348] 16697 | assign zext_ln840_27_fu_30386_p1 = xor_ln1039_27_fu_30380_p2;
[2025-10-27 21:47:33,348]       |                                  ^
[2025-10-27 21:47:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16699:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_28_fu_30408_p2' generates 1 bits.
[2025-10-27 21:47:33,348]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,348] 16699 | assign zext_ln840_28_fu_30414_p1 = xor_ln1039_28_fu_30408_p2;
[2025-10-27 21:47:33,348]       |                                  ^
[2025-10-27 21:47:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16701:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_18_fu_30352_p2' generates 1 bits.
[2025-10-27 21:47:33,348]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,348] 16701 | assign zext_ln840_29_fu_30358_p1 = result_V_18_fu_30352_p2;
[2025-10-27 21:47:33,348]       |                                  ^
[2025-10-27 21:47:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16703:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_29488_p2' generates 1 bits.
[2025-10-27 21:47:33,348]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,348] 16703 | assign zext_ln840_2_fu_29494_p1 = result_V_fu_29488_p2;
[2025-10-27 21:47:33,348]       |                                 ^
[2025-10-27 21:47:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16705:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_30_fu_30476_p2' generates 1 bits.
[2025-10-27 21:47:33,348]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,348] 16705 | assign zext_ln840_30_fu_30482_p1 = xor_ln1039_30_fu_30476_p2;
[2025-10-27 21:47:33,348]       |                                  ^
[2025-10-27 21:47:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16707:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_31_fu_30504_p2' generates 1 bits.
[2025-10-27 21:47:33,348]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,348] 16707 | assign zext_ln840_31_fu_30510_p1 = xor_ln1039_31_fu_30504_p2;
[2025-10-27 21:47:33,348]       |                                  ^
[2025-10-27 21:47:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16709:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_20_fu_30448_p2' generates 1 bits.
[2025-10-27 21:47:33,348]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,348] 16709 | assign zext_ln840_32_fu_30454_p1 = result_V_20_fu_30448_p2;
[2025-10-27 21:47:33,348]       |                                  ^
[2025-10-27 21:47:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16711:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_33_fu_30572_p2' generates 1 bits.
[2025-10-27 21:47:33,348]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,348] 16711 | assign zext_ln840_33_fu_30578_p1 = xor_ln1039_33_fu_30572_p2;
[2025-10-27 21:47:33,348]       |                                  ^
[2025-10-27 21:47:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16713:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_34_fu_30600_p2' generates 1 bits.
[2025-10-27 21:47:33,348]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,348] 16713 | assign zext_ln840_34_fu_30606_p1 = xor_ln1039_34_fu_30600_p2;
[2025-10-27 21:47:33,348]       |                                  ^
[2025-10-27 21:47:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16715:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_22_fu_30544_p2' generates 1 bits.
[2025-10-27 21:47:33,348]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,348] 16715 | assign zext_ln840_35_fu_30550_p1 = result_V_22_fu_30544_p2;
[2025-10-27 21:47:33,348]       |                                  ^
[2025-10-27 21:47:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16717:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_36_fu_30668_p2' generates 1 bits.
[2025-10-27 21:47:33,348]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,348] 16717 | assign zext_ln840_36_fu_30674_p1 = xor_ln1039_36_fu_30668_p2;
[2025-10-27 21:47:33,348]       |                                  ^
[2025-10-27 21:47:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16719:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_37_fu_30696_p2' generates 1 bits.
[2025-10-27 21:47:33,348]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,348] 16719 | assign zext_ln840_37_fu_30702_p1 = xor_ln1039_37_fu_30696_p2;
[2025-10-27 21:47:33,348]       |                                  ^
[2025-10-27 21:47:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16721:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_24_fu_30640_p2' generates 1 bits.
[2025-10-27 21:47:33,348]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,348] 16721 | assign zext_ln840_38_fu_30646_p1 = result_V_24_fu_30640_p2;
[2025-10-27 21:47:33,348]       |                                  ^
[2025-10-27 21:47:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16723:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_39_fu_30764_p2' generates 1 bits.
[2025-10-27 21:47:33,348]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,348] 16723 | assign zext_ln840_39_fu_30770_p1 = xor_ln1039_39_fu_30764_p2;
[2025-10-27 21:47:33,348]       |                                  ^
[2025-10-27 21:47:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16725:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_3_fu_29612_p2' generates 1 bits.
[2025-10-27 21:47:33,348]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,348] 16725 | assign zext_ln840_3_fu_29618_p1 = xor_ln1039_3_fu_29612_p2;
[2025-10-27 21:47:33,348]       |                                 ^
[2025-10-27 21:47:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16727:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_40_fu_30792_p2' generates 1 bits.
[2025-10-27 21:47:33,348]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,348] 16727 | assign zext_ln840_40_fu_30798_p1 = xor_ln1039_40_fu_30792_p2;
[2025-10-27 21:47:33,348]       |                                  ^
[2025-10-27 21:47:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16729:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_26_fu_30736_p2' generates 1 bits.
[2025-10-27 21:47:33,348]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,348] 16729 | assign zext_ln840_41_fu_30742_p1 = result_V_26_fu_30736_p2;
[2025-10-27 21:47:33,348]       |                                  ^
[2025-10-27 21:47:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16731:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_42_fu_30860_p2' generates 1 bits.
[2025-10-27 21:47:33,348]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,348] 16731 | assign zext_ln840_42_fu_30866_p1 = xor_ln1039_42_fu_30860_p2;
[2025-10-27 21:47:33,348]       |                                  ^
[2025-10-27 21:47:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16733:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_43_fu_30888_p2' generates 1 bits.
[2025-10-27 21:47:33,348]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,348] 16733 | assign zext_ln840_43_fu_30894_p1 = xor_ln1039_43_fu_30888_p2;
[2025-10-27 21:47:33,348]       |                                  ^
[2025-10-27 21:47:33,348] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16735:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_28_fu_30832_p2' generates 1 bits.
[2025-10-27 21:47:33,348]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,349] 16735 | assign zext_ln840_44_fu_30838_p1 = result_V_28_fu_30832_p2;
[2025-10-27 21:47:33,349]       |                                  ^
[2025-10-27 21:47:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16737:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_45_fu_30956_p2' generates 1 bits.
[2025-10-27 21:47:33,349]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,349] 16737 | assign zext_ln840_45_fu_30962_p1 = xor_ln1039_45_fu_30956_p2;
[2025-10-27 21:47:33,349]       |                                  ^
[2025-10-27 21:47:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16739:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_46_fu_30984_p2' generates 1 bits.
[2025-10-27 21:47:33,349]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,349] 16739 | assign zext_ln840_46_fu_30990_p1 = xor_ln1039_46_fu_30984_p2;
[2025-10-27 21:47:33,349]       |                                  ^
[2025-10-27 21:47:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16741:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_30_fu_30928_p2' generates 1 bits.
[2025-10-27 21:47:33,349]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,349] 16741 | assign zext_ln840_47_fu_30934_p1 = result_V_30_fu_30928_p2;
[2025-10-27 21:47:33,349]       |                                  ^
[2025-10-27 21:47:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16743:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_4_fu_29640_p2' generates 1 bits.
[2025-10-27 21:47:33,349]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,349] 16743 | assign zext_ln840_4_fu_29646_p1 = xor_ln1039_4_fu_29640_p2;
[2025-10-27 21:47:33,349]       |                                 ^
[2025-10-27 21:47:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16745:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_29584_p2' generates 1 bits.
[2025-10-27 21:47:33,349]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,349] 16745 | assign zext_ln840_5_fu_29590_p1 = result_V_2_fu_29584_p2;
[2025-10-27 21:47:33,349]       |                                 ^
[2025-10-27 21:47:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16747:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_6_fu_29708_p2' generates 1 bits.
[2025-10-27 21:47:33,349]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,349] 16747 | assign zext_ln840_6_fu_29714_p1 = xor_ln1039_6_fu_29708_p2;
[2025-10-27 21:47:33,349]       |                                 ^
[2025-10-27 21:47:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16749:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_7_fu_29736_p2' generates 1 bits.
[2025-10-27 21:47:33,349]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,349] 16749 | assign zext_ln840_7_fu_29742_p1 = xor_ln1039_7_fu_29736_p2;
[2025-10-27 21:47:33,349]       |                                 ^
[2025-10-27 21:47:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16751:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_4_fu_29680_p2' generates 1 bits.
[2025-10-27 21:47:33,349]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,349] 16751 | assign zext_ln840_8_fu_29686_p1 = result_V_4_fu_29680_p2;
[2025-10-27 21:47:33,349]       |                                 ^
[2025-10-27 21:47:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16753:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_9_fu_29804_p2' generates 1 bits.
[2025-10-27 21:47:33,349]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,349] 16753 | assign zext_ln840_9_fu_29810_p1 = xor_ln1039_9_fu_29804_p2;
[2025-10-27 21:47:33,349]       |                                 ^
[2025-10-27 21:47:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:16755:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_fu_29516_p2' generates 1 bits.
[2025-10-27 21:47:33,349]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:47:33,349] 16755 | assign zext_ln840_fu_29522_p1 = xor_ln1039_fu_29516_p2;
[2025-10-27 21:47:33,349]       |                               ^
[2025-10-27 21:47:33,349] %Warning-LITENDIAN: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:22948:11: Little bit endian vector: left < right of bit range: [-1:0]
[2025-10-27 21:47:33,349]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-27 21:47:33,349] 22948 |    reg    [addrwidth-1:0] addr, addr_, a_;
[2025-10-27 21:47:33,349]       |           ^
[2025-10-27 21:47:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:22986:17: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's COND generates 32 or 2 bits.
[2025-10-27 21:47:33,349]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-27 21:47:33,349] 22986 |    assign count = (state==state_more ? addr+2 : (state==state_one ? 1 : 0));
[2025-10-27 21:47:33,349]       |                 ^
[2025-10-27 21:47:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23038:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,349]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-27 21:47:33,349] 23038 |         srlo_       <=  'bx;
[2025-10-27 21:47:33,349]       |                     ^~
[2025-10-27 21:47:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23041:21: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,349]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-27 21:47:33,349] 23041 |         addr_       <=  'bx;
[2025-10-27 21:47:33,349]       |                     ^~
[2025-10-27 21:47:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23054:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,349]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-27 21:47:33,349] 23054 |    srlo_       <= 'bx;
[2025-10-27 21:47:33,349]       |                ^~
[2025-10-27 21:47:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23064:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,349]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-27 21:47:33,349] 23064 |    srlo_       <= 'bx;
[2025-10-27 21:47:33,349]       |                ^~
[2025-10-27 21:47:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23078:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,349]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-27 21:47:33,349] 23078 |    srlo_       <= 'bx;
[2025-10-27 21:47:33,349]       |                ^~
[2025-10-27 21:47:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23085:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,349]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-27 21:47:33,349] 23085 |    srlo_       <= 'bx;
[2025-10-27 21:47:33,349]       |                ^~
[2025-10-27 21:47:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23098:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,349]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-27 21:47:33,349] 23098 |    srlo_       <= 'bx;
[2025-10-27 21:47:33,349]       |                ^~
[2025-10-27 21:47:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23116:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,349]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-27 21:47:33,349] 23116 |    srlo_       <= 'bx;
[2025-10-27 21:47:33,349]       |                ^~
[2025-10-27 21:47:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23130:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,349]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-27 21:47:33,349] 23130 |    srlo_       <= 'bx;
[2025-10-27 21:47:33,349]       |                ^~
[2025-10-27 21:47:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23147:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,349]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-27 21:47:33,349] 23147 |    srlo_       <=  'bx;
[2025-10-27 21:47:33,349]       |                ^~
[2025-10-27 21:47:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23150:16: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,349]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-10-27 21:47:33,349] 23150 |    addr_       <=  'bx;
[2025-10-27 21:47:33,349]       |                ^~
[2025-10-27 21:47:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:22973:54: Operator EQ expects 32 or 7 bits on the LHS, but LHS's VARREF 'addr_' generates 6 bits.
[2025-10-27 21:47:33,349]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-10-27 21:47:33,349] 22973 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-10-27 21:47:33,349]       |                                                      ^~
[2025-10-27 21:47:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23030:10: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 7 bits.
[2025-10-27 21:47:33,349]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-10-27 21:47:33,349] 23030 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-10-27 21:47:33,349]       |          ^
[2025-10-27 21:47:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23041:21: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,349]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-10-27 21:47:33,349] 23041 |         addr_       <=  'bx;
[2025-10-27 21:47:33,349]       |                     ^~
[2025-10-27 21:47:33,349] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23150:16: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,349]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-10-27 21:47:33,349] 23150 |    addr_       <=  'bx;
[2025-10-27 21:47:33,350]       |                ^~
[2025-10-27 21:47:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:22973:54: Operator EQ expects 32 or 2 bits on the LHS, but LHS's VARREF 'addr_' generates 1 bits.
[2025-10-27 21:47:33,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-27 21:47:33,350] 22973 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-10-27 21:47:33,350]       |                                                      ^~
[2025-10-27 21:47:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23030:10: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 2 bits.
[2025-10-27 21:47:33,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-27 21:47:33,350] 23030 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-10-27 21:47:33,350]       |          ^
[2025-10-27 21:47:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23038:25: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:47:33,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-27 21:47:33,350] 23038 |         srlo_       <=  'bx;
[2025-10-27 21:47:33,350]       |                         ^~~
[2025-10-27 21:47:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23041:21: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-27 21:47:33,350] 23041 |         addr_       <=  'bx;
[2025-10-27 21:47:33,350]       |                     ^~
[2025-10-27 21:47:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23054:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:47:33,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-27 21:47:33,350] 23054 |    srlo_       <= 'bx;
[2025-10-27 21:47:33,350]       |                   ^~~
[2025-10-27 21:47:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23064:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:47:33,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-27 21:47:33,350] 23064 |    srlo_       <= 'bx;
[2025-10-27 21:47:33,350]       |                   ^~~
[2025-10-27 21:47:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23078:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:47:33,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-27 21:47:33,350] 23078 |    srlo_       <= 'bx;
[2025-10-27 21:47:33,350]       |                   ^~~
[2025-10-27 21:47:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23085:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:47:33,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-27 21:47:33,350] 23085 |    srlo_       <= 'bx;
[2025-10-27 21:47:33,350]       |                   ^~~
[2025-10-27 21:47:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23098:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:47:33,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-27 21:47:33,350] 23098 |    srlo_       <= 'bx;
[2025-10-27 21:47:33,350]       |                   ^~~
[2025-10-27 21:47:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23116:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:47:33,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-27 21:47:33,350] 23116 |    srlo_       <= 'bx;
[2025-10-27 21:47:33,350]       |                   ^~~
[2025-10-27 21:47:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23130:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:47:33,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-27 21:47:33,350] 23130 |    srlo_       <= 'bx;
[2025-10-27 21:47:33,350]       |                   ^~~
[2025-10-27 21:47:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23147:20: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:47:33,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-27 21:47:33,350] 23147 |    srlo_       <=  'bx;
[2025-10-27 21:47:33,350]       |                    ^~~
[2025-10-27 21:47:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23150:16: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-27 21:47:33,350] 23150 |    addr_       <=  'bx;
[2025-10-27 21:47:33,350]       |                ^~
[2025-10-27 21:47:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:22973:54: Operator EQ expects 32 or 3 bits on the LHS, but LHS's VARREF 'addr_' generates 2 bits.
[2025-10-27 21:47:33,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-27 21:47:33,350] 22973 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-10-27 21:47:33,350]       |                                                      ^~
[2025-10-27 21:47:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23030:10: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 3 bits.
[2025-10-27 21:47:33,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-10-27 21:47:33,350] 23030 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-10-27 21:47:33,350]       |          ^
[2025-10-27 21:47:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23038:25: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:47:33,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-10-27 21:47:33,350] 23038 |         srlo_       <=  'bx;
[2025-10-27 21:47:33,350]       |                         ^~~
[2025-10-27 21:47:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23041:21: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-10-27 21:47:33,350] 23041 |         addr_       <=  'bx;
[2025-10-27 21:47:33,350]       |                     ^~
[2025-10-27 21:47:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23054:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:47:33,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-10-27 21:47:33,350] 23054 |    srlo_       <= 'bx;
[2025-10-27 21:47:33,350]       |                   ^~~
[2025-10-27 21:47:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23064:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:47:33,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-10-27 21:47:33,350] 23064 |    srlo_       <= 'bx;
[2025-10-27 21:47:33,350]       |                   ^~~
[2025-10-27 21:47:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23078:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:47:33,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-10-27 21:47:33,350] 23078 |    srlo_       <= 'bx;
[2025-10-27 21:47:33,350]       |                   ^~~
[2025-10-27 21:47:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23085:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:47:33,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-10-27 21:47:33,350] 23085 |    srlo_       <= 'bx;
[2025-10-27 21:47:33,350]       |                   ^~~
[2025-10-27 21:47:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23098:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:47:33,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-10-27 21:47:33,350] 23098 |    srlo_       <= 'bx;
[2025-10-27 21:47:33,350]       |                   ^~~
[2025-10-27 21:47:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23116:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:47:33,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-10-27 21:47:33,350] 23116 |    srlo_       <= 'bx;
[2025-10-27 21:47:33,350]       |                   ^~~
[2025-10-27 21:47:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23130:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:47:33,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-10-27 21:47:33,350] 23130 |    srlo_       <= 'bx;
[2025-10-27 21:47:33,350]       |                   ^~~
[2025-10-27 21:47:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23147:20: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:47:33,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-10-27 21:47:33,350] 23147 |    srlo_       <=  'bx;
[2025-10-27 21:47:33,350]       |                    ^~~
[2025-10-27 21:47:33,350] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23150:16: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,350]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-10-27 21:47:33,350] 23150 |    addr_       <=  'bx;
[2025-10-27 21:47:33,350]       |                ^~
[2025-10-27 21:47:33,350] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:30929:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,351]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-10-27 21:47:33,351] 30929 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_36_ap_start_reg = 1'b0;
[2025-10-27 21:47:33,351]       |  ^
[2025-10-27 21:47:33,351] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:30930:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,351]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-10-27 21:47:33,351] 30930 | #0 ap_CS_fsm = 4'd1;
[2025-10-27 21:47:33,351]       |  ^
[2025-10-27 21:47:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:31072:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,351]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-10-27 21:47:33,351] 31072 |             ap_NS_fsm = 'bx;
[2025-10-27 21:47:33,351]       |                       ^
[2025-10-27 21:47:33,351] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:24695:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,351]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-10-27 21:47:33,351] 24695 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;
[2025-10-27 21:47:33,351]       |  ^
[2025-10-27 21:47:33,351] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:24696:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,351]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-10-27 21:47:33,351] 24696 | #0 ap_CS_fsm = 4'd1;
[2025-10-27 21:47:33,351]       |  ^
[2025-10-27 21:47:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:24838:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,351]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-10-27 21:47:33,351] 24838 |             ap_NS_fsm = 'bx;
[2025-10-27 21:47:33,351]       |                       ^
[2025-10-27 21:47:33,351] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20294:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,351]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:47:33,351] 20294 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-10-27 21:47:33,351]       |  ^
[2025-10-27 21:47:33,351] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20295:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,351]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:47:33,351] 20295 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-10-27 21:47:33,351]       |  ^
[2025-10-27 21:47:33,351] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20296:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,351]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:47:33,351] 20296 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-10-27 21:47:33,351]       |  ^
[2025-10-27 21:47:33,351] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20297:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,351]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:47:33,351] 20297 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-10-27 21:47:33,351]       |  ^
[2025-10-27 21:47:33,351] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20298:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,351]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:47:33,351] 20298 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-10-27 21:47:33,351]       |  ^
[2025-10-27 21:47:33,351] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20299:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,351]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:47:33,351] 20299 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-10-27 21:47:33,351]       |  ^
[2025-10-27 21:47:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20628:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,351]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:47:33,351] 20628 |             ap_NS_iter0_fsm = 'bx;
[2025-10-27 21:47:33,351]       |                             ^
[2025-10-27 21:47:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20652:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,351]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:47:33,351] 20652 |             ap_NS_iter1_fsm = 'bx;
[2025-10-27 21:47:33,351]       |                             ^
[2025-10-27 21:47:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20676:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,351]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:47:33,351] 20676 |             ap_NS_iter2_fsm = 'bx;
[2025-10-27 21:47:33,351]       |                             ^
[2025-10-27 21:47:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20700:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,351]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:47:33,351] 20700 |             ap_NS_iter3_fsm = 'bx;
[2025-10-27 21:47:33,351]       |                             ^
[2025-10-27 21:47:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20724:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,351]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:47:33,351] 20724 |             ap_NS_iter4_fsm = 'bx;
[2025-10-27 21:47:33,351]       |                             ^
[2025-10-27 21:47:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20737:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.
[2025-10-27 21:47:33,351]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:47:33,351] 20737 |                 ap_NS_iter5_fsm = ap_ST_iter0_fsm_state1;
[2025-10-27 21:47:33,351]       |                                 ^
[2025-10-27 21:47:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20750:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,351]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:47:33,351] 20750 |             ap_NS_iter5_fsm = 'bx;
[2025-10-27 21:47:33,351]       |                             ^
[2025-10-27 21:47:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20815:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_199_p00' generates 4 bits.
[2025-10-27 21:47:33,351]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:47:33,351] 20815 | assign grp_fu_199_p0 = grp_fu_199_p00;
[2025-10-27 21:47:33,351]       |                      ^
[2025-10-27 21:47:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20817:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'inElem_reg_234' generates 2 bits.
[2025-10-27 21:47:33,351]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:47:33,351] 20817 | assign grp_fu_199_p00 = inElem_reg_234;
[2025-10-27 21:47:33,351]       |                       ^
[2025-10-27 21:47:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:20833:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_184_p2' generates 1 bits.
[2025-10-27 21:47:33,351]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:47:33,351] 20833 | assign out_V_TDATA_int_regslice = result_V_fu_184_p2;
[2025-10-27 21:47:33,351]       |                                 ^
[2025-10-27 21:47:33,351] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:537:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,351]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-10-27 21:47:33,351]   537 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_36_ap_start_reg = 1'b0;
[2025-10-27 21:47:33,351]       |  ^
[2025-10-27 21:47:33,351] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:538:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:47:33,351]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-10-27 21:47:33,351]   538 | #0 ap_CS_fsm = 4'd1;
[2025-10-27 21:47:33,351]       |  ^
[2025-10-27 21:47:33,351] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:680:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:47:33,351]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-10-27 21:47:33,351]   680 |             ap_NS_fsm = 'bx;
[2025-10-27 21:47:33,351]       |                       ^
[2025-10-27 21:47:33,351] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23038:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,351]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,351] 23038 |         srlo_       <=  'bx;
[2025-10-27 21:47:33,351]       |                     ^~
[2025-10-27 21:47:33,351]                   *** See https://verilator.org/warn/COMBDLY before disabling this,
[2025-10-27 21:47:33,351]                   else you may end up with different sim results.
[2025-10-27 21:47:33,351] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23039:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,351]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,352] 23039 |         shift_en_o_ <= 1'bx;
[2025-10-27 21:47:33,352]       |                     ^~
[2025-10-27 21:47:33,352] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23040:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,352]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,352] 23040 |         shift_en_   <= 1'bx;
[2025-10-27 21:47:33,352]       |                     ^~
[2025-10-27 21:47:33,352] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23041:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,352]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,352] 23041 |         addr_       <=  'bx;
[2025-10-27 21:47:33,352]       |                     ^~
[2025-10-27 21:47:33,352] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23042:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,352]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,352] 23042 |         state_      <= 2'bx;
[2025-10-27 21:47:33,352]       |                     ^~
[2025-10-27 21:47:33,352] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23047:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,352]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,352] 23047 |    srlo_       <= i_d;
[2025-10-27 21:47:33,352]       |                ^~
[2025-10-27 21:47:33,352] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23048:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,352]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,352] 23048 |    shift_en_o_ <= 1;
[2025-10-27 21:47:33,352]       |                ^~
[2025-10-27 21:47:33,352] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23049:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,352]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,352] 23049 |    shift_en_   <= 1'bx;
[2025-10-27 21:47:33,352]       |                ^~
[2025-10-27 21:47:33,352] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23050:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,352]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,352] 23050 |    addr_       <= 0;
[2025-10-27 21:47:33,352]       |                ^~
[2025-10-27 21:47:33,352] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23051:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,352]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,352] 23051 |    state_      <= state_one;
[2025-10-27 21:47:33,352]       |                ^~
[2025-10-27 21:47:33,352] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23054:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,352]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,352] 23054 |    srlo_       <= 'bx;
[2025-10-27 21:47:33,352]       |                ^~
[2025-10-27 21:47:33,352] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23055:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,352]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,352] 23055 |    shift_en_o_ <= 0;
[2025-10-27 21:47:33,352]       |                ^~
[2025-10-27 21:47:33,352] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23056:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,352]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,352] 23056 |    shift_en_   <= 1'bx;
[2025-10-27 21:47:33,352]       |                ^~
[2025-10-27 21:47:33,352] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23057:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,352]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,352] 23057 |    addr_       <= 0;
[2025-10-27 21:47:33,352]       |                ^~
[2025-10-27 21:47:33,352] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23058:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,352]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,352] 23058 |    state_      <= state_empty;
[2025-10-27 21:47:33,352]       |                ^~
[2025-10-27 21:47:33,352] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23064:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,352]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,352] 23064 |    srlo_       <= 'bx;
[2025-10-27 21:47:33,352]       |                ^~
[2025-10-27 21:47:33,352] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23065:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,352]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,352] 23065 |    shift_en_o_ <= 0;
[2025-10-27 21:47:33,352]       |                ^~
[2025-10-27 21:47:33,352] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23066:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,352]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,352] 23066 |    shift_en_   <= 1;
[2025-10-27 21:47:33,352]       |                ^~
[2025-10-27 21:47:33,352] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23067:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,352]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,352] 23067 |    addr_       <= 0;
[2025-10-27 21:47:33,352]       |                ^~
[2025-10-27 21:47:33,352] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23068:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,352]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,352] 23068 |    state_      <= state_more;
[2025-10-27 21:47:33,352]       |                ^~
[2025-10-27 21:47:33,352] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23071:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,352]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,352] 23071 |    srlo_       <= i_d;
[2025-10-27 21:47:33,352]       |                ^~
[2025-10-27 21:47:33,352] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23072:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,352]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,352] 23072 |    shift_en_o_ <= 1;
[2025-10-27 21:47:33,352]       |                ^~
[2025-10-27 21:47:33,352] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23073:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,352]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,352] 23073 |    shift_en_   <= 1;
[2025-10-27 21:47:33,352]       |                ^~
[2025-10-27 21:47:33,352] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23074:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,352]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,352] 23074 |    addr_       <= 0;
[2025-10-27 21:47:33,352]       |                ^~
[2025-10-27 21:47:33,352] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23075:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,352]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,352] 23075 |    state_      <= state_one;
[2025-10-27 21:47:33,352]       |                ^~
[2025-10-27 21:47:33,352] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23078:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,352]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,352] 23078 |    srlo_       <= 'bx;
[2025-10-27 21:47:33,352]       |                ^~
[2025-10-27 21:47:33,352] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23079:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,352]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,352] 23079 |    shift_en_o_ <= 0;
[2025-10-27 21:47:33,352]       |                ^~
[2025-10-27 21:47:33,352] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23080:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,352]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,352] 23080 |    shift_en_   <= 1'bx;
[2025-10-27 21:47:33,352]       |                ^~
[2025-10-27 21:47:33,353] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23081:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,353]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,353] 23081 |    addr_       <= 0;
[2025-10-27 21:47:33,353]       |                ^~
[2025-10-27 21:47:33,353] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23082:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,353]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,353] 23082 |    state_      <= state_one;
[2025-10-27 21:47:33,353]       |                ^~
[2025-10-27 21:47:33,353] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23085:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,353]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,353] 23085 |    srlo_       <= 'bx;
[2025-10-27 21:47:33,353]       |                ^~
[2025-10-27 21:47:33,353] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23086:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,353]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,353] 23086 |    shift_en_o_ <= 0;
[2025-10-27 21:47:33,353]       |                ^~
[2025-10-27 21:47:33,353] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23087:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,353]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,353] 23087 |    shift_en_   <= 1'bx;
[2025-10-27 21:47:33,353]       |                ^~
[2025-10-27 21:47:33,353] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23088:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,353]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,353] 23088 |    addr_       <= 0;
[2025-10-27 21:47:33,353]       |                ^~
[2025-10-27 21:47:33,353] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23089:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,353]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,353] 23089 |    state_      <= state_empty;
[2025-10-27 21:47:33,353]       |                ^~
[2025-10-27 21:47:33,353] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23098:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,353]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,353] 23098 |    srlo_       <= 'bx;
[2025-10-27 21:47:33,353]       |                ^~
[2025-10-27 21:47:33,353] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23099:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,353]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,353] 23099 |    shift_en_o_ <= 0;
[2025-10-27 21:47:33,353]       |                ^~
[2025-10-27 21:47:33,353] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23100:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,353]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,353] 23100 |    shift_en_   <= 0;
[2025-10-27 21:47:33,353]       |                ^~
[2025-10-27 21:47:33,353] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23101:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,353]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,353] 23101 |    addr_       <= addr;
[2025-10-27 21:47:33,353]       |                ^~
[2025-10-27 21:47:33,353] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23102:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,353]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,353] 23102 |    state_      <= state_more;
[2025-10-27 21:47:33,353]       |                ^~
[2025-10-27 21:47:33,353] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23105:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,353]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,353] 23105 |    srlo_       <= srl[addr];
[2025-10-27 21:47:33,353]       |                ^~
[2025-10-27 21:47:33,353] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23106:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,353]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,353] 23106 |    shift_en_o_ <= 1;
[2025-10-27 21:47:33,353]       |                ^~
[2025-10-27 21:47:33,353] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23107:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,353]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,353] 23107 |    shift_en_   <= 0;
[2025-10-27 21:47:33,353]       |                ^~
[2025-10-27 21:47:33,353] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23110:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,353]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,353] 23110 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2025-10-27 21:47:33,353]       |                ^~
[2025-10-27 21:47:33,353] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23111:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,353]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,353] 23111 |    state_      <= addr_zero_ ? state_one : state_more;
[2025-10-27 21:47:33,353]       |                ^~
[2025-10-27 21:47:33,353] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23116:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,353]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,353] 23116 |    srlo_       <= 'bx;
[2025-10-27 21:47:33,353]       |                ^~
[2025-10-27 21:47:33,353] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23117:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,353]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,353] 23117 |    shift_en_o_ <= 0;
[2025-10-27 21:47:33,353]       |                ^~
[2025-10-27 21:47:33,353] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23118:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,353]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,353] 23118 |    shift_en_   <= 1;
[2025-10-27 21:47:33,353]       |                ^~
[2025-10-27 21:47:33,353] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23119:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,353]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,353] 23119 |    addr_       <= addr+1;
[2025-10-27 21:47:33,353]       |                ^~
[2025-10-27 21:47:33,353] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23120:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,353]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,353] 23120 |    state_      <= state_more;
[2025-10-27 21:47:33,353]       |                ^~
[2025-10-27 21:47:33,353] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23123:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,353]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,353] 23123 |    srlo_       <= srl[addr];
[2025-10-27 21:47:33,353]       |                ^~
[2025-10-27 21:47:33,353] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23124:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,353]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,353] 23124 |    shift_en_o_ <= 1;
[2025-10-27 21:47:33,353]       |                ^~
[2025-10-27 21:47:33,353] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23125:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,353]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,353] 23125 |    shift_en_   <= 1;
[2025-10-27 21:47:33,353]       |                ^~
[2025-10-27 21:47:33,353] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23126:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,353]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,353] 23126 |    addr_       <= addr;
[2025-10-27 21:47:33,353]       |                ^~
[2025-10-27 21:47:33,353] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23127:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,353]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,354] 23127 |    state_      <= state_more;
[2025-10-27 21:47:33,354]       |                ^~
[2025-10-27 21:47:33,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23130:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,354]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,354] 23130 |    srlo_       <= 'bx;
[2025-10-27 21:47:33,354]       |                ^~
[2025-10-27 21:47:33,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23131:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,354]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,354] 23131 |    shift_en_o_ <= 0;
[2025-10-27 21:47:33,354]       |                ^~
[2025-10-27 21:47:33,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23132:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,354]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,354] 23132 |    shift_en_   <= 0;
[2025-10-27 21:47:33,354]       |                ^~
[2025-10-27 21:47:33,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23133:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,354]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,354] 23133 |    addr_       <= addr;
[2025-10-27 21:47:33,354]       |                ^~
[2025-10-27 21:47:33,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23134:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,354]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,354] 23134 |    state_      <= state_more;
[2025-10-27 21:47:33,354]       |                ^~
[2025-10-27 21:47:33,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23137:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,354]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,354] 23137 |    srlo_       <= srl[addr];
[2025-10-27 21:47:33,354]       |                ^~
[2025-10-27 21:47:33,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23138:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,354]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,354] 23138 |    shift_en_o_ <= 1;
[2025-10-27 21:47:33,354]       |                ^~
[2025-10-27 21:47:33,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23139:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,354]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,354] 23139 |    shift_en_   <= 0;
[2025-10-27 21:47:33,354]       |                ^~
[2025-10-27 21:47:33,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23140:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,354]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,354] 23140 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2025-10-27 21:47:33,354]       |                ^~
[2025-10-27 21:47:33,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23141:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,354]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,354] 23141 |    state_      <= addr_zero_ ? state_one : state_more;
[2025-10-27 21:47:33,354]       |                ^~
[2025-10-27 21:47:33,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23147:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,354]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,354] 23147 |    srlo_       <=  'bx;
[2025-10-27 21:47:33,354]       |                ^~
[2025-10-27 21:47:33,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23148:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,354]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,354] 23148 |    shift_en_o_ <= 1'bx;
[2025-10-27 21:47:33,354]       |                ^~
[2025-10-27 21:47:33,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23149:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,354]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,354] 23149 |    shift_en_   <= 1'bx;
[2025-10-27 21:47:33,354]       |                ^~
[2025-10-27 21:47:33,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23150:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,354]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,354] 23150 |    addr_       <=  'bx;
[2025-10-27 21:47:33,354]       |                ^~
[2025-10-27 21:47:33,354] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ktxxn72x/finn_design_wrapper.v:23151:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:47:33,354]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:47:33,354] 23151 |    state_      <= 2'bx;
[2025-10-27 21:47:33,354]       |                ^~
[2025-10-27 21:47:35,977] make: Entering directory '/tmp/finn_dev_root/verilator_fifosim_tarxj3ib'
[2025-10-27 21:47:35,978] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilator_fifosim.o verilator_fifosim.cpp
[2025-10-27 21:47:35,978] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
[2025-10-27 21:47:35,978] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
[2025-10-27 21:47:35,978] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper.o Vfinn_design_wrapper.cpp
[2025-10-27 21:47:35,978] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.cpp
[2025-10-27 21:47:35,978] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.cpp
[2025-10-27 21:47:35,978] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.cpp
[2025-10-27 21:47:35,978] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.cpp
[2025-10-27 21:47:35,978] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper__ConstPool_0.cpp
[2025-10-27 21:47:35,978] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__Slow.cpp
[2025-10-27 21:47:35,978] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.cpp
[2025-10-27 21:47:35,978] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Syms.cpp
[2025-10-27 21:47:35,978] echo "" > Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-10-27 21:47:35,978] Archive ar -rcs Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper__Syms.o
[2025-10-27 21:47:35,978] g++    verilator_fifosim.o verilated.o verilated_threads.o Vfinn_design_wrapper__ALL.a    -pthread -lpthread -latomic   -o Vfinn_design_wrapper
[2025-10-27 21:47:35,978] rm Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-10-27 21:47:35,978] make: Leaving directory '/tmp/finn_dev_root/verilator_fifosim_tarxj3ib'
[2025-10-27 21:47:35,986] Simulation starting
[2025-10-27 21:47:35,986] Number of inputs to write 90
[2025-10-27 21:47:35,986] Number of outputs to expect 6
[2025-10-27 21:47:35,986] No-output timeout clock cycles 100000000
[2025-10-27 21:47:35,986] All inputs written at cycle 282
[2025-10-27 21:47:35,986] Simulation finished
[2025-10-27 21:47:35,986] Number of inputs consumed 90
[2025-10-27 21:47:35,986] Number of outputs produced 6
[2025-10-27 21:47:35,986] Number of clock cycles 598
[2025-10-27 21:47:35,992] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_0
[2025-10-27 21:47:35,992]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-27 21:47:35,992] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_0
[2025-10-27 21:47:35,992]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-27 21:47:35,993] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_1
[2025-10-27 21:47:35,993]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-27 21:47:35,993] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_1
[2025-10-27 21:47:35,993]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-27 21:47:35,994] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_2
[2025-10-27 21:47:35,994]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-27 21:47:35,994] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_3
[2025-10-27 21:47:35,994]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-10-27 21:47:36,081] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_3
[2025-10-27 21:47:36,081]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-10-27 21:47:36,082] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_2
[2025-10-27 21:47:36,082]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-10-27 21:47:36,083] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_1
[2025-10-27 21:47:36,083]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-10-27 21:47:36,085] /home/changhong/prj/finn_dev/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_0
[2025-10-27 21:47:36,085]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-10-27 21:47:36,116] Running step: step_create_stitched_ip [14/19]
[2025-10-27 21:48:02,498] creating output_ipstitch_ooc_rtlsim/stitched_ip
[2025-10-27 21:48:02,498] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.cache
[2025-10-27 21:48:02,498] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.cache/wt
[2025-10-27 21:48:02,498] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.cache/wt/project.wpc -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.cache/wt
[2025-10-27 21:48:02,498] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.hw
[2025-10-27 21:48:02,498] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.hw/finn_vivado_stitch_proj.lpr -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.hw
[2025-10-27 21:48:02,498] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.ip_user_files
[2025-10-27 21:48:02,498] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen
[2025-10-27 21:48:02,498] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1
[2025-10-27 21:48:02,498] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd
[2025-10-27 21:48:02,498] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref
[2025-10-27 21:48:02,498] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1
[2025-10-27 21:48:02,498] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1/component.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1
[2025-10-27 21:48:02,499] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1/xgui
[2025-10-27 21:48:02,499] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1/xgui/StreamingFIFO_rtl_1_v1_0.tcl -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1/xgui
[2025-10-27 21:48:02,499] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4
[2025-10-27 21:48:02,499] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/component.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4
[2025-10-27 21:48:02,499] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/xgui
[2025-10-27 21:48:02,499] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/xgui/StreamingFIFO_rtl_4_v1_0.tcl -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/xgui
[2025-10-27 21:48:02,499] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3
[2025-10-27 21:48:02,499] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3/component.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3
[2025-10-27 21:48:02,499] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3/xgui
[2025-10-27 21:48:02,499] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3/xgui/StreamingFIFO_rtl_3_v1_0.tcl -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3/xgui
[2025-10-27 21:48:02,499] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0
[2025-10-27 21:48:02,499] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/component.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0
[2025-10-27 21:48:02,499] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/xgui
[2025-10-27 21:48:02,499] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/xgui/StreamingDataWidthConverter_rtl_0_v1_0.tcl -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/xgui
[2025-10-27 21:48:02,499] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1
[2025-10-27 21:48:02,500] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/component.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1
[2025-10-27 21:48:02,500] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/xgui
[2025-10-27 21:48:02,500] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/xgui/StreamingDataWidthConverter_rtl_1_v1_0.tcl -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/xgui
[2025-10-27 21:48:02,500] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5
[2025-10-27 21:48:02,500] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/component.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5
[2025-10-27 21:48:02,500] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/xgui
[2025-10-27 21:48:02,500] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/xgui/StreamingFIFO_rtl_5_v1_0.tcl -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/xgui
[2025-10-27 21:48:02,500] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0
[2025-10-27 21:48:02,500] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/component.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0
[2025-10-27 21:48:02,500] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/xgui
[2025-10-27 21:48:02,500] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/xgui/StreamingFIFO_rtl_0_v1_0.tcl -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/xgui
[2025-10-27 21:48:02,500] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2
[2025-10-27 21:48:02,500] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2/component.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2
[2025-10-27 21:48:02,500] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2/xgui
[2025-10-27 21:48:02,500] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2/xgui/StreamingFIFO_rtl_2_v1_0.tcl -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2/xgui
[2025-10-27 21:48:02,500] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6
[2025-10-27 21:48:02,501] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6/component.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6
[2025-10-27 21:48:02,501] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6/xgui
[2025-10-27 21:48:02,501] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6/xgui/StreamingFIFO_rtl_6_v1_0.tcl -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6/xgui
[2025-10-27 21:48:02,501] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2025-10-27 21:48:02,501] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/finn_design.bxml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2025-10-27 21:48:02,501] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth
[2025-10-27 21:48:02,501] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.hwdef -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth
[2025-10-27 21:48:02,501] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth
[2025-10-27 21:48:02,501] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/finn_design_ooc.xdc -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2025-10-27 21:48:02,501] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hw_handoff
[2025-10-27 21:48:02,501] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hw_handoff/finn_design.hwh -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hw_handoff
[2025-10-27 21:48:02,501] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip
[2025-10-27 21:48:02,501] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0
[2025-10-27 21:48:02,501] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth
[2025-10-27 21:48:02,501] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth/finn_design_MVAU_hls_3_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth
[2025-10-27 21:48:02,502] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/finn_design_MVAU_hls_3_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0
[2025-10-27 21:48:02,502] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/sim
[2025-10-27 21:48:02,502] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/sim/finn_design_MVAU_hls_3_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/sim
[2025-10-27 21:48:02,502] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/constraints
[2025-10-27 21:48:02,502] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/constraints/MVAU_hls_3_ooc.xdc -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/constraints
[2025-10-27 21:48:02,502] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0
[2025-10-27 21:48:02,502] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth
[2025-10-27 21:48:02,502] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth/finn_design_MVAU_hls_1_wstrm_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth
[2025-10-27 21:48:02,502] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/finn_design_MVAU_hls_1_wstrm_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0
[2025-10-27 21:48:02,502] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/sim
[2025-10-27 21:48:02,502] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/sim/finn_design_MVAU_hls_1_wstrm_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/sim
[2025-10-27 21:48:02,502] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0
[2025-10-27 21:48:02,502] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/finn_design_MVAU_hls_2_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0
[2025-10-27 21:48:02,502] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth
[2025-10-27 21:48:02,502] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth/finn_design_MVAU_hls_2_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth
[2025-10-27 21:48:02,503] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl
[2025-10-27 21:48:02,503] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-10-27 21:48:02,503] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.dat -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-10-27 21:48:02,503] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.dat -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-10-27 21:48:02,503] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.dat -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-10-27 21:48:02,503] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/sim
[2025-10-27 21:48:02,503] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/sim/finn_design_MVAU_hls_2_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/sim
[2025-10-27 21:48:02,503] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/constraints
[2025-10-27 21:48:02,503] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/constraints/MVAU_hls_2_ooc.xdc -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/constraints
[2025-10-27 21:48:02,503] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2025-10-27 21:48:02,503] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth
[2025-10-27 21:48:02,503] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth/finn_design_MVAU_hls_0_wstrm_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth
[2025-10-27 21:48:02,503] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2025-10-27 21:48:02,503] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/sim
[2025-10-27 21:48:02,503] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/sim/finn_design_MVAU_hls_0_wstrm_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/sim
[2025-10-27 21:48:02,503] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0
[2025-10-27 21:48:02,504] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/synth
[2025-10-27 21:48:02,504] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/synth/finn_design_MVAU_hls_2_wstrm_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/synth
[2025-10-27 21:48:02,504] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/sim
[2025-10-27 21:48:02,504] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/sim/finn_design_MVAU_hls_2_wstrm_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/sim
[2025-10-27 21:48:02,504] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/finn_design_MVAU_hls_2_wstrm_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0
[2025-10-27 21:48:02,504] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0
[2025-10-27 21:48:02,504] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth
[2025-10-27 21:48:02,504] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth/finn_design_StreamingFIFO_rtl_2_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth
[2025-10-27 21:48:02,504] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/sim
[2025-10-27 21:48:02,504] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/sim/finn_design_StreamingFIFO_rtl_2_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/sim
[2025-10-27 21:48:02,504] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/finn_design_StreamingFIFO_rtl_2_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0
[2025-10-27 21:48:02,504] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-10-27 21:48:02,504] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth
[2025-10-27 21:48:02,504] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth
[2025-10-27 21:48:02,504] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/sim
[2025-10-27 21:48:02,504] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/sim/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/sim
[2025-10-27 21:48:02,504] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-10-27 21:48:02,505] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2025-10-27 21:48:02,505] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth
[2025-10-27 21:48:02,505] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth/finn_design_MVAU_hls_0_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth
[2025-10-27 21:48:02,505] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/sim
[2025-10-27 21:48:02,505] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/sim/finn_design_MVAU_hls_0_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/sim
[2025-10-27 21:48:02,505] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2025-10-27 21:48:02,505] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/constraints
[2025-10-27 21:48:02,505] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/constraints/MVAU_hls_0_ooc.xdc -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/constraints
[2025-10-27 21:48:02,505] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-10-27 21:48:02,505] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth
[2025-10-27 21:48:02,505] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth
[2025-10-27 21:48:02,505] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-10-27 21:48:02,505] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/sim
[2025-10-27 21:48:02,505] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/sim/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/sim
[2025-10-27 21:48:02,505] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2025-10-27 21:48:02,505] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/finn_design_StreamingFIFO_rtl_5_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2025-10-27 21:48:02,506] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth
[2025-10-27 21:48:02,506] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth/finn_design_StreamingFIFO_rtl_5_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth
[2025-10-27 21:48:02,506] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/sim
[2025-10-27 21:48:02,506] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/sim/finn_design_StreamingFIFO_rtl_5_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/sim
[2025-10-27 21:48:02,506] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0
[2025-10-27 21:48:02,506] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth
[2025-10-27 21:48:02,506] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth/finn_design_StreamingFIFO_rtl_6_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth
[2025-10-27 21:48:02,506] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/sim
[2025-10-27 21:48:02,506] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/sim/finn_design_StreamingFIFO_rtl_6_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/sim
[2025-10-27 21:48:02,506] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/finn_design_StreamingFIFO_rtl_6_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0
[2025-10-27 21:48:02,506] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0
[2025-10-27 21:48:02,506] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth
[2025-10-27 21:48:02,506] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth/finn_design_MVAU_hls_1_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth
[2025-10-27 21:48:02,506] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl
[2025-10-27 21:48:02,506] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-10-27 21:48:02,506] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.dat -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-10-27 21:48:02,507] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.dat -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-10-27 21:48:02,507] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.dat -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-10-27 21:48:02,507] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/sim
[2025-10-27 21:48:02,507] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/sim/finn_design_MVAU_hls_1_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/sim
[2025-10-27 21:48:02,507] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/constraints
[2025-10-27 21:48:02,507] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/constraints/MVAU_hls_1_ooc.xdc -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/constraints
[2025-10-27 21:48:02,507] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/finn_design_MVAU_hls_1_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0
[2025-10-27 21:48:02,507] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0
[2025-10-27 21:48:02,507] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/synth
[2025-10-27 21:48:02,507] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/synth/finn_design_MVAU_hls_3_wstrm_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/synth
[2025-10-27 21:48:02,507] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/finn_design_MVAU_hls_3_wstrm_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0
[2025-10-27 21:48:02,507] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/sim
[2025-10-27 21:48:02,507] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/sim/finn_design_MVAU_hls_3_wstrm_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/sim
[2025-10-27 21:48:02,507] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0
[2025-10-27 21:48:02,507] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth
[2025-10-27 21:48:02,507] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth/finn_design_StreamingFIFO_rtl_1_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth
[2025-10-27 21:48:02,508] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/finn_design_StreamingFIFO_rtl_1_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0
[2025-10-27 21:48:02,508] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/sim
[2025-10-27 21:48:02,508] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/sim/finn_design_StreamingFIFO_rtl_1_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/sim
[2025-10-27 21:48:02,508] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2025-10-27 21:48:02,508] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth
[2025-10-27 21:48:02,508] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth/finn_design_StreamingFIFO_rtl_0_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth
[2025-10-27 21:48:02,508] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/finn_design_StreamingFIFO_rtl_0_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2025-10-27 21:48:02,508] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/sim
[2025-10-27 21:48:02,508] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/sim/finn_design_StreamingFIFO_rtl_0_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/sim
[2025-10-27 21:48:02,508] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2025-10-27 21:48:02,508] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth
[2025-10-27 21:48:02,508] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth/finn_design_StreamingFIFO_rtl_4_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth
[2025-10-27 21:48:02,508] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/finn_design_StreamingFIFO_rtl_4_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2025-10-27 21:48:02,508] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/sim
[2025-10-27 21:48:02,508] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/sim/finn_design_StreamingFIFO_rtl_4_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/sim
[2025-10-27 21:48:02,508] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0
[2025-10-27 21:48:02,509] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth
[2025-10-27 21:48:02,509] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth/finn_design_StreamingFIFO_rtl_3_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth
[2025-10-27 21:48:02,509] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/finn_design_StreamingFIFO_rtl_3_0.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0
[2025-10-27 21:48:02,509] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/sim
[2025-10-27 21:48:02,509] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/sim/finn_design_StreamingFIFO_rtl_3_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/sim
[2025-10-27 21:48:02,509] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl
[2025-10-27 21:48:02,509] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl
[2025-10-27 21:48:02,509] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim
[2025-10-27 21:48:02,509] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim/finn_design.protoinst -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim
[2025-10-27 21:48:02,509] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim/finn_design.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim
[2025-10-27 21:48:02,509] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared
[2025-10-27 21:48:02,509] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1
[2025-10-27 21:48:02,509] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-10-27 21:48:02,509] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi_wrapper.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-10-27 21:48:02,509] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi.sv -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-10-27 21:48:02,509] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/axilite_if.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-10-27 21:48:02,509] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream.sv -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-10-27 21:48:02,510] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1210
[2025-10-27 21:48:02,510] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1210/hdl
[2025-10-27 21:48:02,510] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1210/hdl/verilog
[2025-10-27 21:48:02,510] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1210/hdl/verilog/MVAU_hls_1_hls_deadlock_idx0_monitor.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1210/hdl/verilog
[2025-10-27 21:48:02,510] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1210/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1210/hdl/verilog
[2025-10-27 21:48:02,510] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1210/hdl/verilog/MVAU_hls_1_hls_deadlock_kernel_monitor_top.vh -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1210/hdl/verilog
[2025-10-27 21:48:02,510] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1210/hdl/verilog/MVAU_hls_1_regslice_both.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1210/hdl/verilog
[2025-10-27 21:48:02,510] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1210/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1210/hdl/verilog
[2025-10-27 21:48:02,510] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1210/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1210/hdl/verilog
[2025-10-27 21:48:02,510] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1210/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1210/hdl/verilog
[2025-10-27 21:48:02,510] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1210/hdl/verilog/MVAU_hls_1_mul_2ns_2s_4_1_1.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1210/hdl/verilog
[2025-10-27 21:48:02,510] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1210/hdl/verilog/MVAU_hls_1_hls_deadlock_idx1_monitor.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1210/hdl/verilog
[2025-10-27 21:48:02,510] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1210/hdl/verilog/MVAU_hls_1.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1210/hdl/verilog
[2025-10-27 21:48:02,510] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1210/hdl/verilog/MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1210/hdl/verilog
[2025-10-27 21:48:02,510] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1210/hdl/verilog/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/1210/hdl/verilog
[2025-10-27 21:48:02,510] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0b5e
[2025-10-27 21:48:02,510] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0b5e/hdl
[2025-10-27 21:48:02,511] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0b5e/hdl/verilog
[2025-10-27 21:48:02,511] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0b5e/hdl/verilog/MVAU_hls_3_hls_deadlock_idx0_monitor.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0b5e/hdl/verilog
[2025-10-27 21:48:02,511] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0b5e/hdl/verilog/MVAU_hls_3_hls_deadlock_kernel_monitor_top.vh -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0b5e/hdl/verilog
[2025-10-27 21:48:02,511] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0b5e/hdl/verilog/MVAU_hls_3_regslice_both.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0b5e/hdl/verilog
[2025-10-27 21:48:02,511] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0b5e/hdl/verilog/MVAU_hls_3_mac_muladd_2ns_2s_7s_7_4_1.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0b5e/hdl/verilog
[2025-10-27 21:48:02,511] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0b5e/hdl/verilog/MVAU_hls_3.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0b5e/hdl/verilog
[2025-10-27 21:48:02,511] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0b5e/hdl/verilog/MVAU_hls_3_flow_control_loop_pipe_no_ap_cont.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0b5e/hdl/verilog
[2025-10-27 21:48:02,511] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a1fb
[2025-10-27 21:48:02,511] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a1fb/hdl
[2025-10-27 21:48:02,511] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a1fb/hdl/verilog
[2025-10-27 21:48:02,511] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a1fb/hdl/verilog/MVAU_hls_0_regslice_both.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a1fb/hdl/verilog
[2025-10-27 21:48:02,511] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a1fb/hdl/verilog/MVAU_hls_0_hls_deadlock_idx1_monitor.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a1fb/hdl/verilog
[2025-10-27 21:48:02,511] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a1fb/hdl/verilog/MVAU_hls_0_mux_42_9_1_1.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a1fb/hdl/verilog
[2025-10-27 21:48:02,511] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a1fb/hdl/verilog/MVAU_hls_0_hls_deadlock_kernel_monitor_top.vh -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a1fb/hdl/verilog
[2025-10-27 21:48:02,511] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a1fb/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a1fb/hdl/verilog
[2025-10-27 21:48:02,512] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a1fb/hdl/verilog/MVAU_hls_0_hls_deadlock_idx0_monitor.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a1fb/hdl/verilog
[2025-10-27 21:48:02,512] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a1fb/hdl/verilog/MVAU_hls_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a1fb/hdl/verilog
[2025-10-27 21:48:02,512] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a1fb/hdl/verilog/MVAU_hls_0_mux_154_40_1_1.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a1fb/hdl/verilog
[2025-10-27 21:48:02,512] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a1fb/hdl/verilog/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a1fb/hdl/verilog
[2025-10-27 21:48:02,512] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/250e
[2025-10-27 21:48:02,512] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/250e/hdl
[2025-10-27 21:48:02,512] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/250e/hdl/verilog
[2025-10-27 21:48:02,512] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/250e/hdl/verilog/MVAU_hls_2_hls_deadlock_kernel_monitor_top.vh -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/250e/hdl/verilog
[2025-10-27 21:48:02,512] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/250e/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/250e/hdl/verilog
[2025-10-27 21:48:02,512] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/250e/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/250e/hdl/verilog
[2025-10-27 21:48:02,512] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/250e/hdl/verilog/MVAU_hls_2_hls_deadlock_idx0_monitor.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/250e/hdl/verilog
[2025-10-27 21:48:02,512] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/250e/hdl/verilog/MVAU_hls_2.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/250e/hdl/verilog
[2025-10-27 21:48:02,512] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/250e/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/250e/hdl/verilog
[2025-10-27 21:48:02,513] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/250e/hdl/verilog/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/250e/hdl/verilog
[2025-10-27 21:48:02,513] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/250e/hdl/verilog/MVAU_hls_2_hls_deadlock_idx1_monitor.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/250e/hdl/verilog
[2025-10-27 21:48:02,513] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/250e/hdl/verilog/MVAU_hls_2_regslice_both.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/250e/hdl/verilog
[2025-10-27 21:48:02,513] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/250e/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/250e/hdl/verilog
[2025-10-27 21:48:02,513] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/250e/hdl/verilog/MVAU_hls_2_mul_2ns_2s_4_1_1.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/250e/hdl/verilog
[2025-10-27 21:48:02,513] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/250e/hdl/verilog/MVAU_hls_2_mac_muladd_2ns_2s_4s_5_4_1.v -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/250e/hdl/verilog
[2025-10-27 21:48:02,513] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/finn_design.bda -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2025-10-27 21:48:02,513] creating output_ipstitch_ooc_rtlsim/stitched_ip/data
[2025-10-27 21:48:02,513] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/data/finn_design.tcl -> output_ipstitch_ooc_rtlsim/stitched_ip/data
[2025-10-27 21:48:02,513] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/data/finn_design.mdd -> output_ipstitch_ooc_rtlsim/stitched_ip/data
[2025-10-27 21:48:02,513] creating output_ipstitch_ooc_rtlsim/stitched_ip/ip
[2025-10-27 21:48:02,513] creating output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-10-27 21:48:02,513] creating output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_3_0
[2025-10-27 21:48:02,513] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/finn_design_MVAU_hls_3_0/finn_design_MVAU_hls_3_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_3_0
[2025-10-27 21:48:02,513] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/finn_design_StreamingFIFO_rtl_3_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-10-27 21:48:02,514] creating output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_1_wstrm_0
[2025-10-27 21:48:02,514] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/finn_design_MVAU_hls_1_wstrm_0/finn_design_MVAU_hls_1_wstrm_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_1_wstrm_0
[2025-10-27 21:48:02,514] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/finn_design_StreamingFIFO_rtl_1_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-10-27 21:48:02,514] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/finn_design_StreamingFIFO_rtl_2_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-10-27 21:48:02,514] creating output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_2_0
[2025-10-27 21:48:02,514] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/finn_design_MVAU_hls_2_0/finn_design_MVAU_hls_2_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_2_0
[2025-10-27 21:48:02,514] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/StreamingFIFO_rtl_5.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-10-27 21:48:02,514] creating output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_0_wstrm_0
[2025-10-27 21:48:02,514] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_0_wstrm_0
[2025-10-27 21:48:02,514] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/finn_design_ooc.xdc -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-10-27 21:48:02,514] creating output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_2_wstrm_0
[2025-10-27 21:48:02,514] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/finn_design_MVAU_hls_2_wstrm_0/finn_design_MVAU_hls_2_wstrm_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_2_wstrm_0
[2025-10-27 21:48:02,514] creating output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_0_0
[2025-10-27 21:48:02,514] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_0_0
[2025-10-27 21:48:02,514] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/finn_design_StreamingFIFO_rtl_0_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-10-27 21:48:02,514] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/finn_design_StreamingFIFO_rtl_6_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-10-27 21:48:02,515] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/finn_design_StreamingFIFO_rtl_5_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-10-27 21:48:02,515] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/StreamingFIFO_rtl_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-10-27 21:48:02,515] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/StreamingFIFO_rtl_3.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-10-27 21:48:02,515] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-10-27 21:48:02,515] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/StreamingFIFO_rtl_6.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-10-27 21:48:02,515] creating output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_1_0
[2025-10-27 21:48:02,515] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/finn_design_MVAU_hls_1_0/finn_design_MVAU_hls_1_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_1_0
[2025-10-27 21:48:02,515] creating output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_3_wstrm_0
[2025-10-27 21:48:02,515] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/finn_design_MVAU_hls_3_wstrm_0/finn_design_MVAU_hls_3_wstrm_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src/finn_design_MVAU_hls_3_wstrm_0
[2025-10-27 21:48:02,515] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/finn_design_StreamingFIFO_rtl_4_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-10-27 21:48:02,515] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/Q_srl.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-10-27 21:48:02,515] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/StreamingDataWidthConverter_rtl_1.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-10-27 21:48:02,515] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/dwc_axi.sv -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-10-27 21:48:02,515] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/dwc.sv -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-10-27 21:48:02,515] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-10-27 21:48:02,516] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/StreamingFIFO_rtl_2.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-10-27 21:48:02,516] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/StreamingFIFO_rtl_4.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-10-27 21:48:02,516] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/finn_design.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-10-27 21:48:02,516] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/StreamingFIFO_rtl_1.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-10-27 21:48:02,516] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/src/StreamingDataWidthConverter_rtl_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/src
[2025-10-27 21:48:02,516] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/component.xml -> output_ipstitch_ooc_rtlsim/stitched_ip/ip
[2025-10-27 21:48:02,516] creating output_ipstitch_ooc_rtlsim/stitched_ip/ip/data
[2025-10-27 21:48:02,516] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/data/finn_design.tcl -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/data
[2025-10-27 21:48:02,516] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/data/finn_design.mdd -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/data
[2025-10-27 21:48:02,516] creating output_ipstitch_ooc_rtlsim/stitched_ip/ip/sim
[2025-10-27 21:48:02,516] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/sim/finn_design_StreamingFIFO_rtl_3_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/sim
[2025-10-27 21:48:02,516] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/sim/finn_design_StreamingFIFO_rtl_1_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/sim
[2025-10-27 21:48:02,516] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/sim/finn_design_StreamingFIFO_rtl_2_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/sim
[2025-10-27 21:48:02,516] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/sim/finn_design_StreamingFIFO_rtl_0_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/sim
[2025-10-27 21:48:02,516] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/sim/finn_design_StreamingFIFO_rtl_6_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/sim
[2025-10-27 21:48:02,516] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/sim/finn_design_StreamingFIFO_rtl_5_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/sim
[2025-10-27 21:48:02,516] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/sim/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/sim
[2025-10-27 21:48:02,516] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/sim/finn_design_StreamingFIFO_rtl_4_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/sim
[2025-10-27 21:48:02,517] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/sim/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/sim
[2025-10-27 21:48:02,517] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/sim/finn_design.v -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/sim
[2025-10-27 21:48:02,517] creating output_ipstitch_ooc_rtlsim/stitched_ip/ip/xgui
[2025-10-27 21:48:02,517] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/xgui/finn_design_v1_0.tcl -> output_ipstitch_ooc_rtlsim/stitched_ip/ip/xgui
[2025-10-27 21:48:02,517] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/ip/component.bak -> output_ipstitch_ooc_rtlsim/stitched_ip/ip
[2025-10-27 21:48:02,517] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/all_verilog_srcs.txt -> output_ipstitch_ooc_rtlsim/stitched_ip
[2025-10-27 21:48:02,517] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/make_project.sh -> output_ipstitch_ooc_rtlsim/stitched_ip
[2025-10-27 21:48:02,517] creating output_ipstitch_ooc_rtlsim/stitched_ip/.Xil
[2025-10-27 21:48:02,517] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/vivado.log -> output_ipstitch_ooc_rtlsim/stitched_ip
[2025-10-27 21:48:02,517] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.xpr -> output_ipstitch_ooc_rtlsim/stitched_ip
[2025-10-27 21:48:02,517] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs
[2025-10-27 21:48:02,517] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1
[2025-10-27 21:48:02,517] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd
[2025-10-27 21:48:02,517] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design
[2025-10-27 21:48:02,517] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip
[2025-10-27 21:48:02,517] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0
[2025-10-27 21:48:02,517] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/finn_design_MVAU_hls_3_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0
[2025-10-27 21:48:02,518] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0
[2025-10-27 21:48:02,518] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/finn_design_MVAU_hls_1_wstrm_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0
[2025-10-27 21:48:02,518] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0
[2025-10-27 21:48:02,518] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/finn_design_MVAU_hls_2_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0
[2025-10-27 21:48:02,518] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2025-10-27 21:48:02,518] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2025-10-27 21:48:02,518] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0
[2025-10-27 21:48:02,518] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/finn_design_MVAU_hls_2_wstrm_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0
[2025-10-27 21:48:02,518] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0
[2025-10-27 21:48:02,518] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/finn_design_StreamingFIFO_rtl_2_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0
[2025-10-27 21:48:02,518] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-10-27 21:48:02,518] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-10-27 21:48:02,518] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2025-10-27 21:48:02,518] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2025-10-27 21:48:02,518] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-10-27 21:48:02,518] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-10-27 21:48:02,519] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2025-10-27 21:48:02,519] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/finn_design_StreamingFIFO_rtl_5_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2025-10-27 21:48:02,519] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0
[2025-10-27 21:48:02,519] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/finn_design_StreamingFIFO_rtl_6_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0
[2025-10-27 21:48:02,519] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0
[2025-10-27 21:48:02,519] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/finn_design_MVAU_hls_1_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0
[2025-10-27 21:48:02,519] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0
[2025-10-27 21:48:02,519] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/finn_design_MVAU_hls_3_wstrm_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0
[2025-10-27 21:48:02,519] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0
[2025-10-27 21:48:02,519] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/finn_design_StreamingFIFO_rtl_1_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0
[2025-10-27 21:48:02,519] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2025-10-27 21:48:02,519] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/finn_design_StreamingFIFO_rtl_0_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2025-10-27 21:48:02,519] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2025-10-27 21:48:02,519] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/finn_design_StreamingFIFO_rtl_4_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2025-10-27 21:48:02,519] creating output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0
[2025-10-27 21:48:02,519] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/finn_design_StreamingFIFO_rtl_3_0.xci -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0
[2025-10-27 21:48:02,519] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bda -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design
[2025-10-27 21:48:02,520] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd -> output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design
[2025-10-27 21:48:02,520] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/make_project.tcl -> output_ipstitch_ooc_rtlsim/stitched_ip
[2025-10-27 21:48:02,520] copying /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/vivado.jou -> output_ipstitch_ooc_rtlsim/stitched_ip
[2025-10-27 21:48:02,520] Vivado stitched IP written into output_ipstitch_ooc_rtlsim/stitched_ip
[2025-10-27 21:48:02,521] Running step: step_measure_rtlsim_performance [15/19]
[2025-10-27 21:48:02,521] rtlsim_use_vivado_comps is enabled, may yield incorrect results
[2025-10-27 21:48:03,746] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:26320:8: Duplicate declaration of module: 'dwc_axi'
[2025-10-27 21:48:03,747] 26320 | module dwc_axi #(
[2025-10-27 21:48:03,747]       |        ^~~~~~~
[2025-10-27 21:48:03,747]                  /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:5762:8: ... Location of original declaration
[2025-10-27 21:48:03,747]  5762 | module dwc_axi #(
[2025-10-27 21:48:03,747]       |        ^~~~~~~
[2025-10-27 21:48:03,747]                  ... For warning description see https://verilator.org/warn/MODDUP?v=4.224
[2025-10-27 21:48:03,747]                  ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
[2025-10-27 21:48:03,747] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:31233:8: Duplicate declaration of module: 'dwc'
[2025-10-27 21:48:03,747] 31233 | module dwc #(
[2025-10-27 21:48:03,747]       |        ^~~
[2025-10-27 21:48:03,747]                  /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:5939:8: ... Location of original declaration
[2025-10-27 21:48:03,747]  5939 | module dwc #(
[2025-10-27 21:48:03,747]       |        ^~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4787:34: Cell has missing pin: 'awready'
[2025-10-27 21:48:03,747]  4787 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4787:34: Cell has missing pin: 'wready'
[2025-10-27 21:48:03,747]  4787 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4787:34: Cell has missing pin: 'bvalid'
[2025-10-27 21:48:03,747]  4787 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4787:34: Cell has missing pin: 'bresp'
[2025-10-27 21:48:03,747]  4787 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4787:34: Cell has missing pin: 'arready'
[2025-10-27 21:48:03,747]  4787 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4787:34: Cell has missing pin: 'rvalid'
[2025-10-27 21:48:03,747]  4787 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4787:34: Cell has missing pin: 'rresp'
[2025-10-27 21:48:03,747]  4787 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4787:34: Cell has missing pin: 'rdata'
[2025-10-27 21:48:03,747]  4787 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4856:34: Cell has missing pin: 'awready'
[2025-10-27 21:48:03,747]  4856 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4856:34: Cell has missing pin: 'wready'
[2025-10-27 21:48:03,747]  4856 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4856:34: Cell has missing pin: 'bvalid'
[2025-10-27 21:48:03,747]  4856 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4856:34: Cell has missing pin: 'bresp'
[2025-10-27 21:48:03,747]  4856 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4856:34: Cell has missing pin: 'arready'
[2025-10-27 21:48:03,747]  4856 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4856:34: Cell has missing pin: 'rvalid'
[2025-10-27 21:48:03,747]  4856 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4856:34: Cell has missing pin: 'rresp'
[2025-10-27 21:48:03,747]  4856 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4856:34: Cell has missing pin: 'rdata'
[2025-10-27 21:48:03,747]  4856 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4925:34: Cell has missing pin: 'awready'
[2025-10-27 21:48:03,747]  4925 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4925:34: Cell has missing pin: 'wready'
[2025-10-27 21:48:03,747]  4925 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4925:34: Cell has missing pin: 'bvalid'
[2025-10-27 21:48:03,747]  4925 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4925:34: Cell has missing pin: 'bresp'
[2025-10-27 21:48:03,747]  4925 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4925:34: Cell has missing pin: 'arready'
[2025-10-27 21:48:03,747]  4925 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4925:34: Cell has missing pin: 'rvalid'
[2025-10-27 21:48:03,747]  4925 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4925:34: Cell has missing pin: 'rresp'
[2025-10-27 21:48:03,747]  4925 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4925:34: Cell has missing pin: 'rdata'
[2025-10-27 21:48:03,747]  4925 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4994:34: Cell has missing pin: 'awready'
[2025-10-27 21:48:03,747]  4994 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4994:34: Cell has missing pin: 'wready'
[2025-10-27 21:48:03,747]  4994 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4994:34: Cell has missing pin: 'bvalid'
[2025-10-27 21:48:03,747]  4994 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4994:34: Cell has missing pin: 'bresp'
[2025-10-27 21:48:03,747]  4994 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4994:34: Cell has missing pin: 'arready'
[2025-10-27 21:48:03,747]  4994 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4994:34: Cell has missing pin: 'rvalid'
[2025-10-27 21:48:03,747]  4994 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-10-27 21:48:03,747]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,747] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4994:34: Cell has missing pin: 'rresp'
[2025-10-27 21:48:03,748]  4994 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-10-27 21:48:03,748]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,748] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4994:34: Cell has missing pin: 'rdata'
[2025-10-27 21:48:03,748]  4994 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-10-27 21:48:03,748]       |                                  ^~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,748] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:5139:37: Cell has missing pin: 'count'
[2025-10-27 21:48:03,748]  5139 |   finn_design_StreamingFIFO_rtl_0_0 StreamingFIFO_rtl_0
[2025-10-27 21:48:03,748]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,748] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:5139:37: Cell has missing pin: 'maxcount'
[2025-10-27 21:48:03,748]  5139 |   finn_design_StreamingFIFO_rtl_0_0 StreamingFIFO_rtl_0
[2025-10-27 21:48:03,748]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,748] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:5148:37: Cell has missing pin: 'count'
[2025-10-27 21:48:03,748]  5148 |   finn_design_StreamingFIFO_rtl_1_0 StreamingFIFO_rtl_1
[2025-10-27 21:48:03,748]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,748] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:5148:37: Cell has missing pin: 'maxcount'
[2025-10-27 21:48:03,748]  5148 |   finn_design_StreamingFIFO_rtl_1_0 StreamingFIFO_rtl_1
[2025-10-27 21:48:03,748]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,748] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:5157:37: Cell has missing pin: 'count'
[2025-10-27 21:48:03,748]  5157 |   finn_design_StreamingFIFO_rtl_2_0 StreamingFIFO_rtl_2
[2025-10-27 21:48:03,748]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,748] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:5157:37: Cell has missing pin: 'maxcount'
[2025-10-27 21:48:03,748]  5157 |   finn_design_StreamingFIFO_rtl_2_0 StreamingFIFO_rtl_2
[2025-10-27 21:48:03,748]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,748] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:5166:37: Cell has missing pin: 'count'
[2025-10-27 21:48:03,748]  5166 |   finn_design_StreamingFIFO_rtl_3_0 StreamingFIFO_rtl_3
[2025-10-27 21:48:03,748]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,748] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:5166:37: Cell has missing pin: 'maxcount'
[2025-10-27 21:48:03,748]  5166 |   finn_design_StreamingFIFO_rtl_3_0 StreamingFIFO_rtl_3
[2025-10-27 21:48:03,748]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,748] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:5175:37: Cell has missing pin: 'count'
[2025-10-27 21:48:03,748]  5175 |   finn_design_StreamingFIFO_rtl_4_0 StreamingFIFO_rtl_4
[2025-10-27 21:48:03,748]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,748] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:5175:37: Cell has missing pin: 'maxcount'
[2025-10-27 21:48:03,748]  5175 |   finn_design_StreamingFIFO_rtl_4_0 StreamingFIFO_rtl_4
[2025-10-27 21:48:03,748]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,748] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:5184:37: Cell has missing pin: 'count'
[2025-10-27 21:48:03,748]  5184 |   finn_design_StreamingFIFO_rtl_5_0 StreamingFIFO_rtl_5
[2025-10-27 21:48:03,748]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,748] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:5184:37: Cell has missing pin: 'maxcount'
[2025-10-27 21:48:03,748]  5184 |   finn_design_StreamingFIFO_rtl_5_0 StreamingFIFO_rtl_5
[2025-10-27 21:48:03,748]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,748] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:5193:37: Cell has missing pin: 'count'
[2025-10-27 21:48:03,748]  5193 |   finn_design_StreamingFIFO_rtl_6_0 StreamingFIFO_rtl_6
[2025-10-27 21:48:03,748]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,748] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:5193:37: Cell has missing pin: 'maxcount'
[2025-10-27 21:48:03,748]  5193 |   finn_design_StreamingFIFO_rtl_6_0 StreamingFIFO_rtl_6
[2025-10-27 21:48:03,748]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,748] %Warning-TIMESCALEMOD: /home/changhong/prj/finn_dev/finn/finn-rtllib/swg/swg_pkg.sv:32:9: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-10-27 21:48:03,748]    32 | package swg;
[2025-10-27 21:48:03,748]       |         ^~~
[2025-10-27 21:48:03,748]                        /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:10:8: ... Location of module with timescale
[2025-10-27 21:48:03,748]    10 | module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R (
[2025-10-27 21:48:03,748]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-10-27 21:48:03,748] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:32507:11: Operator ASSIGNW expects 25 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 2 bits.
[2025-10-27 21:48:03,748]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_2_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-10-27 21:48:03,748] 32507 | assign a  = $unsigned(in0);
[2025-10-27 21:48:03,748]       |           ^
[2025-10-27 21:48:03,748] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:32508:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,748]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_2_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-10-27 21:48:03,748] 32508 | assign b  = $signed(in1);
[2025-10-27 21:48:03,748]       |           ^
[2025-10-27 21:48:03,748] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:32509:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,748]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_2_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-10-27 21:48:03,748] 32509 | assign c  = $signed(in2);
[2025-10-27 21:48:03,748]       |           ^
[2025-10-27 21:48:03,748] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:32512:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 43 bits.
[2025-10-27 21:48:03,748]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_2_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-10-27 21:48:03,748] 32512 | assign p  = m_reg + c;
[2025-10-27 21:48:03,748]       |                   ^
[2025-10-27 21:48:03,748] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:32523:13: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-27 21:48:03,748]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_2_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-10-27 21:48:03,748] 32523 | assign dout = p_reg;
[2025-10-27 21:48:03,748]       |             ^
[2025-10-27 21:48:03,748] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25916:11: Operator ASSIGNW expects 25 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 2 bits.
[2025-10-27 21:48:03,748]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-10-27 21:48:03,748] 25916 | assign a  = $unsigned(in0);
[2025-10-27 21:48:03,748]       |           ^
[2025-10-27 21:48:03,748] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25917:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,748]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-10-27 21:48:03,748] 25917 | assign b  = $signed(in1);
[2025-10-27 21:48:03,748]       |           ^
[2025-10-27 21:48:03,748] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25918:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,748]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-10-27 21:48:03,748] 25918 | assign c  = $signed(in2);
[2025-10-27 21:48:03,748]       |           ^
[2025-10-27 21:48:03,748] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25921:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 43 bits.
[2025-10-27 21:48:03,748]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-10-27 21:48:03,748] 25921 | assign p  = m_reg + c;
[2025-10-27 21:48:03,748]       |                   ^
[2025-10-27 21:48:03,748] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25932:13: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-27 21:48:03,748]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2ns_2s_4s_5_4_1_U33.MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1_DSP48_0_U
[2025-10-27 21:48:03,748] 25932 | assign dout = p_reg;
[2025-10-27 21:48:03,748]       |             ^
[2025-10-27 21:48:03,748] %Warning-UNPACKED: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4536:10: Unsupported: Unpacked struct/union
[2025-10-27 21:48:03,748]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-10-27 21:48:03,748]  4536 |  typedef struct {
[2025-10-27 21:48:03,748]       |          ^~~~~~
[2025-10-27 21:48:03,748] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4559:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 6 bits.
[2025-10-27 21:48:03,748]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-10-27 21:48:03,748]  4559 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-10-27 21:48:03,748]       |                                    ^
[2025-10-27 21:48:03,748] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4559:22: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-10-27 21:48:03,748]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-10-27 21:48:03,748]  4559 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-10-27 21:48:03,748]       |                      ^
[2025-10-27 21:48:03,748] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4564:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 6 bits.
[2025-10-27 21:48:03,748]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-10-27 21:48:03,748]  4564 |        ptr_eff.val == DEPTH-2;
[2025-10-27 21:48:03,748]       |                    ^~
[2025-10-27 21:48:03,748] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:4587:19: Operator PATMEMBER expects 6 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-10-27 21:48:03,748]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-10-27 21:48:03,748]  4587 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-10-27 21:48:03,748]       |                   ^~~
[2025-10-27 21:48:03,748] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:1929:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ip_rdata' generates 8 bits.
[2025-10-27 21:48:03,748]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.config_if
[2025-10-27 21:48:03,748]  1929 |     assign internal_rdata = ip_rdata;
[2025-10-27 21:48:03,749]       |                           ^
[2025-10-27 21:48:03,749] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:1935:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 128 bits.
[2025-10-27 21:48:03,749]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.config_if
[2025-10-27 21:48:03,749]  1935 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-10-27 21:48:03,749]       |                           ^
[2025-10-27 21:48:03,749] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:1935:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 1280 bits.
[2025-10-27 21:48:03,749]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.config_if
[2025-10-27 21:48:03,749]  1935 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-10-27 21:48:03,749]       |                           ^
[2025-10-27 21:48:03,749] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:32616:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,749]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.flow_control_loop_pipe_sequential_init_U
[2025-10-27 21:48:03,749] 32616 | #0 ap_loop_init_int = 1'b1;
[2025-10-27 21:48:03,749]       |  ^
[2025-10-27 21:48:03,749] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:32617:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,749]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.flow_control_loop_pipe_sequential_init_U
[2025-10-27 21:48:03,749] 32617 | #0 ap_done_cache = 1'b0;
[2025-10-27 21:48:03,749]       |  ^
[2025-10-27 21:48:03,749] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:31992:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,749]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.flow_control_loop_pipe_sequential_init_U
[2025-10-27 21:48:03,749] 31992 | #0 ap_loop_init_int = 1'b1;
[2025-10-27 21:48:03,749]       |  ^
[2025-10-27 21:48:03,749] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:31993:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,749]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.flow_control_loop_pipe_sequential_init_U
[2025-10-27 21:48:03,749] 31993 | #0 ap_done_cache = 1'b0;
[2025-10-27 21:48:03,749]       |  ^
[2025-10-27 21:48:03,749] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:22508:11: Operator ASSIGNW expects 25 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 2 bits.
[2025-10-27 21:48:03,749]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.mac_muladd_2ns_2s_7s_7_4_1_U1.MVAU_hls_3_mac_muladd_2ns_2s_7s_7_4_1_DSP48_0_U
[2025-10-27 21:48:03,749] 22508 | assign a  = $unsigned(in0);
[2025-10-27 21:48:03,749]       |           ^
[2025-10-27 21:48:03,749] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:22509:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,749]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.mac_muladd_2ns_2s_7s_7_4_1_U1.MVAU_hls_3_mac_muladd_2ns_2s_7s_7_4_1_DSP48_0_U
[2025-10-27 21:48:03,749] 22509 | assign b  = $signed(in1);
[2025-10-27 21:48:03,749]       |           ^
[2025-10-27 21:48:03,749] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:22510:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:48:03,749]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.mac_muladd_2ns_2s_7s_7_4_1_U1.MVAU_hls_3_mac_muladd_2ns_2s_7s_7_4_1_DSP48_0_U
[2025-10-27 21:48:03,749] 22510 | assign c  = $signed(in2);
[2025-10-27 21:48:03,749]       |           ^
[2025-10-27 21:48:03,749] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:22513:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 43 bits.
[2025-10-27 21:48:03,749]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.mac_muladd_2ns_2s_7s_7_4_1_U1.MVAU_hls_3_mac_muladd_2ns_2s_7s_7_4_1_DSP48_0_U
[2025-10-27 21:48:03,749] 22513 | assign p  = m_reg + c;
[2025-10-27 21:48:03,749]       |                   ^
[2025-10-27 21:48:03,749] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:22524:13: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-10-27 21:48:03,749]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.mac_muladd_2ns_2s_7s_7_4_1_U1.MVAU_hls_3_mac_muladd_2ns_2s_7s_7_4_1_DSP48_0_U
[2025-10-27 21:48:03,749] 22524 | assign dout = p_reg;
[2025-10-27 21:48:03,749]       |             ^
[2025-10-27 21:48:03,749] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2106:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,749]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-10-27 21:48:03,749]  2106 | #0 ap_loop_init_int = 1'b1;
[2025-10-27 21:48:03,749]       |  ^
[2025-10-27 21:48:03,749] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2107:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,749]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-10-27 21:48:03,749]  2107 | #0 ap_done_cache = 1'b0;
[2025-10-27 21:48:03,749]       |  ^
[2025-10-27 21:48:03,749] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:5967:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.
[2025-10-27 21:48:03,749]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-27 21:48:03,749]  5967 |    if(OBITS % IBITS) begin
[2025-10-27 21:48:03,749]       |    ^~
[2025-10-27 21:48:03,749] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:5977:32: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-10-27 21:48:03,749]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-27 21:48:03,749]  5977 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-10-27 21:48:03,749]       |                                ^
[2025-10-27 21:48:03,749] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:5983:10: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-10-27 21:48:03,749]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-27 21:48:03,749]  5983 |     ACnt <= K-1;
[2025-10-27 21:48:03,749]       |          ^~
[2025-10-27 21:48:03,749] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:5988:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 7 bits.
[2025-10-27 21:48:03,749]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-27 21:48:03,749]  5988 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-10-27 21:48:03,749]       |                                                ^
[2025-10-27 21:48:03,749] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:5988:48: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-10-27 21:48:03,749]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-10-27 21:48:03,749]  5988 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-10-27 21:48:03,749]       |                                                ^
[2025-10-27 21:48:03,749] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:5977:32: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-10-27 21:48:03,749]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-10-27 21:48:03,749]  5977 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-10-27 21:48:03,749]       |                                ^
[2025-10-27 21:48:03,749] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:5983:10: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-10-27 21:48:03,749]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-10-27 21:48:03,749]  5983 |     ACnt <= K-1;
[2025-10-27 21:48:03,749]       |          ^~
[2025-10-27 21:48:03,749] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:5988:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 3 bits.
[2025-10-27 21:48:03,749]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-10-27 21:48:03,749]  5988 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-10-27 21:48:03,749]       |                                                ^
[2025-10-27 21:48:03,749] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:5988:48: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-10-27 21:48:03,749]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-10-27 21:48:03,749]  5988 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-10-27 21:48:03,749]       |                                                ^
[2025-10-27 21:48:03,749] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:3544:4: Output port connection 'ip_addr' expects 8 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-10-27 21:48:03,749]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core
[2025-10-27 21:48:03,749]  3544 |   .ip_addr(config_address),
[2025-10-27 21:48:03,749]       |    ^~~~~~~
[2025-10-27 21:48:03,749] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:3544:4: Output port connection 'ip_addr' expects 10 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-10-27 21:48:03,749]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2_wstrm.inst.core
[2025-10-27 21:48:03,749]  3544 |   .ip_addr(config_address),
[2025-10-27 21:48:03,749]       |    ^~~~~~~
[2025-10-27 21:48:03,749] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:3544:4: Output port connection 'ip_addr' expects 14 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-10-27 21:48:03,749]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core
[2025-10-27 21:48:03,749]  3544 |   .ip_addr(config_address),
[2025-10-27 21:48:03,749]       |    ^~~~~~~
[2025-10-27 21:48:03,749] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:31886:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,749]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.flow_control_loop_pipe_no_ap_cont_U
[2025-10-27 21:48:03,749] 31886 | #0 ap_loop_init = 1'b1;
[2025-10-27 21:48:03,749]       |  ^
[2025-10-27 21:48:03,749] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:31887:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,749]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.flow_control_loop_pipe_no_ap_cont_U
[2025-10-27 21:48:03,749] 31887 | #0 ap_done_cache = 1'b0;
[2025-10-27 21:48:03,749]       |  ^
[2025-10-27 21:48:03,749] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:27856:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,749]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,749] 27856 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-10-27 21:48:03,749]       |  ^
[2025-10-27 21:48:03,749] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:27857:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,749]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,749] 27857 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-10-27 21:48:03,750]       |  ^
[2025-10-27 21:48:03,750] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:27858:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,750]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 27858 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-10-27 21:48:03,750]       |  ^
[2025-10-27 21:48:03,750] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:27859:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,750]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 27859 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-10-27 21:48:03,750]       |  ^
[2025-10-27 21:48:03,750] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:27860:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,750]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 27860 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-10-27 21:48:03,750]       |  ^
[2025-10-27 21:48:03,750] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:27861:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,750]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 27861 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-10-27 21:48:03,750]       |  ^
[2025-10-27 21:48:03,750] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:27862:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,750]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 27862 | #0 ap_CS_iter6_fsm = 2'd1;
[2025-10-27 21:48:03,750]       |  ^
[2025-10-27 21:48:03,750] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:27863:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,750]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 27863 | #0 ap_CS_iter7_fsm = 2'd1;
[2025-10-27 21:48:03,750]       |  ^
[2025-10-27 21:48:03,750] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:27864:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,750]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 27864 | #0 ap_done_reg = 1'b0;
[2025-10-27 21:48:03,750]       |  ^
[2025-10-27 21:48:03,750] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:29663:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,750]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 29663 |             ap_NS_iter0_fsm = 'bx;
[2025-10-27 21:48:03,750]       |                             ^
[2025-10-27 21:48:03,750] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:29687:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,750]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 29687 |             ap_NS_iter1_fsm = 'bx;
[2025-10-27 21:48:03,750]       |                             ^
[2025-10-27 21:48:03,750] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:29711:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,750]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 29711 |             ap_NS_iter2_fsm = 'bx;
[2025-10-27 21:48:03,750]       |                             ^
[2025-10-27 21:48:03,750] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:29735:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,750]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 29735 |             ap_NS_iter3_fsm = 'bx;
[2025-10-27 21:48:03,750]       |                             ^
[2025-10-27 21:48:03,750] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:29759:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,750]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 29759 |             ap_NS_iter4_fsm = 'bx;
[2025-10-27 21:48:03,750]       |                             ^
[2025-10-27 21:48:03,750] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:29783:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,750]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 29783 |             ap_NS_iter5_fsm = 'bx;
[2025-10-27 21:48:03,750]       |                             ^
[2025-10-27 21:48:03,750] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:29807:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,750]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 29807 |             ap_NS_iter6_fsm = 'bx;
[2025-10-27 21:48:03,750]       |                             ^
[2025-10-27 21:48:03,750] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:29831:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,750]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 29831 |             ap_NS_iter7_fsm = 'bx;
[2025-10-27 21:48:03,750]       |                             ^
[2025-10-27 21:48:03,750] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:29964:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2894_p00' generates 4 bits.
[2025-10-27 21:48:03,750]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 29964 | assign grp_fu_2894_p0 = grp_fu_2894_p00;
[2025-10-27 21:48:03,750]       |                       ^
[2025-10-27 21:48:03,750] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:29966:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_2_fu_1094_p4' generates 2 bits.
[2025-10-27 21:48:03,750]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 29966 | assign grp_fu_2894_p00 = r_V_2_fu_1094_p4;
[2025-10-27 21:48:03,750]       |                        ^
[2025-10-27 21:48:03,750] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:29968:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2903_p00' generates 4 bits.
[2025-10-27 21:48:03,750]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 29968 | assign grp_fu_2903_p0 = grp_fu_2903_p00;
[2025-10-27 21:48:03,750]       |                       ^
[2025-10-27 21:48:03,750] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:29970:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_4_fu_1121_p4' generates 2 bits.
[2025-10-27 21:48:03,750]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 29970 | assign grp_fu_2903_p00 = r_V_4_fu_1121_p4;
[2025-10-27 21:48:03,750]       |                        ^
[2025-10-27 21:48:03,750] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:29972:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2912_p00' generates 4 bits.
[2025-10-27 21:48:03,750]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 29972 | assign grp_fu_2912_p0 = grp_fu_2912_p00;
[2025-10-27 21:48:03,750]       |                       ^
[2025-10-27 21:48:03,750] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:29974:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_6_fu_1148_p4' generates 2 bits.
[2025-10-27 21:48:03,750]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 29974 | assign grp_fu_2912_p00 = r_V_6_fu_1148_p4;
[2025-10-27 21:48:03,750]       |                        ^
[2025-10-27 21:48:03,750] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:29976:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2921_p00' generates 4 bits.
[2025-10-27 21:48:03,750]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 29976 | assign grp_fu_2921_p0 = grp_fu_2921_p00;
[2025-10-27 21:48:03,750]       |                       ^
[2025-10-27 21:48:03,750] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:29978:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_8_fu_1175_p4' generates 2 bits.
[2025-10-27 21:48:03,750]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 29978 | assign grp_fu_2921_p00 = r_V_8_fu_1175_p4;
[2025-10-27 21:48:03,750]       |                        ^
[2025-10-27 21:48:03,750] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:29980:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2930_p00' generates 4 bits.
[2025-10-27 21:48:03,750]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 29980 | assign grp_fu_2930_p0 = grp_fu_2930_p00;
[2025-10-27 21:48:03,750]       |                       ^
[2025-10-27 21:48:03,750] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:29982:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_10_fu_1202_p4' generates 2 bits.
[2025-10-27 21:48:03,750]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 29982 | assign grp_fu_2930_p00 = r_V_10_fu_1202_p4;
[2025-10-27 21:48:03,750]       |                        ^
[2025-10-27 21:48:03,750] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:29984:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2939_p00' generates 4 bits.
[2025-10-27 21:48:03,750]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 29984 | assign grp_fu_2939_p0 = grp_fu_2939_p00;
[2025-10-27 21:48:03,750]       |                       ^
[2025-10-27 21:48:03,750] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:29986:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_12_fu_1229_p4' generates 2 bits.
[2025-10-27 21:48:03,750]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 29986 | assign grp_fu_2939_p00 = r_V_12_fu_1229_p4;
[2025-10-27 21:48:03,750]       |                        ^
[2025-10-27 21:48:03,750] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:29988:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2948_p00' generates 4 bits.
[2025-10-27 21:48:03,750]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 29988 | assign grp_fu_2948_p0 = grp_fu_2948_p00;
[2025-10-27 21:48:03,750]       |                       ^
[2025-10-27 21:48:03,750] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:29990:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_14_fu_1256_p4' generates 2 bits.
[2025-10-27 21:48:03,750]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,750] 29990 | assign grp_fu_2948_p00 = r_V_14_fu_1256_p4;
[2025-10-27 21:48:03,750]       |                        ^
[2025-10-27 21:48:03,750] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:29992:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2957_p00' generates 4 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 29992 | assign grp_fu_2957_p0 = grp_fu_2957_p00;
[2025-10-27 21:48:03,751]       |                       ^
[2025-10-27 21:48:03,751] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:29994:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_16_fu_1283_p4' generates 2 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 29994 | assign grp_fu_2957_p00 = r_V_16_fu_1283_p4;
[2025-10-27 21:48:03,751]       |                        ^
[2025-10-27 21:48:03,751] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:29996:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2966_p00' generates 4 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 29996 | assign grp_fu_2966_p0 = grp_fu_2966_p00;
[2025-10-27 21:48:03,751]       |                       ^
[2025-10-27 21:48:03,751] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:29998:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_18_fu_1310_p4' generates 2 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 29998 | assign grp_fu_2966_p00 = r_V_18_fu_1310_p4;
[2025-10-27 21:48:03,751]       |                        ^
[2025-10-27 21:48:03,751] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30000:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2975_p00' generates 4 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 30000 | assign grp_fu_2975_p0 = grp_fu_2975_p00;
[2025-10-27 21:48:03,751]       |                       ^
[2025-10-27 21:48:03,751] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30002:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_20_fu_1337_p4' generates 2 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 30002 | assign grp_fu_2975_p00 = r_V_20_fu_1337_p4;
[2025-10-27 21:48:03,751]       |                        ^
[2025-10-27 21:48:03,751] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30004:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2984_p00' generates 4 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 30004 | assign grp_fu_2984_p0 = grp_fu_2984_p00;
[2025-10-27 21:48:03,751]       |                       ^
[2025-10-27 21:48:03,751] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30006:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_22_fu_1364_p4' generates 2 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 30006 | assign grp_fu_2984_p00 = r_V_22_fu_1364_p4;
[2025-10-27 21:48:03,751]       |                        ^
[2025-10-27 21:48:03,751] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30008:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2993_p00' generates 4 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 30008 | assign grp_fu_2993_p0 = grp_fu_2993_p00;
[2025-10-27 21:48:03,751]       |                       ^
[2025-10-27 21:48:03,751] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30010:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_24_fu_1391_p4' generates 2 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 30010 | assign grp_fu_2993_p00 = r_V_24_fu_1391_p4;
[2025-10-27 21:48:03,751]       |                        ^
[2025-10-27 21:48:03,751] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30012:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3002_p00' generates 4 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 30012 | assign grp_fu_3002_p0 = grp_fu_3002_p00;
[2025-10-27 21:48:03,751]       |                       ^
[2025-10-27 21:48:03,751] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30014:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_26_fu_1418_p4' generates 2 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 30014 | assign grp_fu_3002_p00 = r_V_26_fu_1418_p4;
[2025-10-27 21:48:03,751]       |                        ^
[2025-10-27 21:48:03,751] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30016:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3011_p00' generates 4 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 30016 | assign grp_fu_3011_p0 = grp_fu_3011_p00;
[2025-10-27 21:48:03,751]       |                       ^
[2025-10-27 21:48:03,751] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30018:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_28_fu_1445_p4' generates 2 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 30018 | assign grp_fu_3011_p00 = r_V_28_fu_1445_p4;
[2025-10-27 21:48:03,751]       |                        ^
[2025-10-27 21:48:03,751] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30020:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3020_p00' generates 4 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 30020 | assign grp_fu_3020_p0 = grp_fu_3020_p00;
[2025-10-27 21:48:03,751]       |                       ^
[2025-10-27 21:48:03,751] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30022:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_30_fu_1472_p4' generates 2 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 30022 | assign grp_fu_3020_p00 = r_V_30_fu_1472_p4;
[2025-10-27 21:48:03,751]       |                        ^
[2025-10-27 21:48:03,751] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30024:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3029_p00' generates 4 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 30024 | assign grp_fu_3029_p0 = grp_fu_3029_p00;
[2025-10-27 21:48:03,751]       |                       ^
[2025-10-27 21:48:03,751] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30026:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_31_fu_1489_p4' generates 2 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 30026 | assign grp_fu_3029_p00 = r_V_31_fu_1489_p4;
[2025-10-27 21:48:03,751]       |                        ^
[2025-10-27 21:48:03,751] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30028:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3038_p00' generates 4 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 30028 | assign grp_fu_3038_p0 = grp_fu_3038_p00;
[2025-10-27 21:48:03,751]       |                       ^
[2025-10-27 21:48:03,751] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30030:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_33_fu_1516_p4' generates 2 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 30030 | assign grp_fu_3038_p00 = r_V_33_fu_1516_p4;
[2025-10-27 21:48:03,751]       |                        ^
[2025-10-27 21:48:03,751] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30032:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3047_p00' generates 4 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 30032 | assign grp_fu_3047_p0 = grp_fu_3047_p00;
[2025-10-27 21:48:03,751]       |                       ^
[2025-10-27 21:48:03,751] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30034:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_35_fu_1543_p4' generates 2 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 30034 | assign grp_fu_3047_p00 = r_V_35_fu_1543_p4;
[2025-10-27 21:48:03,751]       |                        ^
[2025-10-27 21:48:03,751] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30036:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3056_p00' generates 4 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 30036 | assign grp_fu_3056_p0 = grp_fu_3056_p00;
[2025-10-27 21:48:03,751]       |                       ^
[2025-10-27 21:48:03,751] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30038:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_37_fu_1570_p4' generates 2 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 30038 | assign grp_fu_3056_p00 = r_V_37_fu_1570_p4;
[2025-10-27 21:48:03,751]       |                        ^
[2025-10-27 21:48:03,751] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30040:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3065_p00' generates 4 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 30040 | assign grp_fu_3065_p0 = grp_fu_3065_p00;
[2025-10-27 21:48:03,751]       |                       ^
[2025-10-27 21:48:03,751] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30042:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_39_fu_1597_p4' generates 2 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 30042 | assign grp_fu_3065_p00 = r_V_39_fu_1597_p4;
[2025-10-27 21:48:03,751]       |                        ^
[2025-10-27 21:48:03,751] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30044:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3074_p00' generates 4 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 30044 | assign grp_fu_3074_p0 = grp_fu_3074_p00;
[2025-10-27 21:48:03,751]       |                       ^
[2025-10-27 21:48:03,751] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30046:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_41_fu_1624_p4' generates 2 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 30046 | assign grp_fu_3074_p00 = r_V_41_fu_1624_p4;
[2025-10-27 21:48:03,751]       |                        ^
[2025-10-27 21:48:03,751] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30048:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3083_p00' generates 4 bits.
[2025-10-27 21:48:03,751]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,751] 30048 | assign grp_fu_3083_p0 = grp_fu_3083_p00;
[2025-10-27 21:48:03,752]       |                       ^
[2025-10-27 21:48:03,752] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30050:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_43_fu_1651_p4' generates 2 bits.
[2025-10-27 21:48:03,752]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,752] 30050 | assign grp_fu_3083_p00 = r_V_43_fu_1651_p4;
[2025-10-27 21:48:03,752]       |                        ^
[2025-10-27 21:48:03,752] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30052:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3092_p00' generates 4 bits.
[2025-10-27 21:48:03,752]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,752] 30052 | assign grp_fu_3092_p0 = grp_fu_3092_p00;
[2025-10-27 21:48:03,752]       |                       ^
[2025-10-27 21:48:03,752] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30054:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_45_fu_1678_p4' generates 2 bits.
[2025-10-27 21:48:03,752]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,752] 30054 | assign grp_fu_3092_p00 = r_V_45_fu_1678_p4;
[2025-10-27 21:48:03,752]       |                        ^
[2025-10-27 21:48:03,752] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30056:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3101_p00' generates 4 bits.
[2025-10-27 21:48:03,752]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,752] 30056 | assign grp_fu_3101_p0 = grp_fu_3101_p00;
[2025-10-27 21:48:03,752]       |                       ^
[2025-10-27 21:48:03,752] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30058:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_47_fu_1705_p4' generates 2 bits.
[2025-10-27 21:48:03,752]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,752] 30058 | assign grp_fu_3101_p00 = r_V_47_fu_1705_p4;
[2025-10-27 21:48:03,752]       |                        ^
[2025-10-27 21:48:03,752] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30060:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3110_p00' generates 4 bits.
[2025-10-27 21:48:03,752]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,752] 30060 | assign grp_fu_3110_p0 = grp_fu_3110_p00;
[2025-10-27 21:48:03,752]       |                       ^
[2025-10-27 21:48:03,752] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30062:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_49_fu_1732_p4' generates 2 bits.
[2025-10-27 21:48:03,752]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,752] 30062 | assign grp_fu_3110_p00 = r_V_49_fu_1732_p4;
[2025-10-27 21:48:03,752]       |                        ^
[2025-10-27 21:48:03,752] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30064:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3119_p00' generates 4 bits.
[2025-10-27 21:48:03,752]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,752] 30064 | assign grp_fu_3119_p0 = grp_fu_3119_p00;
[2025-10-27 21:48:03,752]       |                       ^
[2025-10-27 21:48:03,752] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30066:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_51_fu_1759_p4' generates 2 bits.
[2025-10-27 21:48:03,752]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,752] 30066 | assign grp_fu_3119_p00 = r_V_51_fu_1759_p4;
[2025-10-27 21:48:03,752]       |                        ^
[2025-10-27 21:48:03,752] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30068:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3128_p00' generates 4 bits.
[2025-10-27 21:48:03,752]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,752] 30068 | assign grp_fu_3128_p0 = grp_fu_3128_p00;
[2025-10-27 21:48:03,752]       |                       ^
[2025-10-27 21:48:03,752] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30070:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_53_fu_1786_p4' generates 2 bits.
[2025-10-27 21:48:03,752]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,752] 30070 | assign grp_fu_3128_p00 = r_V_53_fu_1786_p4;
[2025-10-27 21:48:03,752]       |                        ^
[2025-10-27 21:48:03,752] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30072:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3137_p00' generates 4 bits.
[2025-10-27 21:48:03,752]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,752] 30072 | assign grp_fu_3137_p0 = grp_fu_3137_p00;
[2025-10-27 21:48:03,752]       |                       ^
[2025-10-27 21:48:03,752] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30074:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_55_fu_1813_p4' generates 2 bits.
[2025-10-27 21:48:03,752]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,752] 30074 | assign grp_fu_3137_p00 = r_V_55_fu_1813_p4;
[2025-10-27 21:48:03,752]       |                        ^
[2025-10-27 21:48:03,752] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30076:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3146_p00' generates 4 bits.
[2025-10-27 21:48:03,752]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,752] 30076 | assign grp_fu_3146_p0 = grp_fu_3146_p00;
[2025-10-27 21:48:03,752]       |                       ^
[2025-10-27 21:48:03,752] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30078:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_57_fu_1840_p4' generates 2 bits.
[2025-10-27 21:48:03,752]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,752] 30078 | assign grp_fu_3146_p00 = r_V_57_fu_1840_p4;
[2025-10-27 21:48:03,752]       |                        ^
[2025-10-27 21:48:03,752] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30080:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3155_p00' generates 4 bits.
[2025-10-27 21:48:03,752]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,752] 30080 | assign grp_fu_3155_p0 = grp_fu_3155_p00;
[2025-10-27 21:48:03,752]       |                       ^
[2025-10-27 21:48:03,752] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30082:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_59_fu_1867_p4' generates 2 bits.
[2025-10-27 21:48:03,752]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,752] 30082 | assign grp_fu_3155_p00 = r_V_59_fu_1867_p4;
[2025-10-27 21:48:03,752]       |                        ^
[2025-10-27 21:48:03,752] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30084:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3164_p00' generates 4 bits.
[2025-10-27 21:48:03,752]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,752] 30084 | assign grp_fu_3164_p0 = grp_fu_3164_p00;
[2025-10-27 21:48:03,752]       |                       ^
[2025-10-27 21:48:03,752] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30086:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_62_fu_1904_p4' generates 2 bits.
[2025-10-27 21:48:03,752]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,752] 30086 | assign grp_fu_3164_p00 = r_V_62_fu_1904_p4;
[2025-10-27 21:48:03,752]       |                        ^
[2025-10-27 21:48:03,752] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30088:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3173_p00' generates 4 bits.
[2025-10-27 21:48:03,752]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,752] 30088 | assign grp_fu_3173_p0 = grp_fu_3173_p00;
[2025-10-27 21:48:03,752]       |                       ^
[2025-10-27 21:48:03,752] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30090:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_63_fu_1921_p4' generates 2 bits.
[2025-10-27 21:48:03,752]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,752] 30090 | assign grp_fu_3173_p00 = r_V_63_fu_1921_p4;
[2025-10-27 21:48:03,752]       |                        ^
[2025-10-27 21:48:03,752] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30108:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_3_reg_3202' generates 32 bits.
[2025-10-27 21:48:03,752]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,752] 30108 | assign idxprom2_i_fu_1938_p1 = nf_3_reg_3202;
[2025-10-27 21:48:03,752]       |                              ^
[2025-10-27 21:48:03,752] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30116:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_2883_p2' generates 2 bits.
[2025-10-27 21:48:03,752]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,752] 30116 | assign out_V_TDATA = result_V_2_fu_2883_p2;
[2025-10-27 21:48:03,752]       |                    ^
[2025-10-27 21:48:03,752] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30118:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1938_p1' generates 64 bits.
[2025-10-27 21:48:03,752]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,752] 30118 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_1938_p1;
[2025-10-27 21:48:03,752]       |                                ^
[2025-10-27 21:48:03,752] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30120:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1938_p1' generates 64 bits.
[2025-10-27 21:48:03,752]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,752] 30120 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_1938_p1;
[2025-10-27 21:48:03,752]       |                                ^
[2025-10-27 21:48:03,752] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30122:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1938_p1' generates 64 bits.
[2025-10-27 21:48:03,752]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,752] 30122 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_1938_p1;
[2025-10-27 21:48:03,752]       |                                ^
[2025-10-27 21:48:03,752] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30194:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_11_fu_2046_p00' generates 4 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30194 | assign ret_V_11_fu_2046_p0 = ret_V_11_fu_2046_p00;
[2025-10-27 21:48:03,753]       |                            ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30196:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_11_reg_3614_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30196 | assign ret_V_11_fu_2046_p00 = r_V_11_reg_3614_pp0_iter2_reg;
[2025-10-27 21:48:03,753]       |                             ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30198:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_13_fu_2062_p00' generates 4 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30198 | assign ret_V_13_fu_2062_p0 = ret_V_13_fu_2062_p00;
[2025-10-27 21:48:03,753]       |                            ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30200:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_13_reg_3629_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30200 | assign ret_V_13_fu_2062_p00 = r_V_13_reg_3629_pp0_iter2_reg;
[2025-10-27 21:48:03,753]       |                             ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30202:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_15_fu_2078_p00' generates 4 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30202 | assign ret_V_15_fu_2078_p0 = ret_V_15_fu_2078_p00;
[2025-10-27 21:48:03,753]       |                            ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30204:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_15_reg_3644_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30204 | assign ret_V_15_fu_2078_p00 = r_V_15_reg_3644_pp0_iter2_reg;
[2025-10-27 21:48:03,753]       |                             ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30206:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_17_fu_2094_p00' generates 4 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30206 | assign ret_V_17_fu_2094_p0 = ret_V_17_fu_2094_p00;
[2025-10-27 21:48:03,753]       |                            ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30208:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_17_reg_3659_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30208 | assign ret_V_17_fu_2094_p00 = r_V_17_reg_3659_pp0_iter2_reg;
[2025-10-27 21:48:03,753]       |                             ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30210:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_19_fu_2110_p00' generates 4 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30210 | assign ret_V_19_fu_2110_p0 = ret_V_19_fu_2110_p00;
[2025-10-27 21:48:03,753]       |                            ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30212:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_19_reg_3674_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30212 | assign ret_V_19_fu_2110_p00 = r_V_19_reg_3674_pp0_iter2_reg;
[2025-10-27 21:48:03,753]       |                             ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30214:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_1_fu_1966_p00' generates 4 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30214 | assign ret_V_1_fu_1966_p0 = ret_V_1_fu_1966_p00;
[2025-10-27 21:48:03,753]       |                           ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30216:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_1_reg_3539_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30216 | assign ret_V_1_fu_1966_p00 = r_V_1_reg_3539_pp0_iter2_reg;
[2025-10-27 21:48:03,753]       |                            ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30218:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_21_fu_2126_p00' generates 4 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30218 | assign ret_V_21_fu_2126_p0 = ret_V_21_fu_2126_p00;
[2025-10-27 21:48:03,753]       |                            ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30220:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_21_reg_3689_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30220 | assign ret_V_21_fu_2126_p00 = r_V_21_reg_3689_pp0_iter2_reg;
[2025-10-27 21:48:03,753]       |                             ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30222:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_23_fu_2142_p00' generates 4 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30222 | assign ret_V_23_fu_2142_p0 = ret_V_23_fu_2142_p00;
[2025-10-27 21:48:03,753]       |                            ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30224:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_23_reg_3704_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30224 | assign ret_V_23_fu_2142_p00 = r_V_23_reg_3704_pp0_iter2_reg;
[2025-10-27 21:48:03,753]       |                             ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30226:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_25_fu_2158_p00' generates 4 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30226 | assign ret_V_25_fu_2158_p0 = ret_V_25_fu_2158_p00;
[2025-10-27 21:48:03,753]       |                            ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30228:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_25_reg_3719_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30228 | assign ret_V_25_fu_2158_p00 = r_V_25_reg_3719_pp0_iter2_reg;
[2025-10-27 21:48:03,753]       |                             ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30230:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_27_fu_2174_p00' generates 4 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30230 | assign ret_V_27_fu_2174_p0 = ret_V_27_fu_2174_p00;
[2025-10-27 21:48:03,753]       |                            ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30232:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_27_reg_3734_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30232 | assign ret_V_27_fu_2174_p00 = r_V_27_reg_3734_pp0_iter2_reg;
[2025-10-27 21:48:03,753]       |                             ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30234:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_29_fu_2190_p00' generates 4 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30234 | assign ret_V_29_fu_2190_p0 = ret_V_29_fu_2190_p00;
[2025-10-27 21:48:03,753]       |                            ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30236:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_29_reg_3749_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30236 | assign ret_V_29_fu_2190_p00 = r_V_29_reg_3749_pp0_iter2_reg;
[2025-10-27 21:48:03,753]       |                             ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30238:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_32_fu_2206_p00' generates 4 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30238 | assign ret_V_32_fu_2206_p0 = ret_V_32_fu_2206_p00;
[2025-10-27 21:48:03,753]       |                            ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30240:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_32_reg_3774_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30240 | assign ret_V_32_fu_2206_p00 = r_V_32_reg_3774_pp0_iter2_reg;
[2025-10-27 21:48:03,753]       |                             ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30242:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_34_fu_2222_p00' generates 4 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30242 | assign ret_V_34_fu_2222_p0 = ret_V_34_fu_2222_p00;
[2025-10-27 21:48:03,753]       |                            ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30244:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_34_reg_3789_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30244 | assign ret_V_34_fu_2222_p00 = r_V_34_reg_3789_pp0_iter2_reg;
[2025-10-27 21:48:03,753]       |                             ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30246:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_36_fu_2238_p00' generates 4 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30246 | assign ret_V_36_fu_2238_p0 = ret_V_36_fu_2238_p00;
[2025-10-27 21:48:03,753]       |                            ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30248:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_36_reg_3804_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30248 | assign ret_V_36_fu_2238_p00 = r_V_36_reg_3804_pp0_iter2_reg;
[2025-10-27 21:48:03,753]       |                             ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30250:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_38_fu_2254_p00' generates 4 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,753] 30250 | assign ret_V_38_fu_2254_p0 = ret_V_38_fu_2254_p00;
[2025-10-27 21:48:03,753]       |                            ^
[2025-10-27 21:48:03,753] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30252:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_38_reg_3819_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,753]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30252 | assign ret_V_38_fu_2254_p00 = r_V_38_reg_3819_pp0_iter2_reg;
[2025-10-27 21:48:03,754]       |                             ^
[2025-10-27 21:48:03,754] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30254:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_3_fu_1982_p00' generates 4 bits.
[2025-10-27 21:48:03,754]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30254 | assign ret_V_3_fu_1982_p0 = ret_V_3_fu_1982_p00;
[2025-10-27 21:48:03,754]       |                           ^
[2025-10-27 21:48:03,754] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30256:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_3_reg_3554_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,754]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30256 | assign ret_V_3_fu_1982_p00 = r_V_3_reg_3554_pp0_iter2_reg;
[2025-10-27 21:48:03,754]       |                            ^
[2025-10-27 21:48:03,754] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30258:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_40_fu_2270_p00' generates 4 bits.
[2025-10-27 21:48:03,754]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30258 | assign ret_V_40_fu_2270_p0 = ret_V_40_fu_2270_p00;
[2025-10-27 21:48:03,754]       |                            ^
[2025-10-27 21:48:03,754] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30260:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_40_reg_3834_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,754]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30260 | assign ret_V_40_fu_2270_p00 = r_V_40_reg_3834_pp0_iter2_reg;
[2025-10-27 21:48:03,754]       |                             ^
[2025-10-27 21:48:03,754] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30262:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_42_fu_2286_p00' generates 4 bits.
[2025-10-27 21:48:03,754]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30262 | assign ret_V_42_fu_2286_p0 = ret_V_42_fu_2286_p00;
[2025-10-27 21:48:03,754]       |                            ^
[2025-10-27 21:48:03,754] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30264:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_42_reg_3849_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,754]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30264 | assign ret_V_42_fu_2286_p00 = r_V_42_reg_3849_pp0_iter2_reg;
[2025-10-27 21:48:03,754]       |                             ^
[2025-10-27 21:48:03,754] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30266:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_44_fu_2302_p00' generates 4 bits.
[2025-10-27 21:48:03,754]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30266 | assign ret_V_44_fu_2302_p0 = ret_V_44_fu_2302_p00;
[2025-10-27 21:48:03,754]       |                            ^
[2025-10-27 21:48:03,754] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30268:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_44_reg_3864_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,754]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30268 | assign ret_V_44_fu_2302_p00 = r_V_44_reg_3864_pp0_iter2_reg;
[2025-10-27 21:48:03,754]       |                             ^
[2025-10-27 21:48:03,754] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30270:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_46_fu_2318_p00' generates 4 bits.
[2025-10-27 21:48:03,754]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30270 | assign ret_V_46_fu_2318_p0 = ret_V_46_fu_2318_p00;
[2025-10-27 21:48:03,754]       |                            ^
[2025-10-27 21:48:03,754] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30272:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_46_reg_3879_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,754]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30272 | assign ret_V_46_fu_2318_p00 = r_V_46_reg_3879_pp0_iter2_reg;
[2025-10-27 21:48:03,754]       |                             ^
[2025-10-27 21:48:03,754] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30274:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_48_fu_2334_p00' generates 4 bits.
[2025-10-27 21:48:03,754]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30274 | assign ret_V_48_fu_2334_p0 = ret_V_48_fu_2334_p00;
[2025-10-27 21:48:03,754]       |                            ^
[2025-10-27 21:48:03,754] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30276:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_48_reg_3894_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,754]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30276 | assign ret_V_48_fu_2334_p00 = r_V_48_reg_3894_pp0_iter2_reg;
[2025-10-27 21:48:03,754]       |                             ^
[2025-10-27 21:48:03,754] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30278:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_50_fu_2350_p00' generates 4 bits.
[2025-10-27 21:48:03,754]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30278 | assign ret_V_50_fu_2350_p0 = ret_V_50_fu_2350_p00;
[2025-10-27 21:48:03,754]       |                            ^
[2025-10-27 21:48:03,754] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30280:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_50_reg_3909_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,754]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30280 | assign ret_V_50_fu_2350_p00 = r_V_50_reg_3909_pp0_iter2_reg;
[2025-10-27 21:48:03,754]       |                             ^
[2025-10-27 21:48:03,754] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30282:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_52_fu_2366_p00' generates 4 bits.
[2025-10-27 21:48:03,754]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30282 | assign ret_V_52_fu_2366_p0 = ret_V_52_fu_2366_p00;
[2025-10-27 21:48:03,754]       |                            ^
[2025-10-27 21:48:03,754] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30284:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_52_reg_3924_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,754]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30284 | assign ret_V_52_fu_2366_p00 = r_V_52_reg_3924_pp0_iter2_reg;
[2025-10-27 21:48:03,754]       |                             ^
[2025-10-27 21:48:03,754] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30286:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_54_fu_2382_p00' generates 4 bits.
[2025-10-27 21:48:03,754]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30286 | assign ret_V_54_fu_2382_p0 = ret_V_54_fu_2382_p00;
[2025-10-27 21:48:03,754]       |                            ^
[2025-10-27 21:48:03,754] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30288:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_54_reg_3939_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,754]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30288 | assign ret_V_54_fu_2382_p00 = r_V_54_reg_3939_pp0_iter2_reg;
[2025-10-27 21:48:03,754]       |                             ^
[2025-10-27 21:48:03,754] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30290:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_56_fu_2398_p00' generates 4 bits.
[2025-10-27 21:48:03,754]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30290 | assign ret_V_56_fu_2398_p0 = ret_V_56_fu_2398_p00;
[2025-10-27 21:48:03,754]       |                            ^
[2025-10-27 21:48:03,754] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30292:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_56_reg_3954_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,754]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30292 | assign ret_V_56_fu_2398_p00 = r_V_56_reg_3954_pp0_iter2_reg;
[2025-10-27 21:48:03,754]       |                             ^
[2025-10-27 21:48:03,754] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30294:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_58_fu_2414_p00' generates 4 bits.
[2025-10-27 21:48:03,754]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30294 | assign ret_V_58_fu_2414_p0 = ret_V_58_fu_2414_p00;
[2025-10-27 21:48:03,754]       |                            ^
[2025-10-27 21:48:03,754] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30296:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_58_reg_3969_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,754]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30296 | assign ret_V_58_fu_2414_p00 = r_V_58_reg_3969_pp0_iter2_reg;
[2025-10-27 21:48:03,754]       |                             ^
[2025-10-27 21:48:03,754] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30298:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_5_fu_1998_p00' generates 4 bits.
[2025-10-27 21:48:03,754]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30298 | assign ret_V_5_fu_1998_p0 = ret_V_5_fu_1998_p00;
[2025-10-27 21:48:03,754]       |                           ^
[2025-10-27 21:48:03,754] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30300:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_5_reg_3569_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,754]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30300 | assign ret_V_5_fu_1998_p00 = r_V_5_reg_3569_pp0_iter2_reg;
[2025-10-27 21:48:03,754]       |                            ^
[2025-10-27 21:48:03,754] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30302:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_60_fu_2430_p00' generates 4 bits.
[2025-10-27 21:48:03,754]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30302 | assign ret_V_60_fu_2430_p0 = ret_V_60_fu_2430_p00;
[2025-10-27 21:48:03,754]       |                            ^
[2025-10-27 21:48:03,754] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30304:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_60_reg_3984_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,754]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30304 | assign ret_V_60_fu_2430_p00 = r_V_60_reg_3984_pp0_iter2_reg;
[2025-10-27 21:48:03,754]       |                             ^
[2025-10-27 21:48:03,754] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30306:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_61_fu_2446_p00' generates 4 bits.
[2025-10-27 21:48:03,754]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30306 | assign ret_V_61_fu_2446_p0 = ret_V_61_fu_2446_p00;
[2025-10-27 21:48:03,754]       |                            ^
[2025-10-27 21:48:03,754] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30308:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_61_reg_3989_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,754]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,754] 30308 | assign ret_V_61_fu_2446_p00 = r_V_61_reg_3989_pp0_iter2_reg;
[2025-10-27 21:48:03,754]       |                             ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30310:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_7_fu_2014_p00' generates 4 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30310 | assign ret_V_7_fu_2014_p0 = ret_V_7_fu_2014_p00;
[2025-10-27 21:48:03,755]       |                           ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30312:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_7_reg_3584_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30312 | assign ret_V_7_fu_2014_p00 = r_V_7_reg_3584_pp0_iter2_reg;
[2025-10-27 21:48:03,755]       |                            ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30314:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_9_fu_2030_p00' generates 4 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30314 | assign ret_V_9_fu_2030_p0 = ret_V_9_fu_2030_p00;
[2025-10-27 21:48:03,755]       |                           ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30316:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_9_reg_3599_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30316 | assign ret_V_9_fu_2030_p00 = r_V_9_reg_3599_pp0_iter2_reg;
[2025-10-27 21:48:03,755]       |                            ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30318:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_1950_p00' generates 4 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30318 | assign ret_V_fu_1950_p0 = ret_V_fu_1950_p00;
[2025-10-27 21:48:03,755]       |                         ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30320:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_reg_3534_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30320 | assign ret_V_fu_1950_p00 = r_V_reg_3534_pp0_iter2_reg;
[2025-10-27 21:48:03,755]       |                          ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30322:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30322 | assign sext_ln840_10_fu_2506_p1 = $signed(add_ln840_9_fu_2500_p2);
[2025-10-27 21:48:03,755]       |                                 ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30324:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3119_p3' generates 5 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30324 | assign sext_ln840_11_fu_2510_p1 = grp_fu_3119_p3;
[2025-10-27 21:48:03,755]       |                                 ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30326:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3128_p3' generates 5 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30326 | assign sext_ln840_12_fu_2513_p1 = grp_fu_3128_p3;
[2025-10-27 21:48:03,755]       |                                 ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30328:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30328 | assign sext_ln840_13_fu_2522_p1 = $signed(add_ln840_12_fu_2516_p2);
[2025-10-27 21:48:03,755]       |                                 ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30330:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30330 | assign sext_ln840_14_fu_2763_p1 = $signed(add_ln840_13_reg_4209);
[2025-10-27 21:48:03,755]       |                                 ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30332:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3029_p3' generates 5 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30332 | assign sext_ln840_15_fu_2532_p1 = grp_fu_3029_p3;
[2025-10-27 21:48:03,755]       |                                 ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30334:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3038_p3' generates 5 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30334 | assign sext_ln840_16_fu_2535_p1 = grp_fu_3038_p3;
[2025-10-27 21:48:03,755]       |                                 ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30336:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30336 | assign sext_ln840_17_fu_2544_p1 = $signed(add_ln840_17_fu_2538_p2);
[2025-10-27 21:48:03,755]       |                                 ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30338:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3047_p3' generates 5 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30338 | assign sext_ln840_18_fu_2548_p1 = grp_fu_3047_p3;
[2025-10-27 21:48:03,755]       |                                 ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30340:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3056_p3' generates 5 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30340 | assign sext_ln840_19_fu_2551_p1 = grp_fu_3056_p3;
[2025-10-27 21:48:03,755]       |                                 ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30342:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3164_p3' generates 5 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30342 | assign sext_ln840_1_fu_2456_p1 = grp_fu_3164_p3;
[2025-10-27 21:48:03,755]       |                                ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30344:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30344 | assign sext_ln840_20_fu_2560_p1 = $signed(add_ln840_20_fu_2554_p2);
[2025-10-27 21:48:03,755]       |                                 ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30346:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30346 | assign sext_ln840_21_fu_2772_p1 = $signed(add_ln840_21_reg_4214);
[2025-10-27 21:48:03,755]       |                                 ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30348:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3065_p3' generates 5 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30348 | assign sext_ln840_22_fu_2570_p1 = grp_fu_3065_p3;
[2025-10-27 21:48:03,755]       |                                 ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30350:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3074_p3' generates 5 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30350 | assign sext_ln840_23_fu_2573_p1 = grp_fu_3074_p3;
[2025-10-27 21:48:03,755]       |                                 ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30352:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30352 | assign sext_ln840_24_fu_2582_p1 = $signed(add_ln840_24_fu_2576_p2);
[2025-10-27 21:48:03,755]       |                                 ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30354:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3083_p3' generates 5 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30354 | assign sext_ln840_25_fu_2586_p1 = grp_fu_3083_p3;
[2025-10-27 21:48:03,755]       |                                 ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30356:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3092_p3' generates 5 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30356 | assign sext_ln840_26_fu_2589_p1 = grp_fu_3092_p3;
[2025-10-27 21:48:03,755]       |                                 ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30358:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30358 | assign sext_ln840_27_fu_2598_p1 = $signed(add_ln840_27_fu_2592_p2);
[2025-10-27 21:48:03,755]       |                                 ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30360:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30360 | assign sext_ln840_28_fu_2775_p1 = $signed(add_ln840_28_reg_4219);
[2025-10-27 21:48:03,755]       |                                 ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30362:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2894_p3' generates 5 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30362 | assign sext_ln840_29_fu_2608_p1 = grp_fu_2894_p3;
[2025-10-27 21:48:03,755]       |                                 ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30364:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3155_p3' generates 5 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30364 | assign sext_ln840_2_fu_2459_p1 = grp_fu_3155_p3;
[2025-10-27 21:48:03,755]       |                                ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30366:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2903_p3' generates 5 bits.
[2025-10-27 21:48:03,755]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,755] 30366 | assign sext_ln840_30_fu_2611_p1 = grp_fu_2903_p3;
[2025-10-27 21:48:03,755]       |                                 ^
[2025-10-27 21:48:03,755] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30368:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30368 | assign sext_ln840_31_fu_2620_p1 = $signed(add_ln840_33_fu_2614_p2);
[2025-10-27 21:48:03,756]       |                                 ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30370:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2912_p3' generates 5 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30370 | assign sext_ln840_32_fu_2624_p1 = grp_fu_2912_p3;
[2025-10-27 21:48:03,756]       |                                 ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30372:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2921_p3' generates 5 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30372 | assign sext_ln840_33_fu_2627_p1 = grp_fu_2921_p3;
[2025-10-27 21:48:03,756]       |                                 ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30374:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30374 | assign sext_ln840_34_fu_2636_p1 = $signed(add_ln840_36_fu_2630_p2);
[2025-10-27 21:48:03,756]       |                                 ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30376:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30376 | assign sext_ln840_35_fu_2784_p1 = $signed(add_ln840_37_reg_4224);
[2025-10-27 21:48:03,756]       |                                 ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30378:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2930_p3' generates 5 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30378 | assign sext_ln840_36_fu_2646_p1 = grp_fu_2930_p3;
[2025-10-27 21:48:03,756]       |                                 ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30380:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2939_p3' generates 5 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30380 | assign sext_ln840_37_fu_2649_p1 = grp_fu_2939_p3;
[2025-10-27 21:48:03,756]       |                                 ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30382:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30382 | assign sext_ln840_38_fu_2658_p1 = $signed(add_ln840_40_fu_2652_p2);
[2025-10-27 21:48:03,756]       |                                 ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30384:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2948_p3' generates 5 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30384 | assign sext_ln840_39_fu_2662_p1 = grp_fu_2948_p3;
[2025-10-27 21:48:03,756]       |                                 ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30386:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30386 | assign sext_ln840_3_fu_2468_p1 = $signed(add_ln840_2_fu_2462_p2);
[2025-10-27 21:48:03,756]       |                                ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30388:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2957_p3' generates 5 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30388 | assign sext_ln840_40_fu_2665_p1 = grp_fu_2957_p3;
[2025-10-27 21:48:03,756]       |                                 ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30390:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30390 | assign sext_ln840_41_fu_2674_p1 = $signed(add_ln840_43_fu_2668_p2);
[2025-10-27 21:48:03,756]       |                                 ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30392:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30392 | assign sext_ln840_42_fu_2787_p1 = $signed(add_ln840_44_reg_4229);
[2025-10-27 21:48:03,756]       |                                 ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30394:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2966_p3' generates 5 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30394 | assign sext_ln840_43_fu_2684_p1 = grp_fu_2966_p3;
[2025-10-27 21:48:03,756]       |                                 ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30396:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2975_p3' generates 5 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30396 | assign sext_ln840_44_fu_2687_p1 = grp_fu_2975_p3;
[2025-10-27 21:48:03,756]       |                                 ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30398:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30398 | assign sext_ln840_45_fu_2696_p1 = $signed(add_ln840_48_fu_2690_p2);
[2025-10-27 21:48:03,756]       |                                 ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30400:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2984_p3' generates 5 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30400 | assign sext_ln840_46_fu_2700_p1 = grp_fu_2984_p3;
[2025-10-27 21:48:03,756]       |                                 ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30402:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2993_p3' generates 5 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30402 | assign sext_ln840_47_fu_2703_p1 = grp_fu_2993_p3;
[2025-10-27 21:48:03,756]       |                                 ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30404:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30404 | assign sext_ln840_48_fu_2712_p1 = $signed(add_ln840_51_fu_2706_p2);
[2025-10-27 21:48:03,756]       |                                 ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30406:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30406 | assign sext_ln840_49_fu_2796_p1 = $signed(add_ln840_52_reg_4234);
[2025-10-27 21:48:03,756]       |                                 ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30408:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3137_p3' generates 5 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30408 | assign sext_ln840_4_fu_2472_p1 = grp_fu_3137_p3;
[2025-10-27 21:48:03,756]       |                                ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30410:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3002_p3' generates 5 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30410 | assign sext_ln840_50_fu_2722_p1 = grp_fu_3002_p3;
[2025-10-27 21:48:03,756]       |                                 ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30412:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3011_p3' generates 5 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30412 | assign sext_ln840_51_fu_2725_p1 = grp_fu_3011_p3;
[2025-10-27 21:48:03,756]       |                                 ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30414:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30414 | assign sext_ln840_52_fu_2734_p1 = $signed(add_ln840_55_fu_2728_p2);
[2025-10-27 21:48:03,756]       |                                 ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30416:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3020_p3' generates 5 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30416 | assign sext_ln840_53_fu_2738_p1 = grp_fu_3020_p3;
[2025-10-27 21:48:03,756]       |                                 ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30418:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3173_p3' generates 5 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30418 | assign sext_ln840_54_fu_2741_p1 = grp_fu_3173_p3;
[2025-10-27 21:48:03,756]       |                                 ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30420:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30420 | assign sext_ln840_55_fu_2750_p1 = $signed(add_ln840_58_fu_2744_p2);
[2025-10-27 21:48:03,756]       |                                 ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30422:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30422 | assign sext_ln840_56_fu_2799_p1 = $signed(add_ln840_59_reg_4239);
[2025-10-27 21:48:03,756]       |                                 ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30424:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3146_p3' generates 5 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30424 | assign sext_ln840_5_fu_2475_p1 = grp_fu_3146_p3;
[2025-10-27 21:48:03,756]       |                                ^
[2025-10-27 21:48:03,756] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30426:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,756]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,756] 30426 | assign sext_ln840_6_fu_2484_p1 = $signed(add_ln840_5_fu_2478_p2);
[2025-10-27 21:48:03,757]       |                                ^
[2025-10-27 21:48:03,757] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30428:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:48:03,757]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 30428 | assign sext_ln840_7_fu_2760_p1 = $signed(add_ln840_6_reg_4204);
[2025-10-27 21:48:03,757]       |                                ^
[2025-10-27 21:48:03,757] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30430:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3101_p3' generates 5 bits.
[2025-10-27 21:48:03,757]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 30430 | assign sext_ln840_8_fu_2494_p1 = grp_fu_3101_p3;
[2025-10-27 21:48:03,757]       |                                ^
[2025-10-27 21:48:03,757] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30432:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3110_p3' generates 5 bits.
[2025-10-27 21:48:03,757]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 30432 | assign sext_ln840_9_fu_2497_p1 = grp_fu_3110_p3;
[2025-10-27 21:48:03,757]       |                                ^
[2025-10-27 21:48:03,757] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30438:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_load_reg_4034_pp0_iter5_reg' generates 7 bits.
[2025-10-27 21:48:03,757]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 30438 | assign zext_ln1039_1_fu_2832_p1 = p_ZL7threshs_1_load_reg_4034_pp0_iter5_reg;
[2025-10-27 21:48:03,757]       |                                 ^
[2025-10-27 21:48:03,757] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30440:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_2_load_reg_4039_pp0_iter5_reg' generates 7 bits.
[2025-10-27 21:48:03,757]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 30440 | assign zext_ln1039_2_fu_2841_p1 = p_ZL7threshs_2_load_reg_4039_pp0_iter5_reg;
[2025-10-27 21:48:03,757]       |                                 ^
[2025-10-27 21:48:03,757] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30442:31: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_load_reg_4029_pp0_iter5_reg' generates 6 bits.
[2025-10-27 21:48:03,757]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 30442 | assign zext_ln1039_fu_2823_p1 = p_ZL7threshs_0_load_reg_4029_pp0_iter5_reg;
[2025-10-27 21:48:03,757]       |                               ^
[2025-10-27 21:48:03,757] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30444:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_2868_p2' generates 1 bits.
[2025-10-27 21:48:03,757]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 30444 | assign zext_ln840_1_fu_2873_p1 = xor_ln1039_1_fu_2868_p2;
[2025-10-27 21:48:03,757]       |                                ^
[2025-10-27 21:48:03,757] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30446:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_2850_p2' generates 1 bits.
[2025-10-27 21:48:03,757]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 30446 | assign zext_ln840_2_fu_2855_p1 = result_V_fu_2850_p2;
[2025-10-27 21:48:03,757]       |                                ^
[2025-10-27 21:48:03,757] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30448:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_fu_2859_p2' generates 1 bits.
[2025-10-27 21:48:03,757]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 30448 | assign zext_ln840_fu_2864_p1 = xor_ln1039_fu_2859_p2;
[2025-10-27 21:48:03,757]       |                              ^
[2025-10-27 21:48:03,757] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:23305:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,757]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 23305 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-10-27 21:48:03,757]       |  ^
[2025-10-27 21:48:03,757] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:23306:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,757]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 23306 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-10-27 21:48:03,757]       |  ^
[2025-10-27 21:48:03,757] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:23307:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,757]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 23307 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-10-27 21:48:03,757]       |  ^
[2025-10-27 21:48:03,757] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:23308:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,757]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 23308 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-10-27 21:48:03,757]       |  ^
[2025-10-27 21:48:03,757] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:23309:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,757]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 23309 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-10-27 21:48:03,757]       |  ^
[2025-10-27 21:48:03,757] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:23310:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,757]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 23310 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-10-27 21:48:03,757]       |  ^
[2025-10-27 21:48:03,757] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:23311:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,757]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 23311 | #0 ap_CS_iter6_fsm = 2'd1;
[2025-10-27 21:48:03,757]       |  ^
[2025-10-27 21:48:03,757] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:23312:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,757]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 23312 | #0 ap_CS_iter7_fsm = 2'd1;
[2025-10-27 21:48:03,757]       |  ^
[2025-10-27 21:48:03,757] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:23313:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,757]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 23313 | #0 ap_done_reg = 1'b0;
[2025-10-27 21:48:03,757]       |  ^
[2025-10-27 21:48:03,757] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25115:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,757]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 25115 |             ap_NS_iter0_fsm = 'bx;
[2025-10-27 21:48:03,757]       |                             ^
[2025-10-27 21:48:03,757] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25139:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,757]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 25139 |             ap_NS_iter1_fsm = 'bx;
[2025-10-27 21:48:03,757]       |                             ^
[2025-10-27 21:48:03,757] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25163:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,757]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 25163 |             ap_NS_iter2_fsm = 'bx;
[2025-10-27 21:48:03,757]       |                             ^
[2025-10-27 21:48:03,757] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25187:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,757]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 25187 |             ap_NS_iter3_fsm = 'bx;
[2025-10-27 21:48:03,757]       |                             ^
[2025-10-27 21:48:03,757] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25211:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,757]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 25211 |             ap_NS_iter4_fsm = 'bx;
[2025-10-27 21:48:03,757]       |                             ^
[2025-10-27 21:48:03,757] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25235:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,757]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 25235 |             ap_NS_iter5_fsm = 'bx;
[2025-10-27 21:48:03,757]       |                             ^
[2025-10-27 21:48:03,757] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25259:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,757]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 25259 |             ap_NS_iter6_fsm = 'bx;
[2025-10-27 21:48:03,757]       |                             ^
[2025-10-27 21:48:03,757] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25283:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,757]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 25283 |             ap_NS_iter7_fsm = 'bx;
[2025-10-27 21:48:03,757]       |                             ^
[2025-10-27 21:48:03,757] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25416:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2859_p00' generates 4 bits.
[2025-10-27 21:48:03,757]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 25416 | assign grp_fu_2859_p0 = grp_fu_2859_p00;
[2025-10-27 21:48:03,757]       |                       ^
[2025-10-27 21:48:03,757] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25418:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_2_fu_1094_p4' generates 2 bits.
[2025-10-27 21:48:03,757]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 25418 | assign grp_fu_2859_p00 = r_V_2_fu_1094_p4;
[2025-10-27 21:48:03,757]       |                        ^
[2025-10-27 21:48:03,757] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25420:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2868_p00' generates 4 bits.
[2025-10-27 21:48:03,757]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,757] 25420 | assign grp_fu_2868_p0 = grp_fu_2868_p00;
[2025-10-27 21:48:03,757]       |                       ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25422:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_4_fu_1121_p4' generates 2 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25422 | assign grp_fu_2868_p00 = r_V_4_fu_1121_p4;
[2025-10-27 21:48:03,758]       |                        ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25424:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2877_p00' generates 4 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25424 | assign grp_fu_2877_p0 = grp_fu_2877_p00;
[2025-10-27 21:48:03,758]       |                       ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25426:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_6_fu_1148_p4' generates 2 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25426 | assign grp_fu_2877_p00 = r_V_6_fu_1148_p4;
[2025-10-27 21:48:03,758]       |                        ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25428:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2886_p00' generates 4 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25428 | assign grp_fu_2886_p0 = grp_fu_2886_p00;
[2025-10-27 21:48:03,758]       |                       ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25430:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_8_fu_1175_p4' generates 2 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25430 | assign grp_fu_2886_p00 = r_V_8_fu_1175_p4;
[2025-10-27 21:48:03,758]       |                        ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25432:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2895_p00' generates 4 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25432 | assign grp_fu_2895_p0 = grp_fu_2895_p00;
[2025-10-27 21:48:03,758]       |                       ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25434:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_10_fu_1202_p4' generates 2 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25434 | assign grp_fu_2895_p00 = r_V_10_fu_1202_p4;
[2025-10-27 21:48:03,758]       |                        ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25436:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2904_p00' generates 4 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25436 | assign grp_fu_2904_p0 = grp_fu_2904_p00;
[2025-10-27 21:48:03,758]       |                       ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25438:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_12_fu_1229_p4' generates 2 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25438 | assign grp_fu_2904_p00 = r_V_12_fu_1229_p4;
[2025-10-27 21:48:03,758]       |                        ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25440:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2913_p00' generates 4 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25440 | assign grp_fu_2913_p0 = grp_fu_2913_p00;
[2025-10-27 21:48:03,758]       |                       ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25442:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_14_fu_1256_p4' generates 2 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25442 | assign grp_fu_2913_p00 = r_V_14_fu_1256_p4;
[2025-10-27 21:48:03,758]       |                        ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25444:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2922_p00' generates 4 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25444 | assign grp_fu_2922_p0 = grp_fu_2922_p00;
[2025-10-27 21:48:03,758]       |                       ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25446:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_16_fu_1283_p4' generates 2 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25446 | assign grp_fu_2922_p00 = r_V_16_fu_1283_p4;
[2025-10-27 21:48:03,758]       |                        ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25448:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2931_p00' generates 4 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25448 | assign grp_fu_2931_p0 = grp_fu_2931_p00;
[2025-10-27 21:48:03,758]       |                       ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25450:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_18_fu_1310_p4' generates 2 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25450 | assign grp_fu_2931_p00 = r_V_18_fu_1310_p4;
[2025-10-27 21:48:03,758]       |                        ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25452:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2940_p00' generates 4 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25452 | assign grp_fu_2940_p0 = grp_fu_2940_p00;
[2025-10-27 21:48:03,758]       |                       ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25454:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_20_fu_1337_p4' generates 2 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25454 | assign grp_fu_2940_p00 = r_V_20_fu_1337_p4;
[2025-10-27 21:48:03,758]       |                        ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25456:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2949_p00' generates 4 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25456 | assign grp_fu_2949_p0 = grp_fu_2949_p00;
[2025-10-27 21:48:03,758]       |                       ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25458:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_22_fu_1364_p4' generates 2 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25458 | assign grp_fu_2949_p00 = r_V_22_fu_1364_p4;
[2025-10-27 21:48:03,758]       |                        ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25460:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2958_p00' generates 4 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25460 | assign grp_fu_2958_p0 = grp_fu_2958_p00;
[2025-10-27 21:48:03,758]       |                       ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25462:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_24_fu_1391_p4' generates 2 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25462 | assign grp_fu_2958_p00 = r_V_24_fu_1391_p4;
[2025-10-27 21:48:03,758]       |                        ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25464:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2967_p00' generates 4 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25464 | assign grp_fu_2967_p0 = grp_fu_2967_p00;
[2025-10-27 21:48:03,758]       |                       ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25466:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_26_fu_1418_p4' generates 2 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25466 | assign grp_fu_2967_p00 = r_V_26_fu_1418_p4;
[2025-10-27 21:48:03,758]       |                        ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25468:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2976_p00' generates 4 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25468 | assign grp_fu_2976_p0 = grp_fu_2976_p00;
[2025-10-27 21:48:03,758]       |                       ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25470:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_28_fu_1445_p4' generates 2 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25470 | assign grp_fu_2976_p00 = r_V_28_fu_1445_p4;
[2025-10-27 21:48:03,758]       |                        ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25472:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2985_p00' generates 4 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25472 | assign grp_fu_2985_p0 = grp_fu_2985_p00;
[2025-10-27 21:48:03,758]       |                       ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25474:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_30_fu_1472_p4' generates 2 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25474 | assign grp_fu_2985_p00 = r_V_30_fu_1472_p4;
[2025-10-27 21:48:03,758]       |                        ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25476:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2994_p00' generates 4 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25476 | assign grp_fu_2994_p0 = grp_fu_2994_p00;
[2025-10-27 21:48:03,758]       |                       ^
[2025-10-27 21:48:03,758] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25478:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_31_fu_1489_p4' generates 2 bits.
[2025-10-27 21:48:03,758]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,758] 25478 | assign grp_fu_2994_p00 = r_V_31_fu_1489_p4;
[2025-10-27 21:48:03,758]       |                        ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25480:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3003_p00' generates 4 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,759] 25480 | assign grp_fu_3003_p0 = grp_fu_3003_p00;
[2025-10-27 21:48:03,759]       |                       ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25482:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_33_fu_1516_p4' generates 2 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,759] 25482 | assign grp_fu_3003_p00 = r_V_33_fu_1516_p4;
[2025-10-27 21:48:03,759]       |                        ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25484:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3012_p00' generates 4 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,759] 25484 | assign grp_fu_3012_p0 = grp_fu_3012_p00;
[2025-10-27 21:48:03,759]       |                       ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25486:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_35_fu_1543_p4' generates 2 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,759] 25486 | assign grp_fu_3012_p00 = r_V_35_fu_1543_p4;
[2025-10-27 21:48:03,759]       |                        ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25488:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3021_p00' generates 4 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,759] 25488 | assign grp_fu_3021_p0 = grp_fu_3021_p00;
[2025-10-27 21:48:03,759]       |                       ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25490:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_37_fu_1570_p4' generates 2 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,759] 25490 | assign grp_fu_3021_p00 = r_V_37_fu_1570_p4;
[2025-10-27 21:48:03,759]       |                        ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25492:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3030_p00' generates 4 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,759] 25492 | assign grp_fu_3030_p0 = grp_fu_3030_p00;
[2025-10-27 21:48:03,759]       |                       ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25494:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_39_fu_1597_p4' generates 2 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,759] 25494 | assign grp_fu_3030_p00 = r_V_39_fu_1597_p4;
[2025-10-27 21:48:03,759]       |                        ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25496:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3039_p00' generates 4 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,759] 25496 | assign grp_fu_3039_p0 = grp_fu_3039_p00;
[2025-10-27 21:48:03,759]       |                       ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25498:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_41_fu_1624_p4' generates 2 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,759] 25498 | assign grp_fu_3039_p00 = r_V_41_fu_1624_p4;
[2025-10-27 21:48:03,759]       |                        ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25500:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3048_p00' generates 4 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,759] 25500 | assign grp_fu_3048_p0 = grp_fu_3048_p00;
[2025-10-27 21:48:03,759]       |                       ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25502:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_43_fu_1651_p4' generates 2 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,759] 25502 | assign grp_fu_3048_p00 = r_V_43_fu_1651_p4;
[2025-10-27 21:48:03,759]       |                        ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25504:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3057_p00' generates 4 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,759] 25504 | assign grp_fu_3057_p0 = grp_fu_3057_p00;
[2025-10-27 21:48:03,759]       |                       ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25506:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_45_fu_1678_p4' generates 2 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,759] 25506 | assign grp_fu_3057_p00 = r_V_45_fu_1678_p4;
[2025-10-27 21:48:03,759]       |                        ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25508:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3066_p00' generates 4 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,759] 25508 | assign grp_fu_3066_p0 = grp_fu_3066_p00;
[2025-10-27 21:48:03,759]       |                       ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25510:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_47_fu_1705_p4' generates 2 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,759] 25510 | assign grp_fu_3066_p00 = r_V_47_fu_1705_p4;
[2025-10-27 21:48:03,759]       |                        ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25512:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3075_p00' generates 4 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,759] 25512 | assign grp_fu_3075_p0 = grp_fu_3075_p00;
[2025-10-27 21:48:03,759]       |                       ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25514:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_49_fu_1732_p4' generates 2 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,759] 25514 | assign grp_fu_3075_p00 = r_V_49_fu_1732_p4;
[2025-10-27 21:48:03,759]       |                        ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25516:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3084_p00' generates 4 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,759] 25516 | assign grp_fu_3084_p0 = grp_fu_3084_p00;
[2025-10-27 21:48:03,759]       |                       ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25518:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_51_fu_1759_p4' generates 2 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,759] 25518 | assign grp_fu_3084_p00 = r_V_51_fu_1759_p4;
[2025-10-27 21:48:03,759]       |                        ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25520:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3093_p00' generates 4 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,759] 25520 | assign grp_fu_3093_p0 = grp_fu_3093_p00;
[2025-10-27 21:48:03,759]       |                       ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25522:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_53_fu_1786_p4' generates 2 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,759] 25522 | assign grp_fu_3093_p00 = r_V_53_fu_1786_p4;
[2025-10-27 21:48:03,759]       |                        ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25524:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3102_p00' generates 4 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,759] 25524 | assign grp_fu_3102_p0 = grp_fu_3102_p00;
[2025-10-27 21:48:03,759]       |                       ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25526:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_55_fu_1813_p4' generates 2 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,759] 25526 | assign grp_fu_3102_p00 = r_V_55_fu_1813_p4;
[2025-10-27 21:48:03,759]       |                        ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25528:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3111_p00' generates 4 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,759] 25528 | assign grp_fu_3111_p0 = grp_fu_3111_p00;
[2025-10-27 21:48:03,759]       |                       ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25530:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_57_fu_1840_p4' generates 2 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,759] 25530 | assign grp_fu_3111_p00 = r_V_57_fu_1840_p4;
[2025-10-27 21:48:03,759]       |                        ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25532:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3120_p00' generates 4 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,759] 25532 | assign grp_fu_3120_p0 = grp_fu_3120_p00;
[2025-10-27 21:48:03,759]       |                       ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25534:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_59_fu_1867_p4' generates 2 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,759] 25534 | assign grp_fu_3120_p00 = r_V_59_fu_1867_p4;
[2025-10-27 21:48:03,759]       |                        ^
[2025-10-27 21:48:03,759] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25536:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3129_p00' generates 4 bits.
[2025-10-27 21:48:03,759]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25536 | assign grp_fu_3129_p0 = grp_fu_3129_p00;
[2025-10-27 21:48:03,760]       |                       ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25538:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_62_fu_1904_p4' generates 2 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25538 | assign grp_fu_3129_p00 = r_V_62_fu_1904_p4;
[2025-10-27 21:48:03,760]       |                        ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25540:23: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3138_p00' generates 4 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25540 | assign grp_fu_3138_p0 = grp_fu_3138_p00;
[2025-10-27 21:48:03,760]       |                       ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25542:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_63_fu_1921_p4' generates 2 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25542 | assign grp_fu_3138_p00 = r_V_63_fu_1921_p4;
[2025-10-27 21:48:03,760]       |                        ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25560:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_3_reg_3167' generates 32 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25560 | assign idxprom2_i_fu_1938_p1 = nf_3_reg_3167;
[2025-10-27 21:48:03,760]       |                              ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25568:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_2848_p2' generates 2 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25568 | assign out_V_TDATA = result_V_2_fu_2848_p2;
[2025-10-27 21:48:03,760]       |                    ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25570:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1938_p1' generates 64 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25570 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_1938_p1;
[2025-10-27 21:48:03,760]       |                                ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25572:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1938_p1' generates 64 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25572 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_1938_p1;
[2025-10-27 21:48:03,760]       |                                ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25574:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1938_p1' generates 64 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25574 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_1938_p1;
[2025-10-27 21:48:03,760]       |                                ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25646:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_11_fu_2046_p00' generates 4 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25646 | assign ret_V_11_fu_2046_p0 = ret_V_11_fu_2046_p00;
[2025-10-27 21:48:03,760]       |                            ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25648:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_11_reg_3579_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25648 | assign ret_V_11_fu_2046_p00 = r_V_11_reg_3579_pp0_iter2_reg;
[2025-10-27 21:48:03,760]       |                             ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25650:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_13_fu_2062_p00' generates 4 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25650 | assign ret_V_13_fu_2062_p0 = ret_V_13_fu_2062_p00;
[2025-10-27 21:48:03,760]       |                            ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25652:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_13_reg_3594_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25652 | assign ret_V_13_fu_2062_p00 = r_V_13_reg_3594_pp0_iter2_reg;
[2025-10-27 21:48:03,760]       |                             ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25654:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_15_fu_2078_p00' generates 4 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25654 | assign ret_V_15_fu_2078_p0 = ret_V_15_fu_2078_p00;
[2025-10-27 21:48:03,760]       |                            ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25656:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_15_reg_3609_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25656 | assign ret_V_15_fu_2078_p00 = r_V_15_reg_3609_pp0_iter2_reg;
[2025-10-27 21:48:03,760]       |                             ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25658:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_17_fu_2094_p00' generates 4 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25658 | assign ret_V_17_fu_2094_p0 = ret_V_17_fu_2094_p00;
[2025-10-27 21:48:03,760]       |                            ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25660:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_17_reg_3624_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25660 | assign ret_V_17_fu_2094_p00 = r_V_17_reg_3624_pp0_iter2_reg;
[2025-10-27 21:48:03,760]       |                             ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25662:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_19_fu_2110_p00' generates 4 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25662 | assign ret_V_19_fu_2110_p0 = ret_V_19_fu_2110_p00;
[2025-10-27 21:48:03,760]       |                            ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25664:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_19_reg_3639_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25664 | assign ret_V_19_fu_2110_p00 = r_V_19_reg_3639_pp0_iter2_reg;
[2025-10-27 21:48:03,760]       |                             ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25666:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_1_fu_1966_p00' generates 4 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25666 | assign ret_V_1_fu_1966_p0 = ret_V_1_fu_1966_p00;
[2025-10-27 21:48:03,760]       |                           ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25668:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_1_reg_3504_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25668 | assign ret_V_1_fu_1966_p00 = r_V_1_reg_3504_pp0_iter2_reg;
[2025-10-27 21:48:03,760]       |                            ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25670:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_21_fu_2126_p00' generates 4 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25670 | assign ret_V_21_fu_2126_p0 = ret_V_21_fu_2126_p00;
[2025-10-27 21:48:03,760]       |                            ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25672:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_21_reg_3654_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25672 | assign ret_V_21_fu_2126_p00 = r_V_21_reg_3654_pp0_iter2_reg;
[2025-10-27 21:48:03,760]       |                             ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25674:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_23_fu_2142_p00' generates 4 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25674 | assign ret_V_23_fu_2142_p0 = ret_V_23_fu_2142_p00;
[2025-10-27 21:48:03,760]       |                            ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25676:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_23_reg_3669_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25676 | assign ret_V_23_fu_2142_p00 = r_V_23_reg_3669_pp0_iter2_reg;
[2025-10-27 21:48:03,760]       |                             ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25678:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_25_fu_2158_p00' generates 4 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25678 | assign ret_V_25_fu_2158_p0 = ret_V_25_fu_2158_p00;
[2025-10-27 21:48:03,760]       |                            ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25680:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_25_reg_3684_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25680 | assign ret_V_25_fu_2158_p00 = r_V_25_reg_3684_pp0_iter2_reg;
[2025-10-27 21:48:03,760]       |                             ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25682:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_27_fu_2174_p00' generates 4 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25682 | assign ret_V_27_fu_2174_p0 = ret_V_27_fu_2174_p00;
[2025-10-27 21:48:03,760]       |                            ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25684:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_27_reg_3699_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25684 | assign ret_V_27_fu_2174_p00 = r_V_27_reg_3699_pp0_iter2_reg;
[2025-10-27 21:48:03,760]       |                             ^
[2025-10-27 21:48:03,760] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25686:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_29_fu_2190_p00' generates 4 bits.
[2025-10-27 21:48:03,760]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,760] 25686 | assign ret_V_29_fu_2190_p0 = ret_V_29_fu_2190_p00;
[2025-10-27 21:48:03,761]       |                            ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25688:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_29_reg_3714_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25688 | assign ret_V_29_fu_2190_p00 = r_V_29_reg_3714_pp0_iter2_reg;
[2025-10-27 21:48:03,761]       |                             ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25690:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_32_fu_2206_p00' generates 4 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25690 | assign ret_V_32_fu_2206_p0 = ret_V_32_fu_2206_p00;
[2025-10-27 21:48:03,761]       |                            ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25692:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_32_reg_3739_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25692 | assign ret_V_32_fu_2206_p00 = r_V_32_reg_3739_pp0_iter2_reg;
[2025-10-27 21:48:03,761]       |                             ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25694:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_34_fu_2222_p00' generates 4 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25694 | assign ret_V_34_fu_2222_p0 = ret_V_34_fu_2222_p00;
[2025-10-27 21:48:03,761]       |                            ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25696:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_34_reg_3754_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25696 | assign ret_V_34_fu_2222_p00 = r_V_34_reg_3754_pp0_iter2_reg;
[2025-10-27 21:48:03,761]       |                             ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25698:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_36_fu_2238_p00' generates 4 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25698 | assign ret_V_36_fu_2238_p0 = ret_V_36_fu_2238_p00;
[2025-10-27 21:48:03,761]       |                            ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25700:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_36_reg_3769_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25700 | assign ret_V_36_fu_2238_p00 = r_V_36_reg_3769_pp0_iter2_reg;
[2025-10-27 21:48:03,761]       |                             ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25702:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_38_fu_2254_p00' generates 4 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25702 | assign ret_V_38_fu_2254_p0 = ret_V_38_fu_2254_p00;
[2025-10-27 21:48:03,761]       |                            ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25704:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_38_reg_3784_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25704 | assign ret_V_38_fu_2254_p00 = r_V_38_reg_3784_pp0_iter2_reg;
[2025-10-27 21:48:03,761]       |                             ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25706:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_3_fu_1982_p00' generates 4 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25706 | assign ret_V_3_fu_1982_p0 = ret_V_3_fu_1982_p00;
[2025-10-27 21:48:03,761]       |                           ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25708:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_3_reg_3519_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25708 | assign ret_V_3_fu_1982_p00 = r_V_3_reg_3519_pp0_iter2_reg;
[2025-10-27 21:48:03,761]       |                            ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25710:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_40_fu_2270_p00' generates 4 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25710 | assign ret_V_40_fu_2270_p0 = ret_V_40_fu_2270_p00;
[2025-10-27 21:48:03,761]       |                            ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25712:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_40_reg_3799_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25712 | assign ret_V_40_fu_2270_p00 = r_V_40_reg_3799_pp0_iter2_reg;
[2025-10-27 21:48:03,761]       |                             ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25714:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_42_fu_2286_p00' generates 4 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25714 | assign ret_V_42_fu_2286_p0 = ret_V_42_fu_2286_p00;
[2025-10-27 21:48:03,761]       |                            ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25716:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_42_reg_3814_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25716 | assign ret_V_42_fu_2286_p00 = r_V_42_reg_3814_pp0_iter2_reg;
[2025-10-27 21:48:03,761]       |                             ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25718:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_44_fu_2302_p00' generates 4 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25718 | assign ret_V_44_fu_2302_p0 = ret_V_44_fu_2302_p00;
[2025-10-27 21:48:03,761]       |                            ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25720:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_44_reg_3829_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25720 | assign ret_V_44_fu_2302_p00 = r_V_44_reg_3829_pp0_iter2_reg;
[2025-10-27 21:48:03,761]       |                             ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25722:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_46_fu_2318_p00' generates 4 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25722 | assign ret_V_46_fu_2318_p0 = ret_V_46_fu_2318_p00;
[2025-10-27 21:48:03,761]       |                            ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25724:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_46_reg_3844_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25724 | assign ret_V_46_fu_2318_p00 = r_V_46_reg_3844_pp0_iter2_reg;
[2025-10-27 21:48:03,761]       |                             ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25726:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_48_fu_2334_p00' generates 4 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25726 | assign ret_V_48_fu_2334_p0 = ret_V_48_fu_2334_p00;
[2025-10-27 21:48:03,761]       |                            ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25728:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_48_reg_3859_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25728 | assign ret_V_48_fu_2334_p00 = r_V_48_reg_3859_pp0_iter2_reg;
[2025-10-27 21:48:03,761]       |                             ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25730:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_50_fu_2350_p00' generates 4 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25730 | assign ret_V_50_fu_2350_p0 = ret_V_50_fu_2350_p00;
[2025-10-27 21:48:03,761]       |                            ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25732:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_50_reg_3874_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25732 | assign ret_V_50_fu_2350_p00 = r_V_50_reg_3874_pp0_iter2_reg;
[2025-10-27 21:48:03,761]       |                             ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25734:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_52_fu_2366_p00' generates 4 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25734 | assign ret_V_52_fu_2366_p0 = ret_V_52_fu_2366_p00;
[2025-10-27 21:48:03,761]       |                            ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25736:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_52_reg_3889_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25736 | assign ret_V_52_fu_2366_p00 = r_V_52_reg_3889_pp0_iter2_reg;
[2025-10-27 21:48:03,761]       |                             ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25738:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_54_fu_2382_p00' generates 4 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25738 | assign ret_V_54_fu_2382_p0 = ret_V_54_fu_2382_p00;
[2025-10-27 21:48:03,761]       |                            ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25740:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_54_reg_3904_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25740 | assign ret_V_54_fu_2382_p00 = r_V_54_reg_3904_pp0_iter2_reg;
[2025-10-27 21:48:03,761]       |                             ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25742:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_56_fu_2398_p00' generates 4 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25742 | assign ret_V_56_fu_2398_p0 = ret_V_56_fu_2398_p00;
[2025-10-27 21:48:03,761]       |                            ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25744:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_56_reg_3919_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,761] 25744 | assign ret_V_56_fu_2398_p00 = r_V_56_reg_3919_pp0_iter2_reg;
[2025-10-27 21:48:03,761]       |                             ^
[2025-10-27 21:48:03,761] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25746:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_58_fu_2414_p00' generates 4 bits.
[2025-10-27 21:48:03,761]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25746 | assign ret_V_58_fu_2414_p0 = ret_V_58_fu_2414_p00;
[2025-10-27 21:48:03,762]       |                            ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25748:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_58_reg_3934_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25748 | assign ret_V_58_fu_2414_p00 = r_V_58_reg_3934_pp0_iter2_reg;
[2025-10-27 21:48:03,762]       |                             ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25750:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_5_fu_1998_p00' generates 4 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25750 | assign ret_V_5_fu_1998_p0 = ret_V_5_fu_1998_p00;
[2025-10-27 21:48:03,762]       |                           ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25752:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_5_reg_3534_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25752 | assign ret_V_5_fu_1998_p00 = r_V_5_reg_3534_pp0_iter2_reg;
[2025-10-27 21:48:03,762]       |                            ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25754:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_60_fu_2430_p00' generates 4 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25754 | assign ret_V_60_fu_2430_p0 = ret_V_60_fu_2430_p00;
[2025-10-27 21:48:03,762]       |                            ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25756:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_60_reg_3949_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25756 | assign ret_V_60_fu_2430_p00 = r_V_60_reg_3949_pp0_iter2_reg;
[2025-10-27 21:48:03,762]       |                             ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25758:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_61_fu_2446_p00' generates 4 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25758 | assign ret_V_61_fu_2446_p0 = ret_V_61_fu_2446_p00;
[2025-10-27 21:48:03,762]       |                            ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25760:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_61_reg_3954_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25760 | assign ret_V_61_fu_2446_p00 = r_V_61_reg_3954_pp0_iter2_reg;
[2025-10-27 21:48:03,762]       |                             ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25762:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_7_fu_2014_p00' generates 4 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25762 | assign ret_V_7_fu_2014_p0 = ret_V_7_fu_2014_p00;
[2025-10-27 21:48:03,762]       |                           ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25764:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_7_reg_3549_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25764 | assign ret_V_7_fu_2014_p00 = r_V_7_reg_3549_pp0_iter2_reg;
[2025-10-27 21:48:03,762]       |                            ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25766:27: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_9_fu_2030_p00' generates 4 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25766 | assign ret_V_9_fu_2030_p0 = ret_V_9_fu_2030_p00;
[2025-10-27 21:48:03,762]       |                           ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25768:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_9_reg_3564_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25768 | assign ret_V_9_fu_2030_p00 = r_V_9_reg_3564_pp0_iter2_reg;
[2025-10-27 21:48:03,762]       |                            ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25770:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_fu_1950_p00' generates 4 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25770 | assign ret_V_fu_1950_p0 = ret_V_fu_1950_p00;
[2025-10-27 21:48:03,762]       |                         ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25772:26: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'r_V_reg_3499_pp0_iter2_reg' generates 2 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25772 | assign ret_V_fu_1950_p00 = r_V_reg_3499_pp0_iter2_reg;
[2025-10-27 21:48:03,762]       |                          ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25774:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3084_p3' generates 5 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25774 | assign sext_ln840_10_fu_2496_p1 = grp_fu_3084_p3;
[2025-10-27 21:48:03,762]       |                                 ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25776:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3093_p3' generates 5 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25776 | assign sext_ln840_11_fu_2499_p1 = grp_fu_3093_p3;
[2025-10-27 21:48:03,762]       |                                 ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25778:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25778 | assign sext_ln840_12_fu_2508_p1 = $signed(add_ln840_12_fu_2502_p2);
[2025-10-27 21:48:03,762]       |                                 ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25780:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2994_p3' generates 5 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25780 | assign sext_ln840_13_fu_2518_p1 = grp_fu_2994_p3;
[2025-10-27 21:48:03,762]       |                                 ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25782:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3003_p3' generates 5 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25782 | assign sext_ln840_14_fu_2521_p1 = grp_fu_3003_p3;
[2025-10-27 21:48:03,762]       |                                 ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25784:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25784 | assign sext_ln840_15_fu_2735_p1 = $signed(add_ln840_17_reg_4184);
[2025-10-27 21:48:03,762]       |                                 ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25786:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3012_p3' generates 5 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25786 | assign sext_ln840_16_fu_2530_p1 = grp_fu_3012_p3;
[2025-10-27 21:48:03,762]       |                                 ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25788:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3021_p3' generates 5 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25788 | assign sext_ln840_17_fu_2533_p1 = grp_fu_3021_p3;
[2025-10-27 21:48:03,762]       |                                 ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25790:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25790 | assign sext_ln840_18_fu_2738_p1 = $signed(add_ln840_20_reg_4189);
[2025-10-27 21:48:03,762]       |                                 ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25792:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3030_p3' generates 5 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25792 | assign sext_ln840_19_fu_2542_p1 = grp_fu_3030_p3;
[2025-10-27 21:48:03,762]       |                                 ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25794:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3129_p3' generates 5 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25794 | assign sext_ln840_1_fu_2456_p1 = grp_fu_3129_p3;
[2025-10-27 21:48:03,762]       |                                ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25796:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3039_p3' generates 5 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25796 | assign sext_ln840_20_fu_2545_p1 = grp_fu_3039_p3;
[2025-10-27 21:48:03,762]       |                                 ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25798:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25798 | assign sext_ln840_21_fu_2554_p1 = $signed(add_ln840_24_fu_2548_p2);
[2025-10-27 21:48:03,762]       |                                 ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25800:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3048_p3' generates 5 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25800 | assign sext_ln840_22_fu_2558_p1 = grp_fu_3048_p3;
[2025-10-27 21:48:03,762]       |                                 ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25802:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3057_p3' generates 5 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,762] 25802 | assign sext_ln840_23_fu_2561_p1 = grp_fu_3057_p3;
[2025-10-27 21:48:03,762]       |                                 ^
[2025-10-27 21:48:03,762] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25804:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,762]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25804 | assign sext_ln840_24_fu_2570_p1 = $signed(add_ln840_27_fu_2564_p2);
[2025-10-27 21:48:03,763]       |                                 ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25806:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2859_p3' generates 5 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25806 | assign sext_ln840_25_fu_2580_p1 = grp_fu_2859_p3;
[2025-10-27 21:48:03,763]       |                                 ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25808:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2868_p3' generates 5 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25808 | assign sext_ln840_26_fu_2583_p1 = grp_fu_2868_p3;
[2025-10-27 21:48:03,763]       |                                 ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25810:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25810 | assign sext_ln840_27_fu_2592_p1 = $signed(add_ln840_33_fu_2586_p2);
[2025-10-27 21:48:03,763]       |                                 ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25812:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2877_p3' generates 5 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25812 | assign sext_ln840_28_fu_2596_p1 = grp_fu_2877_p3;
[2025-10-27 21:48:03,763]       |                                 ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25814:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2886_p3' generates 5 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25814 | assign sext_ln840_29_fu_2599_p1 = grp_fu_2886_p3;
[2025-10-27 21:48:03,763]       |                                 ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25816:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3120_p3' generates 5 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25816 | assign sext_ln840_2_fu_2459_p1 = grp_fu_3120_p3;
[2025-10-27 21:48:03,763]       |                                ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25818:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25818 | assign sext_ln840_30_fu_2608_p1 = $signed(add_ln840_36_fu_2602_p2);
[2025-10-27 21:48:03,763]       |                                 ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25820:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2895_p3' generates 5 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25820 | assign sext_ln840_31_fu_2618_p1 = grp_fu_2895_p3;
[2025-10-27 21:48:03,763]       |                                 ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25822:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2904_p3' generates 5 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25822 | assign sext_ln840_32_fu_2621_p1 = grp_fu_2904_p3;
[2025-10-27 21:48:03,763]       |                                 ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25824:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25824 | assign sext_ln840_33_fu_2630_p1 = $signed(add_ln840_40_fu_2624_p2);
[2025-10-27 21:48:03,763]       |                                 ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25826:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2913_p3' generates 5 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25826 | assign sext_ln840_34_fu_2634_p1 = grp_fu_2913_p3;
[2025-10-27 21:48:03,763]       |                                 ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25828:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2922_p3' generates 5 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25828 | assign sext_ln840_35_fu_2637_p1 = grp_fu_2922_p3;
[2025-10-27 21:48:03,763]       |                                 ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25830:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25830 | assign sext_ln840_36_fu_2646_p1 = $signed(add_ln840_43_fu_2640_p2);
[2025-10-27 21:48:03,763]       |                                 ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25832:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2931_p3' generates 5 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25832 | assign sext_ln840_37_fu_2656_p1 = grp_fu_2931_p3;
[2025-10-27 21:48:03,763]       |                                 ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25834:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2940_p3' generates 5 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25834 | assign sext_ln840_38_fu_2659_p1 = grp_fu_2940_p3;
[2025-10-27 21:48:03,763]       |                                 ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25836:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25836 | assign sext_ln840_39_fu_2756_p1 = $signed(add_ln840_48_reg_4209);
[2025-10-27 21:48:03,763]       |                                 ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25838:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25838 | assign sext_ln840_3_fu_2718_p1 = $signed(add_ln840_2_reg_4169);
[2025-10-27 21:48:03,763]       |                                ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25840:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2949_p3' generates 5 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25840 | assign sext_ln840_40_fu_2668_p1 = grp_fu_2949_p3;
[2025-10-27 21:48:03,763]       |                                 ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25842:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2958_p3' generates 5 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25842 | assign sext_ln840_41_fu_2671_p1 = grp_fu_2958_p3;
[2025-10-27 21:48:03,763]       |                                 ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25844:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25844 | assign sext_ln840_42_fu_2759_p1 = $signed(add_ln840_51_reg_4214);
[2025-10-27 21:48:03,763]       |                                 ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25846:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2967_p3' generates 5 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25846 | assign sext_ln840_43_fu_2680_p1 = grp_fu_2967_p3;
[2025-10-27 21:48:03,763]       |                                 ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25848:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2976_p3' generates 5 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25848 | assign sext_ln840_44_fu_2683_p1 = grp_fu_2976_p3;
[2025-10-27 21:48:03,763]       |                                 ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25850:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25850 | assign sext_ln840_45_fu_2692_p1 = $signed(add_ln840_55_fu_2686_p2);
[2025-10-27 21:48:03,763]       |                                 ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25852:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2985_p3' generates 5 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25852 | assign sext_ln840_46_fu_2696_p1 = grp_fu_2985_p3;
[2025-10-27 21:48:03,763]       |                                 ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25854:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3138_p3' generates 5 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25854 | assign sext_ln840_47_fu_2699_p1 = grp_fu_3138_p3;
[2025-10-27 21:48:03,763]       |                                 ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25856:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25856 | assign sext_ln840_48_fu_2708_p1 = $signed(add_ln840_58_fu_2702_p2);
[2025-10-27 21:48:03,763]       |                                 ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25858:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3102_p3' generates 5 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25858 | assign sext_ln840_4_fu_2468_p1 = grp_fu_3102_p3;
[2025-10-27 21:48:03,763]       |                                ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25860:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3111_p3' generates 5 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,763] 25860 | assign sext_ln840_5_fu_2471_p1 = grp_fu_3111_p3;
[2025-10-27 21:48:03,763]       |                                ^
[2025-10-27 21:48:03,763] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25862:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,763]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,764] 25862 | assign sext_ln840_6_fu_2721_p1 = $signed(add_ln840_5_reg_4174);
[2025-10-27 21:48:03,764]       |                                ^
[2025-10-27 21:48:03,764] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25864:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3066_p3' generates 5 bits.
[2025-10-27 21:48:03,764]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,764] 25864 | assign sext_ln840_7_fu_2480_p1 = grp_fu_3066_p3;
[2025-10-27 21:48:03,764]       |                                ^
[2025-10-27 21:48:03,764] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25866:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3075_p3' generates 5 bits.
[2025-10-27 21:48:03,764]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,764] 25866 | assign sext_ln840_8_fu_2483_p1 = grp_fu_3075_p3;
[2025-10-27 21:48:03,764]       |                                ^
[2025-10-27 21:48:03,764] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25868:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,764]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,764] 25868 | assign sext_ln840_9_fu_2492_p1 = $signed(add_ln840_9_fu_2486_p2);
[2025-10-27 21:48:03,764]       |                                ^
[2025-10-27 21:48:03,764] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25874:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_load_reg_3999_pp0_iter5_reg' generates 6 bits.
[2025-10-27 21:48:03,764]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,764] 25874 | assign zext_ln1039_1_fu_2797_p1 = p_ZL7threshs_1_load_reg_3999_pp0_iter5_reg;
[2025-10-27 21:48:03,764]       |                                 ^
[2025-10-27 21:48:03,764] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25876:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_2_load_reg_4004_pp0_iter5_reg' generates 6 bits.
[2025-10-27 21:48:03,764]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,764] 25876 | assign zext_ln1039_2_fu_2806_p1 = p_ZL7threshs_2_load_reg_4004_pp0_iter5_reg;
[2025-10-27 21:48:03,764]       |                                 ^
[2025-10-27 21:48:03,764] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25878:31: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_load_reg_3994_pp0_iter5_reg' generates 6 bits.
[2025-10-27 21:48:03,764]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,764] 25878 | assign zext_ln1039_fu_2788_p1 = p_ZL7threshs_0_load_reg_3994_pp0_iter5_reg;
[2025-10-27 21:48:03,764]       |                               ^
[2025-10-27 21:48:03,764] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25880:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_2833_p2' generates 1 bits.
[2025-10-27 21:48:03,764]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,764] 25880 | assign zext_ln840_1_fu_2838_p1 = xor_ln1039_1_fu_2833_p2;
[2025-10-27 21:48:03,764]       |                                ^
[2025-10-27 21:48:03,764] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25882:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_2815_p2' generates 1 bits.
[2025-10-27 21:48:03,764]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,764] 25882 | assign zext_ln840_2_fu_2820_p1 = result_V_fu_2815_p2;
[2025-10-27 21:48:03,764]       |                                ^
[2025-10-27 21:48:03,764] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:25884:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_fu_2824_p2' generates 1 bits.
[2025-10-27 21:48:03,764]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-10-27 21:48:03,764] 25884 | assign zext_ln840_fu_2829_p1 = xor_ln1039_fu_2824_p2;
[2025-10-27 21:48:03,764]       |                              ^
[2025-10-27 21:48:03,764] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:11043:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,764]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,764] 11043 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-10-27 21:48:03,764]       |  ^
[2025-10-27 21:48:03,764] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:11044:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,764]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,764] 11044 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-10-27 21:48:03,764]       |  ^
[2025-10-27 21:48:03,764] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:11045:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,764]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,764] 11045 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-10-27 21:48:03,764]       |  ^
[2025-10-27 21:48:03,764] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:11046:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,764]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,764] 11046 | #0 ap_done_reg = 1'b0;
[2025-10-27 21:48:03,764]       |  ^
[2025-10-27 21:48:03,764] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:12610:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,764]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,764] 12610 |             ap_NS_iter0_fsm = 'bx;
[2025-10-27 21:48:03,764]       |                             ^
[2025-10-27 21:48:03,764] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:12634:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,764]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,764] 12634 |             ap_NS_iter1_fsm = 'bx;
[2025-10-27 21:48:03,764]       |                             ^
[2025-10-27 21:48:03,764] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:12658:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,764]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,764] 12658 |             ap_NS_iter2_fsm = 'bx;
[2025-10-27 21:48:03,764]       |                             ^
[2025-10-27 21:48:03,764] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:14037:49: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:48:03,764]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,764] 14037 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_2903 = 'bx;
[2025-10-27 21:48:03,764]       |                                                 ^~~
[2025-10-27 21:48:03,764] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18145:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,764]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,764] 18145 | assign sext_ln186_1000_fu_22516_p1 = $signed(select_ln90_532_fu_22508_p3);
[2025-10-27 21:48:03,764]       |                                    ^
[2025-10-27 21:48:03,764] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18147:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,764]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,764] 18147 | assign sext_ln186_1001_fu_22520_p1 = $signed(local_temp_V_1157_fu_21964_p4);
[2025-10-27 21:48:03,764]       |                                    ^
[2025-10-27 21:48:03,764] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18149:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,764]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,764] 18149 | assign sext_ln186_1002_fu_22538_p1 = $signed(select_ln90_533_fu_22530_p3);
[2025-10-27 21:48:03,764]       |                                    ^
[2025-10-27 21:48:03,764] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18151:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,764]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,764] 18151 | assign sext_ln186_1003_fu_22542_p1 = $signed(local_temp_V_1158_fu_21974_p4);
[2025-10-27 21:48:03,764]       |                                    ^
[2025-10-27 21:48:03,764] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18153:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,764]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,764] 18153 | assign sext_ln186_1004_fu_22560_p1 = $signed(select_ln90_534_fu_22552_p3);
[2025-10-27 21:48:03,764]       |                                    ^
[2025-10-27 21:48:03,764] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18155:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,764]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,764] 18155 | assign sext_ln186_1005_fu_22564_p1 = $signed(local_temp_V_1159_fu_21984_p4);
[2025-10-27 21:48:03,764]       |                                    ^
[2025-10-27 21:48:03,764] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18157:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,764]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,764] 18157 | assign sext_ln186_1006_fu_22582_p1 = $signed(select_ln90_535_fu_22574_p3);
[2025-10-27 21:48:03,764]       |                                    ^
[2025-10-27 21:48:03,764] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18159:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,764]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,764] 18159 | assign sext_ln186_1007_fu_22586_p1 = $signed(local_temp_V_1160_fu_21994_p4);
[2025-10-27 21:48:03,764]       |                                    ^
[2025-10-27 21:48:03,764] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18161:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,764]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,764] 18161 | assign sext_ln186_1008_fu_22604_p1 = $signed(select_ln90_536_fu_22596_p3);
[2025-10-27 21:48:03,764]       |                                    ^
[2025-10-27 21:48:03,764] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18163:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,764]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,764] 18163 | assign sext_ln186_1009_fu_22608_p1 = $signed(local_temp_V_1161_fu_22004_p4);
[2025-10-27 21:48:03,764]       |                                    ^
[2025-10-27 21:48:03,764] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18165:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,764]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,764] 18165 | assign sext_ln186_100_fu_5968_p1 = $signed(select_ln90_70_fu_5960_p3);
[2025-10-27 21:48:03,764]       |                                  ^
[2025-10-27 21:48:03,764] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18167:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18167 | assign sext_ln186_1010_fu_22626_p1 = $signed(select_ln90_537_fu_22618_p3);
[2025-10-27 21:48:03,765]       |                                    ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18169:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18169 | assign sext_ln186_1011_fu_22630_p1 = $signed(local_temp_V_1162_fu_22014_p4);
[2025-10-27 21:48:03,765]       |                                    ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18171:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18171 | assign sext_ln186_1012_fu_22648_p1 = $signed(select_ln90_538_fu_22640_p3);
[2025-10-27 21:48:03,765]       |                                    ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18173:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18173 | assign sext_ln186_1013_fu_22652_p1 = $signed(local_temp_V_1163_fu_22024_p4);
[2025-10-27 21:48:03,765]       |                                    ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18175:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18175 | assign sext_ln186_1014_fu_22670_p1 = $signed(select_ln90_539_fu_22662_p3);
[2025-10-27 21:48:03,765]       |                                    ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18177:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18177 | assign sext_ln186_1015_fu_22674_p1 = $signed(local_temp_V_1164_fu_22034_p4);
[2025-10-27 21:48:03,765]       |                                    ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18179:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18179 | assign sext_ln186_1016_fu_22692_p1 = $signed(select_ln90_540_fu_22684_p3);
[2025-10-27 21:48:03,765]       |                                    ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18181:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18181 | assign sext_ln186_1017_fu_22696_p1 = $signed(local_temp_V_1165_fu_22044_p4);
[2025-10-27 21:48:03,765]       |                                    ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18183:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18183 | assign sext_ln186_1018_fu_22714_p1 = $signed(select_ln90_541_fu_22706_p3);
[2025-10-27 21:48:03,765]       |                                    ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18185:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18185 | assign sext_ln186_1019_fu_22718_p1 = $signed(local_temp_V_1166_fu_22054_p4);
[2025-10-27 21:48:03,765]       |                                    ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18187:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18187 | assign sext_ln186_101_fu_5972_p1 = $signed(local_temp_V_695_fu_5200_p4);
[2025-10-27 21:48:03,765]       |                                  ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18189:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18189 | assign sext_ln186_1020_fu_22736_p1 = $signed(select_ln90_542_fu_22728_p3);
[2025-10-27 21:48:03,765]       |                                    ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18191:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18191 | assign sext_ln186_1021_fu_22740_p1 = $signed(local_temp_V_1167_fu_22064_p4);
[2025-10-27 21:48:03,765]       |                                    ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18193:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18193 | assign sext_ln186_1022_fu_22758_p1 = $signed(select_ln90_543_fu_22750_p3);
[2025-10-27 21:48:03,765]       |                                    ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18195:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18195 | assign sext_ln186_1023_fu_22762_p1 = $signed(local_temp_V_1168_fu_22074_p4);
[2025-10-27 21:48:03,765]       |                                    ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18197:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18197 | assign sext_ln186_1024_fu_22780_p1 = $signed(select_ln90_544_fu_22772_p3);
[2025-10-27 21:48:03,765]       |                                    ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18199:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18199 | assign sext_ln186_1025_fu_22784_p1 = $signed(local_temp_V_1169_fu_22084_p4);
[2025-10-27 21:48:03,765]       |                                    ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18201:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18201 | assign sext_ln186_1026_fu_22802_p1 = $signed(select_ln90_545_fu_22794_p3);
[2025-10-27 21:48:03,765]       |                                    ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18203:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18203 | assign sext_ln186_1027_fu_22806_p1 = $signed(local_temp_V_1170_fu_22094_p4);
[2025-10-27 21:48:03,765]       |                                    ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18205:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18205 | assign sext_ln186_1028_fu_22824_p1 = $signed(select_ln90_546_fu_22816_p3);
[2025-10-27 21:48:03,765]       |                                    ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18207:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18207 | assign sext_ln186_1029_fu_22828_p1 = $signed(local_temp_V_1171_fu_22104_p4);
[2025-10-27 21:48:03,765]       |                                    ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18209:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18209 | assign sext_ln186_102_fu_5990_p1 = $signed(select_ln90_71_fu_5982_p3);
[2025-10-27 21:48:03,765]       |                                  ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18211:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18211 | assign sext_ln186_1030_fu_22846_p1 = $signed(select_ln90_547_fu_22838_p3);
[2025-10-27 21:48:03,765]       |                                    ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18213:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18213 | assign sext_ln186_1031_fu_22850_p1 = $signed(local_temp_V_1172_fu_22114_p4);
[2025-10-27 21:48:03,765]       |                                    ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18215:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18215 | assign sext_ln186_1032_fu_22868_p1 = $signed(select_ln90_548_fu_22860_p3);
[2025-10-27 21:48:03,765]       |                                    ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18217:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18217 | assign sext_ln186_1033_fu_22872_p1 = $signed(local_temp_V_1173_fu_22124_p4);
[2025-10-27 21:48:03,765]       |                                    ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18219:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18219 | assign sext_ln186_1034_fu_22890_p1 = $signed(select_ln90_549_fu_22882_p3);
[2025-10-27 21:48:03,765]       |                                    ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18221:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18221 | assign sext_ln186_1035_fu_22894_p1 = $signed(local_temp_V_1174_fu_22134_p4);
[2025-10-27 21:48:03,765]       |                                    ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18223:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,765]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,765] 18223 | assign sext_ln186_1036_fu_22912_p1 = $signed(select_ln90_550_fu_22904_p3);
[2025-10-27 21:48:03,765]       |                                    ^
[2025-10-27 21:48:03,765] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18225:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,766] 18225 | assign sext_ln186_1037_fu_22916_p1 = $signed(local_temp_V_1175_fu_22144_p4);
[2025-10-27 21:48:03,766]       |                                    ^
[2025-10-27 21:48:03,766] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18227:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,766] 18227 | assign sext_ln186_1038_fu_22934_p1 = $signed(select_ln90_551_fu_22926_p3);
[2025-10-27 21:48:03,766]       |                                    ^
[2025-10-27 21:48:03,766] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18229:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,766] 18229 | assign sext_ln186_1039_fu_22938_p1 = $signed(local_temp_V_1176_fu_22154_p4);
[2025-10-27 21:48:03,766]       |                                    ^
[2025-10-27 21:48:03,766] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18231:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,766] 18231 | assign sext_ln186_103_fu_5994_p1 = $signed(local_temp_V_696_fu_5210_p4);
[2025-10-27 21:48:03,766]       |                                  ^
[2025-10-27 21:48:03,766] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18233:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,766] 18233 | assign sext_ln186_1040_fu_22956_p1 = $signed(select_ln90_552_fu_22948_p3);
[2025-10-27 21:48:03,766]       |                                    ^
[2025-10-27 21:48:03,766] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18235:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,766] 18235 | assign sext_ln186_1041_fu_22960_p1 = $signed(local_temp_V_1177_fu_22164_p4);
[2025-10-27 21:48:03,766]       |                                    ^
[2025-10-27 21:48:03,766] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18237:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,766] 18237 | assign sext_ln186_1042_fu_22978_p1 = $signed(select_ln90_553_fu_22970_p3);
[2025-10-27 21:48:03,766]       |                                    ^
[2025-10-27 21:48:03,766] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18239:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,766] 18239 | assign sext_ln186_1043_fu_22982_p1 = $signed(local_temp_V_1178_fu_22174_p4);
[2025-10-27 21:48:03,766]       |                                    ^
[2025-10-27 21:48:03,766] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18241:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,766] 18241 | assign sext_ln186_1044_fu_23000_p1 = $signed(select_ln90_554_fu_22992_p3);
[2025-10-27 21:48:03,766]       |                                    ^
[2025-10-27 21:48:03,766] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18243:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,766] 18243 | assign sext_ln186_1045_fu_23004_p1 = $signed(local_temp_V_1179_fu_22184_p4);
[2025-10-27 21:48:03,766]       |                                    ^
[2025-10-27 21:48:03,766] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18245:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,766] 18245 | assign sext_ln186_1046_fu_23022_p1 = $signed(select_ln90_555_fu_23014_p3);
[2025-10-27 21:48:03,766]       |                                    ^
[2025-10-27 21:48:03,766] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18247:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,766] 18247 | assign sext_ln186_1047_fu_23026_p1 = $signed(local_temp_V_1180_fu_22194_p4);
[2025-10-27 21:48:03,766]       |                                    ^
[2025-10-27 21:48:03,766] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18249:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,766] 18249 | assign sext_ln186_1048_fu_23044_p1 = $signed(select_ln90_556_fu_23036_p3);
[2025-10-27 21:48:03,766]       |                                    ^
[2025-10-27 21:48:03,766] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18251:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,766] 18251 | assign sext_ln186_1049_fu_23048_p1 = $signed(local_temp_V_1181_fu_22204_p4);
[2025-10-27 21:48:03,766]       |                                    ^
[2025-10-27 21:48:03,766] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18253:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,766] 18253 | assign sext_ln186_104_fu_6012_p1 = $signed(select_ln90_72_fu_6004_p3);
[2025-10-27 21:48:03,766]       |                                  ^
[2025-10-27 21:48:03,766] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18255:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,766] 18255 | assign sext_ln186_1050_fu_23058_p1 = $signed(local_temp_V_1182_fu_22214_p4);
[2025-10-27 21:48:03,766]       |                                    ^
[2025-10-27 21:48:03,766] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18257:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,766] 18257 | assign sext_ln186_1051_fu_23076_p1 = $signed(select_ln90_558_fu_23068_p3);
[2025-10-27 21:48:03,766]       |                                    ^
[2025-10-27 21:48:03,766] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18259:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,766] 18259 | assign sext_ln186_1052_fu_23080_p1 = $signed(local_temp_V_1183_fu_22224_p4);
[2025-10-27 21:48:03,766]       |                                    ^
[2025-10-27 21:48:03,766] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18261:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,766] 18261 | assign sext_ln186_1053_fu_23646_p1 = $signed(local_temp_V_1184_fu_23246_p4);
[2025-10-27 21:48:03,766]       |                                    ^
[2025-10-27 21:48:03,766] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18263:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,766] 18263 | assign sext_ln186_1054_fu_23664_p1 = $signed(select_ln90_560_fu_23656_p3);
[2025-10-27 21:48:03,766]       |                                    ^
[2025-10-27 21:48:03,766] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18265:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,766] 18265 | assign sext_ln186_1055_fu_23668_p1 = $signed(local_temp_V_1185_fu_23256_p4);
[2025-10-27 21:48:03,766]       |                                    ^
[2025-10-27 21:48:03,766] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18267:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,766] 18267 | assign sext_ln186_1056_fu_23686_p1 = $signed(select_ln90_561_fu_23678_p3);
[2025-10-27 21:48:03,766]       |                                    ^
[2025-10-27 21:48:03,766] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18269:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,766] 18269 | assign sext_ln186_1057_fu_23690_p1 = $signed(local_temp_V_1186_fu_23266_p4);
[2025-10-27 21:48:03,766]       |                                    ^
[2025-10-27 21:48:03,766] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18271:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,766] 18271 | assign sext_ln186_1058_fu_23708_p1 = $signed(select_ln90_562_fu_23700_p3);
[2025-10-27 21:48:03,766]       |                                    ^
[2025-10-27 21:48:03,766] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18273:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,766] 18273 | assign sext_ln186_1059_fu_23712_p1 = $signed(local_temp_V_1187_fu_23276_p4);
[2025-10-27 21:48:03,766]       |                                    ^
[2025-10-27 21:48:03,766] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18275:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,766] 18275 | assign sext_ln186_105_fu_6016_p1 = $signed(local_temp_V_697_fu_5220_p4);
[2025-10-27 21:48:03,766]       |                                  ^
[2025-10-27 21:48:03,766] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18277:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,766] 18277 | assign sext_ln186_1060_fu_23730_p1 = $signed(select_ln90_563_fu_23722_p3);
[2025-10-27 21:48:03,766]       |                                    ^
[2025-10-27 21:48:03,766] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18279:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,766] 18279 | assign sext_ln186_1061_fu_23734_p1 = $signed(local_temp_V_1188_fu_23286_p4);
[2025-10-27 21:48:03,766]       |                                    ^
[2025-10-27 21:48:03,766] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18281:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,766]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18281 | assign sext_ln186_1062_fu_23752_p1 = $signed(select_ln90_564_fu_23744_p3);
[2025-10-27 21:48:03,767]       |                                    ^
[2025-10-27 21:48:03,767] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18283:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,767]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18283 | assign sext_ln186_1063_fu_23756_p1 = $signed(local_temp_V_1189_fu_23296_p4);
[2025-10-27 21:48:03,767]       |                                    ^
[2025-10-27 21:48:03,767] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18285:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,767]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18285 | assign sext_ln186_1064_fu_23774_p1 = $signed(select_ln90_565_fu_23766_p3);
[2025-10-27 21:48:03,767]       |                                    ^
[2025-10-27 21:48:03,767] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18287:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,767]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18287 | assign sext_ln186_1065_fu_23778_p1 = $signed(local_temp_V_1190_fu_23306_p4);
[2025-10-27 21:48:03,767]       |                                    ^
[2025-10-27 21:48:03,767] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18289:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,767]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18289 | assign sext_ln186_1066_fu_23796_p1 = $signed(select_ln90_566_fu_23788_p3);
[2025-10-27 21:48:03,767]       |                                    ^
[2025-10-27 21:48:03,767] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18291:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,767]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18291 | assign sext_ln186_1067_fu_23800_p1 = $signed(local_temp_V_1191_fu_23316_p4);
[2025-10-27 21:48:03,767]       |                                    ^
[2025-10-27 21:48:03,767] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18293:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,767]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18293 | assign sext_ln186_1068_fu_23818_p1 = $signed(select_ln90_567_fu_23810_p3);
[2025-10-27 21:48:03,767]       |                                    ^
[2025-10-27 21:48:03,767] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18295:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,767]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18295 | assign sext_ln186_1069_fu_23822_p1 = $signed(local_temp_V_1192_fu_23326_p4);
[2025-10-27 21:48:03,767]       |                                    ^
[2025-10-27 21:48:03,767] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18297:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,767]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18297 | assign sext_ln186_106_fu_6034_p1 = $signed(select_ln90_73_fu_6026_p3);
[2025-10-27 21:48:03,767]       |                                  ^
[2025-10-27 21:48:03,767] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18299:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,767]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18299 | assign sext_ln186_1070_fu_23840_p1 = $signed(select_ln90_568_fu_23832_p3);
[2025-10-27 21:48:03,767]       |                                    ^
[2025-10-27 21:48:03,767] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18301:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,767]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18301 | assign sext_ln186_1071_fu_23844_p1 = $signed(local_temp_V_1193_fu_23336_p4);
[2025-10-27 21:48:03,767]       |                                    ^
[2025-10-27 21:48:03,767] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18303:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,767]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18303 | assign sext_ln186_1072_fu_23862_p1 = $signed(select_ln90_569_fu_23854_p3);
[2025-10-27 21:48:03,767]       |                                    ^
[2025-10-27 21:48:03,767] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18305:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,767]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18305 | assign sext_ln186_1073_fu_23866_p1 = $signed(local_temp_V_1194_fu_23346_p4);
[2025-10-27 21:48:03,767]       |                                    ^
[2025-10-27 21:48:03,767] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18307:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,767]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18307 | assign sext_ln186_1074_fu_23884_p1 = $signed(select_ln90_570_fu_23876_p3);
[2025-10-27 21:48:03,767]       |                                    ^
[2025-10-27 21:48:03,767] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18309:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,767]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18309 | assign sext_ln186_1075_fu_23888_p1 = $signed(local_temp_V_1195_fu_23356_p4);
[2025-10-27 21:48:03,767]       |                                    ^
[2025-10-27 21:48:03,767] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18311:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,767]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18311 | assign sext_ln186_1076_fu_23906_p1 = $signed(select_ln90_571_fu_23898_p3);
[2025-10-27 21:48:03,767]       |                                    ^
[2025-10-27 21:48:03,767] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18313:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,767]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18313 | assign sext_ln186_1077_fu_23910_p1 = $signed(local_temp_V_1196_fu_23366_p4);
[2025-10-27 21:48:03,767]       |                                    ^
[2025-10-27 21:48:03,767] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18315:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,767]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18315 | assign sext_ln186_1078_fu_23928_p1 = $signed(select_ln90_572_fu_23920_p3);
[2025-10-27 21:48:03,767]       |                                    ^
[2025-10-27 21:48:03,767] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18317:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,767]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18317 | assign sext_ln186_1079_fu_23932_p1 = $signed(local_temp_V_1197_fu_23376_p4);
[2025-10-27 21:48:03,767]       |                                    ^
[2025-10-27 21:48:03,767] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18319:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,767]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18319 | assign sext_ln186_107_fu_6038_p1 = $signed(local_temp_V_698_fu_5230_p4);
[2025-10-27 21:48:03,767]       |                                  ^
[2025-10-27 21:48:03,767] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18321:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,767]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18321 | assign sext_ln186_1080_fu_23950_p1 = $signed(select_ln90_573_fu_23942_p3);
[2025-10-27 21:48:03,767]       |                                    ^
[2025-10-27 21:48:03,767] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18323:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,767]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18323 | assign sext_ln186_1081_fu_23954_p1 = $signed(local_temp_V_1198_fu_23386_p4);
[2025-10-27 21:48:03,767]       |                                    ^
[2025-10-27 21:48:03,767] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18325:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,767]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18325 | assign sext_ln186_1082_fu_23972_p1 = $signed(select_ln90_574_fu_23964_p3);
[2025-10-27 21:48:03,767]       |                                    ^
[2025-10-27 21:48:03,767] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18327:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,767]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18327 | assign sext_ln186_1083_fu_23976_p1 = $signed(local_temp_V_1199_fu_23396_p4);
[2025-10-27 21:48:03,767]       |                                    ^
[2025-10-27 21:48:03,767] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18329:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,767]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18329 | assign sext_ln186_1084_fu_23994_p1 = $signed(select_ln90_575_fu_23986_p3);
[2025-10-27 21:48:03,767]       |                                    ^
[2025-10-27 21:48:03,767] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18331:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,767]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18331 | assign sext_ln186_1085_fu_23998_p1 = $signed(local_temp_V_1200_fu_23406_p4);
[2025-10-27 21:48:03,767]       |                                    ^
[2025-10-27 21:48:03,767] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18333:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,767]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18333 | assign sext_ln186_1086_fu_24016_p1 = $signed(select_ln90_576_fu_24008_p3);
[2025-10-27 21:48:03,767]       |                                    ^
[2025-10-27 21:48:03,767] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18335:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,767]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18335 | assign sext_ln186_1087_fu_24020_p1 = $signed(local_temp_V_1201_fu_23416_p4);
[2025-10-27 21:48:03,767]       |                                    ^
[2025-10-27 21:48:03,767] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18337:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,767]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,767] 18337 | assign sext_ln186_1088_fu_24038_p1 = $signed(select_ln90_577_fu_24030_p3);
[2025-10-27 21:48:03,768]       |                                    ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18339:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,768] 18339 | assign sext_ln186_1089_fu_24042_p1 = $signed(local_temp_V_1202_fu_23426_p4);
[2025-10-27 21:48:03,768]       |                                    ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18341:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,768] 18341 | assign sext_ln186_108_fu_6056_p1 = $signed(select_ln90_74_fu_6048_p3);
[2025-10-27 21:48:03,768]       |                                  ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18343:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,768] 18343 | assign sext_ln186_1090_fu_24060_p1 = $signed(select_ln90_578_fu_24052_p3);
[2025-10-27 21:48:03,768]       |                                    ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18345:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,768] 18345 | assign sext_ln186_1091_fu_24064_p1 = $signed(local_temp_V_1203_fu_23436_p4);
[2025-10-27 21:48:03,768]       |                                    ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18347:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,768] 18347 | assign sext_ln186_1092_fu_24082_p1 = $signed(select_ln90_579_fu_24074_p3);
[2025-10-27 21:48:03,768]       |                                    ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18349:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,768] 18349 | assign sext_ln186_1093_fu_24086_p1 = $signed(local_temp_V_1204_fu_23446_p4);
[2025-10-27 21:48:03,768]       |                                    ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18351:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,768] 18351 | assign sext_ln186_1094_fu_24104_p1 = $signed(select_ln90_580_fu_24096_p3);
[2025-10-27 21:48:03,768]       |                                    ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18353:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,768] 18353 | assign sext_ln186_1095_fu_24108_p1 = $signed(local_temp_V_1205_fu_23456_p4);
[2025-10-27 21:48:03,768]       |                                    ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18355:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,768] 18355 | assign sext_ln186_1096_fu_24126_p1 = $signed(select_ln90_581_fu_24118_p3);
[2025-10-27 21:48:03,768]       |                                    ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18357:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,768] 18357 | assign sext_ln186_1097_fu_24130_p1 = $signed(local_temp_V_1206_fu_23466_p4);
[2025-10-27 21:48:03,768]       |                                    ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18359:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,768] 18359 | assign sext_ln186_1098_fu_24148_p1 = $signed(select_ln90_582_fu_24140_p3);
[2025-10-27 21:48:03,768]       |                                    ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18361:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,768] 18361 | assign sext_ln186_1099_fu_24152_p1 = $signed(local_temp_V_1207_fu_23476_p4);
[2025-10-27 21:48:03,768]       |                                    ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18363:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,768] 18363 | assign sext_ln186_109_fu_6060_p1 = $signed(local_temp_V_699_fu_5240_p4);
[2025-10-27 21:48:03,768]       |                                  ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18365:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,768] 18365 | assign sext_ln186_10_fu_3896_p1 = $signed(local_temp_V_635_fu_3276_p4);
[2025-10-27 21:48:03,768]       |                                 ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18367:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,768] 18367 | assign sext_ln186_1100_fu_24170_p1 = $signed(select_ln90_583_fu_24162_p3);
[2025-10-27 21:48:03,768]       |                                    ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18369:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,768] 18369 | assign sext_ln186_1101_fu_24174_p1 = $signed(local_temp_V_1208_fu_23486_p4);
[2025-10-27 21:48:03,768]       |                                    ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18371:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,768] 18371 | assign sext_ln186_1102_fu_24192_p1 = $signed(select_ln90_584_fu_24184_p3);
[2025-10-27 21:48:03,768]       |                                    ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18373:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,768] 18373 | assign sext_ln186_1103_fu_24196_p1 = $signed(local_temp_V_1209_fu_23496_p4);
[2025-10-27 21:48:03,768]       |                                    ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18375:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,768] 18375 | assign sext_ln186_1104_fu_24214_p1 = $signed(select_ln90_585_fu_24206_p3);
[2025-10-27 21:48:03,768]       |                                    ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18377:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,768] 18377 | assign sext_ln186_1105_fu_24218_p1 = $signed(local_temp_V_1210_fu_23506_p4);
[2025-10-27 21:48:03,768]       |                                    ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18379:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,768] 18379 | assign sext_ln186_1106_fu_24236_p1 = $signed(select_ln90_586_fu_24228_p3);
[2025-10-27 21:48:03,768]       |                                    ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18381:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,768] 18381 | assign sext_ln186_1107_fu_24240_p1 = $signed(local_temp_V_1211_fu_23516_p4);
[2025-10-27 21:48:03,768]       |                                    ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18383:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,768] 18383 | assign sext_ln186_1108_fu_24258_p1 = $signed(select_ln90_587_fu_24250_p3);
[2025-10-27 21:48:03,768]       |                                    ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18385:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,768] 18385 | assign sext_ln186_1109_fu_24262_p1 = $signed(local_temp_V_1212_fu_23526_p4);
[2025-10-27 21:48:03,768]       |                                    ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18387:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,768] 18387 | assign sext_ln186_110_fu_6078_p1 = $signed(select_ln90_75_fu_6070_p3);
[2025-10-27 21:48:03,768]       |                                  ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18389:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,768] 18389 | assign sext_ln186_1110_fu_24280_p1 = $signed(select_ln90_588_fu_24272_p3);
[2025-10-27 21:48:03,768]       |                                    ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18391:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,768] 18391 | assign sext_ln186_1111_fu_24284_p1 = $signed(local_temp_V_1213_fu_23536_p4);
[2025-10-27 21:48:03,768]       |                                    ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18393:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,768] 18393 | assign sext_ln186_1112_fu_24302_p1 = $signed(select_ln90_589_fu_24294_p3);
[2025-10-27 21:48:03,768]       |                                    ^
[2025-10-27 21:48:03,768] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18395:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,768]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18395 | assign sext_ln186_1113_fu_24306_p1 = $signed(local_temp_V_1214_fu_23546_p4);
[2025-10-27 21:48:03,769]       |                                    ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18397:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18397 | assign sext_ln186_1114_fu_24324_p1 = $signed(select_ln90_590_fu_24316_p3);
[2025-10-27 21:48:03,769]       |                                    ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18399:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18399 | assign sext_ln186_1115_fu_24328_p1 = $signed(local_temp_V_1215_fu_23556_p4);
[2025-10-27 21:48:03,769]       |                                    ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18401:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18401 | assign sext_ln186_1116_fu_24346_p1 = $signed(select_ln90_591_fu_24338_p3);
[2025-10-27 21:48:03,769]       |                                    ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18403:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18403 | assign sext_ln186_1117_fu_24350_p1 = $signed(local_temp_V_1216_fu_23566_p4);
[2025-10-27 21:48:03,769]       |                                    ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18405:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18405 | assign sext_ln186_1118_fu_24368_p1 = $signed(select_ln90_592_fu_24360_p3);
[2025-10-27 21:48:03,769]       |                                    ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18407:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18407 | assign sext_ln186_1119_fu_24372_p1 = $signed(local_temp_V_1217_fu_23576_p4);
[2025-10-27 21:48:03,769]       |                                    ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18409:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18409 | assign sext_ln186_111_fu_6082_p1 = $signed(local_temp_V_700_fu_5250_p4);
[2025-10-27 21:48:03,769]       |                                  ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18411:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18411 | assign sext_ln186_1120_fu_24390_p1 = $signed(select_ln90_593_fu_24382_p3);
[2025-10-27 21:48:03,769]       |                                    ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18413:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18413 | assign sext_ln186_1121_fu_24394_p1 = $signed(local_temp_V_1218_fu_23586_p4);
[2025-10-27 21:48:03,769]       |                                    ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18415:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18415 | assign sext_ln186_1122_fu_24412_p1 = $signed(select_ln90_594_fu_24404_p3);
[2025-10-27 21:48:03,769]       |                                    ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18417:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18417 | assign sext_ln186_1123_fu_24416_p1 = $signed(local_temp_V_1219_fu_23596_p4);
[2025-10-27 21:48:03,769]       |                                    ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18419:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18419 | assign sext_ln186_1124_fu_24434_p1 = $signed(select_ln90_595_fu_24426_p3);
[2025-10-27 21:48:03,769]       |                                    ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18421:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18421 | assign sext_ln186_1125_fu_24438_p1 = $signed(local_temp_V_1220_fu_23606_p4);
[2025-10-27 21:48:03,769]       |                                    ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18423:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18423 | assign sext_ln186_1126_fu_24456_p1 = $signed(select_ln90_596_fu_24448_p3);
[2025-10-27 21:48:03,769]       |                                    ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18425:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18425 | assign sext_ln186_1127_fu_24460_p1 = $signed(local_temp_V_1221_fu_23616_p4);
[2025-10-27 21:48:03,769]       |                                    ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18427:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18427 | assign sext_ln186_1128_fu_24470_p1 = $signed(local_temp_V_1222_fu_23626_p4);
[2025-10-27 21:48:03,769]       |                                    ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18429:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18429 | assign sext_ln186_1129_fu_24488_p1 = $signed(select_ln90_598_fu_24480_p3);
[2025-10-27 21:48:03,769]       |                                    ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18431:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18431 | assign sext_ln186_112_fu_6100_p1 = $signed(select_ln90_76_fu_6092_p3);
[2025-10-27 21:48:03,769]       |                                  ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18433:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18433 | assign sext_ln186_1130_fu_24492_p1 = $signed(local_temp_V_1223_fu_23636_p4);
[2025-10-27 21:48:03,769]       |                                    ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18435:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18435 | assign sext_ln186_1131_fu_25058_p1 = $signed(local_temp_V_1224_fu_24658_p4);
[2025-10-27 21:48:03,769]       |                                    ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18437:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18437 | assign sext_ln186_1132_fu_25076_p1 = $signed(select_ln90_600_fu_25068_p3);
[2025-10-27 21:48:03,769]       |                                    ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18439:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18439 | assign sext_ln186_1133_fu_25080_p1 = $signed(local_temp_V_1225_fu_24668_p4);
[2025-10-27 21:48:03,769]       |                                    ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18441:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18441 | assign sext_ln186_1134_fu_25098_p1 = $signed(select_ln90_601_fu_25090_p3);
[2025-10-27 21:48:03,769]       |                                    ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18443:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18443 | assign sext_ln186_1135_fu_25102_p1 = $signed(local_temp_V_1226_fu_24678_p4);
[2025-10-27 21:48:03,769]       |                                    ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18445:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18445 | assign sext_ln186_1136_fu_25120_p1 = $signed(select_ln90_602_fu_25112_p3);
[2025-10-27 21:48:03,769]       |                                    ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18447:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18447 | assign sext_ln186_1137_fu_25124_p1 = $signed(local_temp_V_1227_fu_24688_p4);
[2025-10-27 21:48:03,769]       |                                    ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18449:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18449 | assign sext_ln186_1138_fu_25142_p1 = $signed(select_ln90_603_fu_25134_p3);
[2025-10-27 21:48:03,769]       |                                    ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18451:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,769] 18451 | assign sext_ln186_1139_fu_25146_p1 = $signed(local_temp_V_1228_fu_24698_p4);
[2025-10-27 21:48:03,769]       |                                    ^
[2025-10-27 21:48:03,769] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18453:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,769]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18453 | assign sext_ln186_113_fu_6104_p1 = $signed(local_temp_V_701_fu_5260_p4);
[2025-10-27 21:48:03,770]       |                                  ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18455:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,770]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18455 | assign sext_ln186_1140_fu_25164_p1 = $signed(select_ln90_604_fu_25156_p3);
[2025-10-27 21:48:03,770]       |                                    ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18457:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,770]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18457 | assign sext_ln186_1141_fu_25168_p1 = $signed(local_temp_V_1229_fu_24708_p4);
[2025-10-27 21:48:03,770]       |                                    ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18459:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,770]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18459 | assign sext_ln186_1142_fu_25186_p1 = $signed(select_ln90_605_fu_25178_p3);
[2025-10-27 21:48:03,770]       |                                    ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18461:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,770]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18461 | assign sext_ln186_1143_fu_25190_p1 = $signed(local_temp_V_1230_fu_24718_p4);
[2025-10-27 21:48:03,770]       |                                    ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18463:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,770]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18463 | assign sext_ln186_1144_fu_25208_p1 = $signed(select_ln90_606_fu_25200_p3);
[2025-10-27 21:48:03,770]       |                                    ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18465:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,770]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18465 | assign sext_ln186_1145_fu_25212_p1 = $signed(local_temp_V_1231_fu_24728_p4);
[2025-10-27 21:48:03,770]       |                                    ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18467:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,770]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18467 | assign sext_ln186_1146_fu_25230_p1 = $signed(select_ln90_607_fu_25222_p3);
[2025-10-27 21:48:03,770]       |                                    ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18469:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,770]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18469 | assign sext_ln186_1147_fu_25234_p1 = $signed(local_temp_V_1232_fu_24738_p4);
[2025-10-27 21:48:03,770]       |                                    ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18471:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,770]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18471 | assign sext_ln186_1148_fu_25252_p1 = $signed(select_ln90_608_fu_25244_p3);
[2025-10-27 21:48:03,770]       |                                    ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18473:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,770]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18473 | assign sext_ln186_1149_fu_25256_p1 = $signed(local_temp_V_1233_fu_24748_p4);
[2025-10-27 21:48:03,770]       |                                    ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18475:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,770]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18475 | assign sext_ln186_114_fu_6114_p1 = $signed(local_temp_V_702_fu_5270_p4);
[2025-10-27 21:48:03,770]       |                                  ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18477:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,770]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18477 | assign sext_ln186_1150_fu_25274_p1 = $signed(select_ln90_609_fu_25266_p3);
[2025-10-27 21:48:03,770]       |                                    ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18479:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,770]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18479 | assign sext_ln186_1151_fu_25278_p1 = $signed(local_temp_V_1234_fu_24758_p4);
[2025-10-27 21:48:03,770]       |                                    ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18481:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,770]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18481 | assign sext_ln186_1152_fu_25296_p1 = $signed(select_ln90_610_fu_25288_p3);
[2025-10-27 21:48:03,770]       |                                    ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18483:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,770]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18483 | assign sext_ln186_1153_fu_25300_p1 = $signed(local_temp_V_1235_fu_24768_p4);
[2025-10-27 21:48:03,770]       |                                    ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18485:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,770]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18485 | assign sext_ln186_1154_fu_25318_p1 = $signed(select_ln90_611_fu_25310_p3);
[2025-10-27 21:48:03,770]       |                                    ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18487:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,770]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18487 | assign sext_ln186_1155_fu_25322_p1 = $signed(local_temp_V_1236_fu_24778_p4);
[2025-10-27 21:48:03,770]       |                                    ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18489:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,770]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18489 | assign sext_ln186_1156_fu_25340_p1 = $signed(select_ln90_612_fu_25332_p3);
[2025-10-27 21:48:03,770]       |                                    ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18491:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,770]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18491 | assign sext_ln186_1157_fu_25344_p1 = $signed(local_temp_V_1237_fu_24788_p4);
[2025-10-27 21:48:03,770]       |                                    ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18493:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,770]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18493 | assign sext_ln186_1158_fu_25362_p1 = $signed(select_ln90_613_fu_25354_p3);
[2025-10-27 21:48:03,770]       |                                    ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18495:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,770]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18495 | assign sext_ln186_1159_fu_25366_p1 = $signed(local_temp_V_1238_fu_24798_p4);
[2025-10-27 21:48:03,770]       |                                    ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18497:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,770]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18497 | assign sext_ln186_115_fu_6132_p1 = $signed(select_ln90_78_fu_6124_p3);
[2025-10-27 21:48:03,770]       |                                  ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18499:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,770]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18499 | assign sext_ln186_1160_fu_25384_p1 = $signed(select_ln90_614_fu_25376_p3);
[2025-10-27 21:48:03,770]       |                                    ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18501:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,770]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18501 | assign sext_ln186_1161_fu_25388_p1 = $signed(local_temp_V_1239_fu_24808_p4);
[2025-10-27 21:48:03,770]       |                                    ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18503:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,770]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18503 | assign sext_ln186_1162_fu_25406_p1 = $signed(select_ln90_615_fu_25398_p3);
[2025-10-27 21:48:03,770]       |                                    ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18505:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,770]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18505 | assign sext_ln186_1163_fu_25410_p1 = $signed(local_temp_V_1240_fu_24818_p4);
[2025-10-27 21:48:03,770]       |                                    ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18507:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,770]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18507 | assign sext_ln186_1164_fu_25428_p1 = $signed(select_ln90_616_fu_25420_p3);
[2025-10-27 21:48:03,770]       |                                    ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18509:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,770]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,770] 18509 | assign sext_ln186_1165_fu_25432_p1 = $signed(local_temp_V_1241_fu_24828_p4);
[2025-10-27 21:48:03,770]       |                                    ^
[2025-10-27 21:48:03,770] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18511:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18511 | assign sext_ln186_1166_fu_25450_p1 = $signed(select_ln90_617_fu_25442_p3);
[2025-10-27 21:48:03,771]       |                                    ^
[2025-10-27 21:48:03,771] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18513:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18513 | assign sext_ln186_1167_fu_25454_p1 = $signed(local_temp_V_1242_fu_24838_p4);
[2025-10-27 21:48:03,771]       |                                    ^
[2025-10-27 21:48:03,771] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18515:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18515 | assign sext_ln186_1168_fu_25472_p1 = $signed(select_ln90_618_fu_25464_p3);
[2025-10-27 21:48:03,771]       |                                    ^
[2025-10-27 21:48:03,771] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18517:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18517 | assign sext_ln186_1169_fu_25476_p1 = $signed(local_temp_V_1243_fu_24848_p4);
[2025-10-27 21:48:03,771]       |                                    ^
[2025-10-27 21:48:03,771] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18519:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18519 | assign sext_ln186_116_fu_6136_p1 = $signed(local_temp_V_703_fu_5280_p4);
[2025-10-27 21:48:03,771]       |                                  ^
[2025-10-27 21:48:03,771] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18521:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18521 | assign sext_ln186_1170_fu_25494_p1 = $signed(select_ln90_619_fu_25486_p3);
[2025-10-27 21:48:03,771]       |                                    ^
[2025-10-27 21:48:03,771] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18523:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18523 | assign sext_ln186_1171_fu_25498_p1 = $signed(local_temp_V_1244_fu_24858_p4);
[2025-10-27 21:48:03,771]       |                                    ^
[2025-10-27 21:48:03,771] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18525:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18525 | assign sext_ln186_1172_fu_25516_p1 = $signed(select_ln90_620_fu_25508_p3);
[2025-10-27 21:48:03,771]       |                                    ^
[2025-10-27 21:48:03,771] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18527:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18527 | assign sext_ln186_1173_fu_25520_p1 = $signed(local_temp_V_1245_fu_24868_p4);
[2025-10-27 21:48:03,771]       |                                    ^
[2025-10-27 21:48:03,771] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18529:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18529 | assign sext_ln186_1174_fu_25538_p1 = $signed(select_ln90_621_fu_25530_p3);
[2025-10-27 21:48:03,771]       |                                    ^
[2025-10-27 21:48:03,771] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18531:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18531 | assign sext_ln186_1175_fu_25542_p1 = $signed(local_temp_V_1246_fu_24878_p4);
[2025-10-27 21:48:03,771]       |                                    ^
[2025-10-27 21:48:03,771] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18533:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18533 | assign sext_ln186_1176_fu_25560_p1 = $signed(select_ln90_622_fu_25552_p3);
[2025-10-27 21:48:03,771]       |                                    ^
[2025-10-27 21:48:03,771] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18535:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18535 | assign sext_ln186_1177_fu_25564_p1 = $signed(local_temp_V_1247_fu_24888_p4);
[2025-10-27 21:48:03,771]       |                                    ^
[2025-10-27 21:48:03,771] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18537:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18537 | assign sext_ln186_1178_fu_25582_p1 = $signed(select_ln90_623_fu_25574_p3);
[2025-10-27 21:48:03,771]       |                                    ^
[2025-10-27 21:48:03,771] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18539:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18539 | assign sext_ln186_1179_fu_25586_p1 = $signed(local_temp_V_1248_fu_24898_p4);
[2025-10-27 21:48:03,771]       |                                    ^
[2025-10-27 21:48:03,771] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18541:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18541 | assign sext_ln186_117_fu_6702_p1 = $signed(local_temp_V_704_fu_6302_p4);
[2025-10-27 21:48:03,771]       |                                  ^
[2025-10-27 21:48:03,771] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18543:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18543 | assign sext_ln186_1180_fu_25604_p1 = $signed(select_ln90_624_fu_25596_p3);
[2025-10-27 21:48:03,771]       |                                    ^
[2025-10-27 21:48:03,771] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18545:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18545 | assign sext_ln186_1181_fu_25608_p1 = $signed(local_temp_V_1249_fu_24908_p4);
[2025-10-27 21:48:03,771]       |                                    ^
[2025-10-27 21:48:03,771] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18547:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18547 | assign sext_ln186_1182_fu_25626_p1 = $signed(select_ln90_625_fu_25618_p3);
[2025-10-27 21:48:03,771]       |                                    ^
[2025-10-27 21:48:03,771] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18549:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18549 | assign sext_ln186_1183_fu_25630_p1 = $signed(local_temp_V_1250_fu_24918_p4);
[2025-10-27 21:48:03,771]       |                                    ^
[2025-10-27 21:48:03,771] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18551:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18551 | assign sext_ln186_1184_fu_25648_p1 = $signed(select_ln90_626_fu_25640_p3);
[2025-10-27 21:48:03,771]       |                                    ^
[2025-10-27 21:48:03,771] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18553:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18553 | assign sext_ln186_1185_fu_25652_p1 = $signed(local_temp_V_1251_fu_24928_p4);
[2025-10-27 21:48:03,771]       |                                    ^
[2025-10-27 21:48:03,771] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18555:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18555 | assign sext_ln186_1186_fu_25670_p1 = $signed(select_ln90_627_fu_25662_p3);
[2025-10-27 21:48:03,771]       |                                    ^
[2025-10-27 21:48:03,771] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18557:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18557 | assign sext_ln186_1187_fu_25674_p1 = $signed(local_temp_V_1252_fu_24938_p4);
[2025-10-27 21:48:03,771]       |                                    ^
[2025-10-27 21:48:03,771] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18559:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18559 | assign sext_ln186_1188_fu_25692_p1 = $signed(select_ln90_628_fu_25684_p3);
[2025-10-27 21:48:03,771]       |                                    ^
[2025-10-27 21:48:03,771] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18561:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18561 | assign sext_ln186_1189_fu_25696_p1 = $signed(local_temp_V_1253_fu_24948_p4);
[2025-10-27 21:48:03,771]       |                                    ^
[2025-10-27 21:48:03,771] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18563:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18563 | assign sext_ln186_118_fu_6720_p1 = $signed(select_ln90_80_fu_6712_p3);
[2025-10-27 21:48:03,771]       |                                  ^
[2025-10-27 21:48:03,771] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18565:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18565 | assign sext_ln186_1190_fu_25714_p1 = $signed(select_ln90_629_fu_25706_p3);
[2025-10-27 21:48:03,771]       |                                    ^
[2025-10-27 21:48:03,771] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18567:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,771]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,771] 18567 | assign sext_ln186_1191_fu_25718_p1 = $signed(local_temp_V_1254_fu_24958_p4);
[2025-10-27 21:48:03,771]       |                                    ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18569:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18569 | assign sext_ln186_1192_fu_25736_p1 = $signed(select_ln90_630_fu_25728_p3);
[2025-10-27 21:48:03,772]       |                                    ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18571:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18571 | assign sext_ln186_1193_fu_25740_p1 = $signed(local_temp_V_1255_fu_24968_p4);
[2025-10-27 21:48:03,772]       |                                    ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18573:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18573 | assign sext_ln186_1194_fu_25758_p1 = $signed(select_ln90_631_fu_25750_p3);
[2025-10-27 21:48:03,772]       |                                    ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18575:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18575 | assign sext_ln186_1195_fu_25762_p1 = $signed(local_temp_V_1256_fu_24978_p4);
[2025-10-27 21:48:03,772]       |                                    ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18577:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18577 | assign sext_ln186_1196_fu_25780_p1 = $signed(select_ln90_632_fu_25772_p3);
[2025-10-27 21:48:03,772]       |                                    ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18579:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18579 | assign sext_ln186_1197_fu_25784_p1 = $signed(local_temp_V_1257_fu_24988_p4);
[2025-10-27 21:48:03,772]       |                                    ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18581:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18581 | assign sext_ln186_1198_fu_25802_p1 = $signed(select_ln90_633_fu_25794_p3);
[2025-10-27 21:48:03,772]       |                                    ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18583:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18583 | assign sext_ln186_1199_fu_25806_p1 = $signed(local_temp_V_1258_fu_24998_p4);
[2025-10-27 21:48:03,772]       |                                    ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18585:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18585 | assign sext_ln186_119_fu_6724_p1 = $signed(local_temp_V_705_fu_6312_p4);
[2025-10-27 21:48:03,772]       |                                  ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18587:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18587 | assign sext_ln186_11_fu_3926_p1 = $signed(local_temp_V_636_fu_3286_p4);
[2025-10-27 21:48:03,772]       |                                 ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18589:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18589 | assign sext_ln186_1200_fu_25824_p1 = $signed(select_ln90_634_fu_25816_p3);
[2025-10-27 21:48:03,772]       |                                    ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18591:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18591 | assign sext_ln186_1201_fu_25828_p1 = $signed(local_temp_V_1259_fu_25008_p4);
[2025-10-27 21:48:03,772]       |                                    ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18593:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18593 | assign sext_ln186_1202_fu_25846_p1 = $signed(select_ln90_635_fu_25838_p3);
[2025-10-27 21:48:03,772]       |                                    ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18595:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18595 | assign sext_ln186_1203_fu_25850_p1 = $signed(local_temp_V_1260_fu_25018_p4);
[2025-10-27 21:48:03,772]       |                                    ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18597:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18597 | assign sext_ln186_1204_fu_25868_p1 = $signed(select_ln90_636_fu_25860_p3);
[2025-10-27 21:48:03,772]       |                                    ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18599:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18599 | assign sext_ln186_1205_fu_25872_p1 = $signed(local_temp_V_1261_fu_25028_p4);
[2025-10-27 21:48:03,772]       |                                    ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18601:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18601 | assign sext_ln186_1206_fu_25882_p1 = $signed(local_temp_V_1262_fu_25038_p4);
[2025-10-27 21:48:03,772]       |                                    ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18603:36: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18603 | assign sext_ln186_1207_fu_25900_p1 = $signed(select_ln90_638_fu_25892_p3);
[2025-10-27 21:48:03,772]       |                                    ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18605:36: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18605 | assign sext_ln186_1208_fu_25904_p1 = $signed(local_temp_V_1263_fu_25048_p4);
[2025-10-27 21:48:03,772]       |                                    ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18607:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18607 | assign sext_ln186_120_fu_6742_p1 = $signed(select_ln90_81_fu_6734_p3);
[2025-10-27 21:48:03,772]       |                                  ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18609:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18609 | assign sext_ln186_121_fu_6746_p1 = $signed(local_temp_V_706_fu_6322_p4);
[2025-10-27 21:48:03,772]       |                                  ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18611:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18611 | assign sext_ln186_122_fu_6764_p1 = $signed(select_ln90_82_fu_6756_p3);
[2025-10-27 21:48:03,772]       |                                  ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18613:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18613 | assign sext_ln186_123_fu_6768_p1 = $signed(local_temp_V_707_fu_6332_p4);
[2025-10-27 21:48:03,772]       |                                  ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18615:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18615 | assign sext_ln186_124_fu_6786_p1 = $signed(select_ln90_83_fu_6778_p3);
[2025-10-27 21:48:03,772]       |                                  ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18617:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18617 | assign sext_ln186_125_fu_6790_p1 = $signed(local_temp_V_708_fu_6342_p4);
[2025-10-27 21:48:03,772]       |                                  ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18619:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18619 | assign sext_ln186_126_fu_6808_p1 = $signed(select_ln90_84_fu_6800_p3);
[2025-10-27 21:48:03,772]       |                                  ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18621:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18621 | assign sext_ln186_127_fu_6812_p1 = $signed(local_temp_V_709_fu_6352_p4);
[2025-10-27 21:48:03,772]       |                                  ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18623:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18623 | assign sext_ln186_128_fu_6830_p1 = $signed(select_ln90_85_fu_6822_p3);
[2025-10-27 21:48:03,772]       |                                  ^
[2025-10-27 21:48:03,772] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18625:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,772]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,772] 18625 | assign sext_ln186_129_fu_6834_p1 = $signed(local_temp_V_710_fu_6362_p4);
[2025-10-27 21:48:03,772]       |                                  ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18627:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,773]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,773] 18627 | assign sext_ln186_12_fu_3956_p1 = $signed(local_temp_V_637_fu_3296_p4);
[2025-10-27 21:48:03,773]       |                                 ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18629:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,773]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,773] 18629 | assign sext_ln186_130_fu_6852_p1 = $signed(select_ln90_86_fu_6844_p3);
[2025-10-27 21:48:03,773]       |                                  ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18631:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,773]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,773] 18631 | assign sext_ln186_131_fu_6856_p1 = $signed(local_temp_V_711_fu_6372_p4);
[2025-10-27 21:48:03,773]       |                                  ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18633:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,773]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,773] 18633 | assign sext_ln186_132_fu_6874_p1 = $signed(select_ln90_87_fu_6866_p3);
[2025-10-27 21:48:03,773]       |                                  ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18635:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,773]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,773] 18635 | assign sext_ln186_133_fu_6878_p1 = $signed(local_temp_V_712_fu_6382_p4);
[2025-10-27 21:48:03,773]       |                                  ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18637:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,773]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,773] 18637 | assign sext_ln186_134_fu_6896_p1 = $signed(select_ln90_88_fu_6888_p3);
[2025-10-27 21:48:03,773]       |                                  ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18639:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,773]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,773] 18639 | assign sext_ln186_135_fu_6900_p1 = $signed(local_temp_V_713_fu_6392_p4);
[2025-10-27 21:48:03,773]       |                                  ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18641:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,773]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,773] 18641 | assign sext_ln186_136_fu_6918_p1 = $signed(select_ln90_89_fu_6910_p3);
[2025-10-27 21:48:03,773]       |                                  ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18643:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,773]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,773] 18643 | assign sext_ln186_137_fu_6922_p1 = $signed(local_temp_V_714_fu_6402_p4);
[2025-10-27 21:48:03,773]       |                                  ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18645:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,773]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,773] 18645 | assign sext_ln186_138_fu_6940_p1 = $signed(select_ln90_90_fu_6932_p3);
[2025-10-27 21:48:03,773]       |                                  ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18647:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,773]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,773] 18647 | assign sext_ln186_139_fu_6944_p1 = $signed(local_temp_V_715_fu_6412_p4);
[2025-10-27 21:48:03,773]       |                                  ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18649:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,773]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,773] 18649 | assign sext_ln186_13_fu_3986_p1 = $signed(local_temp_V_638_fu_3306_p4);
[2025-10-27 21:48:03,773]       |                                 ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18651:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,773]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,773] 18651 | assign sext_ln186_140_fu_6962_p1 = $signed(select_ln90_91_fu_6954_p3);
[2025-10-27 21:48:03,773]       |                                  ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18653:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,773]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,773] 18653 | assign sext_ln186_141_fu_6966_p1 = $signed(local_temp_V_716_fu_6422_p4);
[2025-10-27 21:48:03,773]       |                                  ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18655:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,773]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,773] 18655 | assign sext_ln186_142_fu_6984_p1 = $signed(select_ln90_92_fu_6976_p3);
[2025-10-27 21:48:03,773]       |                                  ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18657:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,773]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,773] 18657 | assign sext_ln186_143_fu_6988_p1 = $signed(local_temp_V_717_fu_6432_p4);
[2025-10-27 21:48:03,773]       |                                  ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18659:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,773]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,773] 18659 | assign sext_ln186_144_fu_7006_p1 = $signed(select_ln90_93_fu_6998_p3);
[2025-10-27 21:48:03,773]       |                                  ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18661:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,773]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,773] 18661 | assign sext_ln186_145_fu_7010_p1 = $signed(local_temp_V_718_fu_6442_p4);
[2025-10-27 21:48:03,773]       |                                  ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18663:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,773]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,773] 18663 | assign sext_ln186_146_fu_7028_p1 = $signed(select_ln90_94_fu_7020_p3);
[2025-10-27 21:48:03,773]       |                                  ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18665:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,773]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,773] 18665 | assign sext_ln186_147_fu_7032_p1 = $signed(local_temp_V_719_fu_6452_p4);
[2025-10-27 21:48:03,773]       |                                  ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18667:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,773]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,773] 18667 | assign sext_ln186_148_fu_7050_p1 = $signed(select_ln90_95_fu_7042_p3);
[2025-10-27 21:48:03,773]       |                                  ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18669:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,773]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,773] 18669 | assign sext_ln186_149_fu_7054_p1 = $signed(local_temp_V_720_fu_6462_p4);
[2025-10-27 21:48:03,773]       |                                  ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18671:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,773]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,773] 18671 | assign sext_ln186_14_fu_4016_p1 = $signed(local_temp_V_639_fu_3316_p4);
[2025-10-27 21:48:03,773]       |                                 ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18673:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,773]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,773] 18673 | assign sext_ln186_150_fu_7072_p1 = $signed(select_ln90_96_fu_7064_p3);
[2025-10-27 21:48:03,773]       |                                  ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18675:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,773]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,773] 18675 | assign sext_ln186_151_fu_7076_p1 = $signed(local_temp_V_721_fu_6472_p4);
[2025-10-27 21:48:03,773]       |                                  ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18677:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,773]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,773] 18677 | assign sext_ln186_152_fu_7094_p1 = $signed(select_ln90_97_fu_7086_p3);
[2025-10-27 21:48:03,773]       |                                  ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18679:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,773]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,773] 18679 | assign sext_ln186_153_fu_7098_p1 = $signed(local_temp_V_722_fu_6482_p4);
[2025-10-27 21:48:03,773]       |                                  ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18681:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,773]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,773] 18681 | assign sext_ln186_154_fu_7116_p1 = $signed(select_ln90_98_fu_7108_p3);
[2025-10-27 21:48:03,773]       |                                  ^
[2025-10-27 21:48:03,773] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18683:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,774] 18683 | assign sext_ln186_155_fu_7120_p1 = $signed(local_temp_V_723_fu_6492_p4);
[2025-10-27 21:48:03,774]       |                                  ^
[2025-10-27 21:48:03,774] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18685:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,774] 18685 | assign sext_ln186_156_fu_7138_p1 = $signed(select_ln90_99_fu_7130_p3);
[2025-10-27 21:48:03,774]       |                                  ^
[2025-10-27 21:48:03,774] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18687:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,774] 18687 | assign sext_ln186_157_fu_7142_p1 = $signed(local_temp_V_724_fu_6502_p4);
[2025-10-27 21:48:03,774]       |                                  ^
[2025-10-27 21:48:03,774] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18689:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,774] 18689 | assign sext_ln186_158_fu_7160_p1 = $signed(select_ln90_100_fu_7152_p3);
[2025-10-27 21:48:03,774]       |                                  ^
[2025-10-27 21:48:03,774] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18691:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,774] 18691 | assign sext_ln186_159_fu_7164_p1 = $signed(local_temp_V_725_fu_6512_p4);
[2025-10-27 21:48:03,774]       |                                  ^
[2025-10-27 21:48:03,774] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18693:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,774] 18693 | assign sext_ln186_15_fu_4046_p1 = $signed(local_temp_V_640_fu_3326_p4);
[2025-10-27 21:48:03,774]       |                                 ^
[2025-10-27 21:48:03,774] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18695:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,774] 18695 | assign sext_ln186_160_fu_7182_p1 = $signed(select_ln90_101_fu_7174_p3);
[2025-10-27 21:48:03,774]       |                                  ^
[2025-10-27 21:48:03,774] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18697:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,774] 18697 | assign sext_ln186_161_fu_7186_p1 = $signed(local_temp_V_726_fu_6522_p4);
[2025-10-27 21:48:03,774]       |                                  ^
[2025-10-27 21:48:03,774] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18699:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,774] 18699 | assign sext_ln186_162_fu_7204_p1 = $signed(select_ln90_102_fu_7196_p3);
[2025-10-27 21:48:03,774]       |                                  ^
[2025-10-27 21:48:03,774] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18701:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,774] 18701 | assign sext_ln186_163_fu_7208_p1 = $signed(local_temp_V_727_fu_6532_p4);
[2025-10-27 21:48:03,774]       |                                  ^
[2025-10-27 21:48:03,774] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18703:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,774] 18703 | assign sext_ln186_164_fu_7226_p1 = $signed(select_ln90_103_fu_7218_p3);
[2025-10-27 21:48:03,774]       |                                  ^
[2025-10-27 21:48:03,774] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18705:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,774] 18705 | assign sext_ln186_165_fu_7230_p1 = $signed(local_temp_V_728_fu_6542_p4);
[2025-10-27 21:48:03,774]       |                                  ^
[2025-10-27 21:48:03,774] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18707:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,774] 18707 | assign sext_ln186_166_fu_7248_p1 = $signed(select_ln90_104_fu_7240_p3);
[2025-10-27 21:48:03,774]       |                                  ^
[2025-10-27 21:48:03,774] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18709:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,774] 18709 | assign sext_ln186_167_fu_7252_p1 = $signed(local_temp_V_729_fu_6552_p4);
[2025-10-27 21:48:03,774]       |                                  ^
[2025-10-27 21:48:03,774] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18711:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,774] 18711 | assign sext_ln186_168_fu_7270_p1 = $signed(select_ln90_105_fu_7262_p3);
[2025-10-27 21:48:03,774]       |                                  ^
[2025-10-27 21:48:03,774] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18713:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,774] 18713 | assign sext_ln186_169_fu_7274_p1 = $signed(local_temp_V_730_fu_6562_p4);
[2025-10-27 21:48:03,774]       |                                  ^
[2025-10-27 21:48:03,774] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18715:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,774] 18715 | assign sext_ln186_16_fu_4076_p1 = $signed(local_temp_V_641_fu_3336_p4);
[2025-10-27 21:48:03,774]       |                                 ^
[2025-10-27 21:48:03,774] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18717:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,774] 18717 | assign sext_ln186_170_fu_7292_p1 = $signed(select_ln90_106_fu_7284_p3);
[2025-10-27 21:48:03,774]       |                                  ^
[2025-10-27 21:48:03,774] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18719:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,774] 18719 | assign sext_ln186_171_fu_7296_p1 = $signed(local_temp_V_731_fu_6572_p4);
[2025-10-27 21:48:03,774]       |                                  ^
[2025-10-27 21:48:03,774] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18721:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,774] 18721 | assign sext_ln186_172_fu_7314_p1 = $signed(select_ln90_107_fu_7306_p3);
[2025-10-27 21:48:03,774]       |                                  ^
[2025-10-27 21:48:03,774] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18723:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,774] 18723 | assign sext_ln186_173_fu_7318_p1 = $signed(local_temp_V_732_fu_6582_p4);
[2025-10-27 21:48:03,774]       |                                  ^
[2025-10-27 21:48:03,774] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18725:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,774] 18725 | assign sext_ln186_174_fu_7336_p1 = $signed(select_ln90_108_fu_7328_p3);
[2025-10-27 21:48:03,774]       |                                  ^
[2025-10-27 21:48:03,774] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18727:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,774] 18727 | assign sext_ln186_175_fu_7340_p1 = $signed(local_temp_V_733_fu_6592_p4);
[2025-10-27 21:48:03,774]       |                                  ^
[2025-10-27 21:48:03,774] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18729:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,774] 18729 | assign sext_ln186_176_fu_7358_p1 = $signed(select_ln90_109_fu_7350_p3);
[2025-10-27 21:48:03,774]       |                                  ^
[2025-10-27 21:48:03,774] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18731:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,774] 18731 | assign sext_ln186_177_fu_7362_p1 = $signed(local_temp_V_734_fu_6602_p4);
[2025-10-27 21:48:03,774]       |                                  ^
[2025-10-27 21:48:03,774] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18733:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,774] 18733 | assign sext_ln186_178_fu_7380_p1 = $signed(select_ln90_110_fu_7372_p3);
[2025-10-27 21:48:03,774]       |                                  ^
[2025-10-27 21:48:03,774] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18735:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,774] 18735 | assign sext_ln186_179_fu_7384_p1 = $signed(local_temp_V_735_fu_6612_p4);
[2025-10-27 21:48:03,774]       |                                  ^
[2025-10-27 21:48:03,774] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18737:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,774] 18737 | assign sext_ln186_17_fu_4106_p1 = $signed(local_temp_V_642_fu_3346_p4);
[2025-10-27 21:48:03,774]       |                                 ^
[2025-10-27 21:48:03,774] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18739:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,774]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,775] 18739 | assign sext_ln186_180_fu_7402_p1 = $signed(select_ln90_111_fu_7394_p3);
[2025-10-27 21:48:03,775]       |                                  ^
[2025-10-27 21:48:03,775] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18741:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,775]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,775] 18741 | assign sext_ln186_181_fu_7406_p1 = $signed(local_temp_V_736_fu_6622_p4);
[2025-10-27 21:48:03,775]       |                                  ^
[2025-10-27 21:48:03,775] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18743:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,775]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,775] 18743 | assign sext_ln186_182_fu_7424_p1 = $signed(select_ln90_112_fu_7416_p3);
[2025-10-27 21:48:03,775]       |                                  ^
[2025-10-27 21:48:03,775] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18745:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,775]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,775] 18745 | assign sext_ln186_183_fu_7428_p1 = $signed(local_temp_V_737_fu_6632_p4);
[2025-10-27 21:48:03,775]       |                                  ^
[2025-10-27 21:48:03,775] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18747:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,775]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,775] 18747 | assign sext_ln186_184_fu_7446_p1 = $signed(select_ln90_113_fu_7438_p3);
[2025-10-27 21:48:03,775]       |                                  ^
[2025-10-27 21:48:03,775] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18749:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,775]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,775] 18749 | assign sext_ln186_185_fu_7450_p1 = $signed(local_temp_V_738_fu_6642_p4);
[2025-10-27 21:48:03,775]       |                                  ^
[2025-10-27 21:48:03,775] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18751:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,775]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,775] 18751 | assign sext_ln186_186_fu_7468_p1 = $signed(select_ln90_114_fu_7460_p3);
[2025-10-27 21:48:03,775]       |                                  ^
[2025-10-27 21:48:03,775] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18753:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,775]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,775] 18753 | assign sext_ln186_187_fu_7472_p1 = $signed(local_temp_V_739_fu_6652_p4);
[2025-10-27 21:48:03,775]       |                                  ^
[2025-10-27 21:48:03,775] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18755:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,775]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,775] 18755 | assign sext_ln186_188_fu_7490_p1 = $signed(select_ln90_115_fu_7482_p3);
[2025-10-27 21:48:03,775]       |                                  ^
[2025-10-27 21:48:03,775] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18757:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,775]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,775] 18757 | assign sext_ln186_189_fu_7494_p1 = $signed(local_temp_V_740_fu_6662_p4);
[2025-10-27 21:48:03,775]       |                                  ^
[2025-10-27 21:48:03,775] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18759:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,775]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,775] 18759 | assign sext_ln186_18_fu_4136_p1 = $signed(local_temp_V_643_fu_3356_p4);
[2025-10-27 21:48:03,775]       |                                 ^
[2025-10-27 21:48:03,775] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18761:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,775]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,775] 18761 | assign sext_ln186_190_fu_7512_p1 = $signed(select_ln90_116_fu_7504_p3);
[2025-10-27 21:48:03,775]       |                                  ^
[2025-10-27 21:48:03,775] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18763:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,775]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,775] 18763 | assign sext_ln186_191_fu_7516_p1 = $signed(local_temp_V_741_fu_6672_p4);
[2025-10-27 21:48:03,775]       |                                  ^
[2025-10-27 21:48:03,775] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18765:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,775]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,775] 18765 | assign sext_ln186_192_fu_7526_p1 = $signed(local_temp_V_742_fu_6682_p4);
[2025-10-27 21:48:03,775]       |                                  ^
[2025-10-27 21:48:03,775] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18767:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,775]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,775] 18767 | assign sext_ln186_193_fu_7544_p1 = $signed(select_ln90_118_fu_7536_p3);
[2025-10-27 21:48:03,775]       |                                  ^
[2025-10-27 21:48:03,775] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18769:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,775]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,775] 18769 | assign sext_ln186_194_fu_7548_p1 = $signed(local_temp_V_743_fu_6692_p4);
[2025-10-27 21:48:03,775]       |                                  ^
[2025-10-27 21:48:03,775] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18771:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,775]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,775] 18771 | assign sext_ln186_195_fu_8114_p1 = $signed(local_temp_V_744_fu_7714_p4);
[2025-10-27 21:48:03,775]       |                                  ^
[2025-10-27 21:48:03,775] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18773:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,775]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,775] 18773 | assign sext_ln186_196_fu_8132_p1 = $signed(select_ln90_120_fu_8124_p3);
[2025-10-27 21:48:03,775]       |                                  ^
[2025-10-27 21:48:03,775] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18775:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,775]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,775] 18775 | assign sext_ln186_197_fu_8136_p1 = $signed(local_temp_V_745_fu_7724_p4);
[2025-10-27 21:48:03,775]       |                                  ^
[2025-10-27 21:48:03,775] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18777:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,775]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,775] 18777 | assign sext_ln186_198_fu_8154_p1 = $signed(select_ln90_121_fu_8146_p3);
[2025-10-27 21:48:03,775]       |                                  ^
[2025-10-27 21:48:03,775] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18779:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,775]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,775] 18779 | assign sext_ln186_199_fu_8158_p1 = $signed(local_temp_V_746_fu_7734_p4);
[2025-10-27 21:48:03,775]       |                                  ^
[2025-10-27 21:48:03,775] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18781:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,775]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,775] 18781 | assign sext_ln186_19_fu_4166_p1 = $signed(local_temp_V_644_fu_3366_p4);
[2025-10-27 21:48:03,775]       |                                 ^
[2025-10-27 21:48:03,775] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18783:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,775]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,775] 18783 | assign sext_ln186_1_fu_3626_p1 = $signed(local_temp_V_626_fu_3186_p4);
[2025-10-27 21:48:03,775]       |                                ^
[2025-10-27 21:48:03,775] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18785:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,775]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,775] 18785 | assign sext_ln186_200_fu_8176_p1 = $signed(select_ln90_122_fu_8168_p3);
[2025-10-27 21:48:03,775]       |                                  ^
[2025-10-27 21:48:03,775] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18787:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,775]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,775] 18787 | assign sext_ln186_201_fu_8180_p1 = $signed(local_temp_V_747_fu_7744_p4);
[2025-10-27 21:48:03,775]       |                                  ^
[2025-10-27 21:48:03,775] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18789:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,775]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,775] 18789 | assign sext_ln186_202_fu_8198_p1 = $signed(select_ln90_123_fu_8190_p3);
[2025-10-27 21:48:03,775]       |                                  ^
[2025-10-27 21:48:03,775] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18791:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,775]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,775] 18791 | assign sext_ln186_203_fu_8202_p1 = $signed(local_temp_V_748_fu_7754_p4);
[2025-10-27 21:48:03,775]       |                                  ^
[2025-10-27 21:48:03,775] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18793:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,775]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,775] 18793 | assign sext_ln186_204_fu_8220_p1 = $signed(select_ln90_124_fu_8212_p3);
[2025-10-27 21:48:03,775]       |                                  ^
[2025-10-27 21:48:03,776] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18795:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,776]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,776] 18795 | assign sext_ln186_205_fu_8224_p1 = $signed(local_temp_V_749_fu_7764_p4);
[2025-10-27 21:48:03,776]       |                                  ^
[2025-10-27 21:48:03,776] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18797:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,776]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,776] 18797 | assign sext_ln186_206_fu_8242_p1 = $signed(select_ln90_125_fu_8234_p3);
[2025-10-27 21:48:03,776]       |                                  ^
[2025-10-27 21:48:03,776] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18799:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,776]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,776] 18799 | assign sext_ln186_207_fu_8246_p1 = $signed(local_temp_V_750_fu_7774_p4);
[2025-10-27 21:48:03,776]       |                                  ^
[2025-10-27 21:48:03,776] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18801:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,776]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,776] 18801 | assign sext_ln186_208_fu_8264_p1 = $signed(select_ln90_126_fu_8256_p3);
[2025-10-27 21:48:03,776]       |                                  ^
[2025-10-27 21:48:03,776] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18803:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,776]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,776] 18803 | assign sext_ln186_209_fu_8268_p1 = $signed(local_temp_V_751_fu_7784_p4);
[2025-10-27 21:48:03,776]       |                                  ^
[2025-10-27 21:48:03,776] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18805:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,776]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,776] 18805 | assign sext_ln186_20_fu_4196_p1 = $signed(local_temp_V_645_fu_3376_p4);
[2025-10-27 21:48:03,776]       |                                 ^
[2025-10-27 21:48:03,776] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18807:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,776]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,776] 18807 | assign sext_ln186_210_fu_8286_p1 = $signed(select_ln90_127_fu_8278_p3);
[2025-10-27 21:48:03,776]       |                                  ^
[2025-10-27 21:48:03,776] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18809:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,776]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,776] 18809 | assign sext_ln186_211_fu_8290_p1 = $signed(local_temp_V_752_fu_7794_p4);
[2025-10-27 21:48:03,776]       |                                  ^
[2025-10-27 21:48:03,776] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18811:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,776]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,776] 18811 | assign sext_ln186_212_fu_8308_p1 = $signed(select_ln90_128_fu_8300_p3);
[2025-10-27 21:48:03,776]       |                                  ^
[2025-10-27 21:48:03,776] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18813:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,776]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,776] 18813 | assign sext_ln186_213_fu_8312_p1 = $signed(local_temp_V_753_fu_7804_p4);
[2025-10-27 21:48:03,776]       |                                  ^
[2025-10-27 21:48:03,776] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18815:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,776]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,776] 18815 | assign sext_ln186_214_fu_8330_p1 = $signed(select_ln90_129_fu_8322_p3);
[2025-10-27 21:48:03,776]       |                                  ^
[2025-10-27 21:48:03,776] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18817:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,776]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,776] 18817 | assign sext_ln186_215_fu_8334_p1 = $signed(local_temp_V_754_fu_7814_p4);
[2025-10-27 21:48:03,776]       |                                  ^
[2025-10-27 21:48:03,776] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18819:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,776]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,776] 18819 | assign sext_ln186_216_fu_8352_p1 = $signed(select_ln90_130_fu_8344_p3);
[2025-10-27 21:48:03,776]       |                                  ^
[2025-10-27 21:48:03,776] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18821:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,776]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,776] 18821 | assign sext_ln186_217_fu_8356_p1 = $signed(local_temp_V_755_fu_7824_p4);
[2025-10-27 21:48:03,776]       |                                  ^
[2025-10-27 21:48:03,776] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18823:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,776]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,776] 18823 | assign sext_ln186_218_fu_8374_p1 = $signed(select_ln90_131_fu_8366_p3);
[2025-10-27 21:48:03,776]       |                                  ^
[2025-10-27 21:48:03,776] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18825:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,776]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,776] 18825 | assign sext_ln186_219_fu_8378_p1 = $signed(local_temp_V_756_fu_7834_p4);
[2025-10-27 21:48:03,776]       |                                  ^
[2025-10-27 21:48:03,776] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18827:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,776]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,776] 18827 | assign sext_ln186_21_fu_4226_p1 = $signed(local_temp_V_646_fu_3386_p4);
[2025-10-27 21:48:03,776]       |                                 ^
[2025-10-27 21:48:03,776] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18829:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,776]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,776] 18829 | assign sext_ln186_220_fu_8396_p1 = $signed(select_ln90_132_fu_8388_p3);
[2025-10-27 21:48:03,776]       |                                  ^
[2025-10-27 21:48:03,776] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18831:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,776]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,776] 18831 | assign sext_ln186_221_fu_8400_p1 = $signed(local_temp_V_757_fu_7844_p4);
[2025-10-27 21:48:03,776]       |                                  ^
[2025-10-27 21:48:03,776] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18833:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,776]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,776] 18833 | assign sext_ln186_222_fu_8418_p1 = $signed(select_ln90_133_fu_8410_p3);
[2025-10-27 21:48:03,776]       |                                  ^
[2025-10-27 21:48:03,776] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18835:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,776]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,776] 18835 | assign sext_ln186_223_fu_8422_p1 = $signed(local_temp_V_758_fu_7854_p4);
[2025-10-27 21:48:03,776]       |                                  ^
[2025-10-27 21:48:03,776] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18837:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,776]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,776] 18837 | assign sext_ln186_224_fu_8440_p1 = $signed(select_ln90_134_fu_8432_p3);
[2025-10-27 21:48:03,776]       |                                  ^
[2025-10-27 21:48:03,776] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18839:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,776]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,776] 18839 | assign sext_ln186_225_fu_8444_p1 = $signed(local_temp_V_759_fu_7864_p4);
[2025-10-27 21:48:03,776]       |                                  ^
[2025-10-27 21:48:03,776] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18841:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,776]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,776] 18841 | assign sext_ln186_226_fu_8462_p1 = $signed(select_ln90_135_fu_8454_p3);
[2025-10-27 21:48:03,776]       |                                  ^
[2025-10-27 21:48:03,776] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18843:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,776]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,776] 18843 | assign sext_ln186_227_fu_8466_p1 = $signed(local_temp_V_760_fu_7874_p4);
[2025-10-27 21:48:03,776]       |                                  ^
[2025-10-27 21:48:03,776] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18845:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,776]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,776] 18845 | assign sext_ln186_228_fu_8484_p1 = $signed(select_ln90_136_fu_8476_p3);
[2025-10-27 21:48:03,776]       |                                  ^
[2025-10-27 21:48:03,776] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18847:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,776]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,776] 18847 | assign sext_ln186_229_fu_8488_p1 = $signed(local_temp_V_761_fu_7884_p4);
[2025-10-27 21:48:03,776]       |                                  ^
[2025-10-27 21:48:03,776] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18849:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,776]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,776] 18849 | assign sext_ln186_22_fu_4256_p1 = $signed(local_temp_V_647_fu_3396_p4);
[2025-10-27 21:48:03,777]       |                                 ^
[2025-10-27 21:48:03,777] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18851:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,777]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,777] 18851 | assign sext_ln186_230_fu_8506_p1 = $signed(select_ln90_137_fu_8498_p3);
[2025-10-27 21:48:03,777]       |                                  ^
[2025-10-27 21:48:03,777] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18853:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,777]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,777] 18853 | assign sext_ln186_231_fu_8510_p1 = $signed(local_temp_V_762_fu_7894_p4);
[2025-10-27 21:48:03,777]       |                                  ^
[2025-10-27 21:48:03,777] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18855:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,777]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,777] 18855 | assign sext_ln186_232_fu_8528_p1 = $signed(select_ln90_138_fu_8520_p3);
[2025-10-27 21:48:03,777]       |                                  ^
[2025-10-27 21:48:03,777] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18857:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,777]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,777] 18857 | assign sext_ln186_233_fu_8532_p1 = $signed(local_temp_V_763_fu_7904_p4);
[2025-10-27 21:48:03,777]       |                                  ^
[2025-10-27 21:48:03,777] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18859:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,777]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,777] 18859 | assign sext_ln186_234_fu_8550_p1 = $signed(select_ln90_139_fu_8542_p3);
[2025-10-27 21:48:03,777]       |                                  ^
[2025-10-27 21:48:03,777] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18861:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,777]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,777] 18861 | assign sext_ln186_235_fu_8554_p1 = $signed(local_temp_V_764_fu_7914_p4);
[2025-10-27 21:48:03,777]       |                                  ^
[2025-10-27 21:48:03,777] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18863:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,777]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,777] 18863 | assign sext_ln186_236_fu_8572_p1 = $signed(select_ln90_140_fu_8564_p3);
[2025-10-27 21:48:03,777]       |                                  ^
[2025-10-27 21:48:03,777] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18865:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,777]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,777] 18865 | assign sext_ln186_237_fu_8576_p1 = $signed(local_temp_V_765_fu_7924_p4);
[2025-10-27 21:48:03,777]       |                                  ^
[2025-10-27 21:48:03,777] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18867:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,777]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,777] 18867 | assign sext_ln186_238_fu_8594_p1 = $signed(select_ln90_141_fu_8586_p3);
[2025-10-27 21:48:03,777]       |                                  ^
[2025-10-27 21:48:03,777] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18869:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,777]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,777] 18869 | assign sext_ln186_239_fu_8598_p1 = $signed(local_temp_V_766_fu_7934_p4);
[2025-10-27 21:48:03,777]       |                                  ^
[2025-10-27 21:48:03,777] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18871:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,777]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,777] 18871 | assign sext_ln186_23_fu_4286_p1 = $signed(local_temp_V_648_fu_3406_p4);
[2025-10-27 21:48:03,777]       |                                 ^
[2025-10-27 21:48:03,777] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18873:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,777]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,777] 18873 | assign sext_ln186_240_fu_8616_p1 = $signed(select_ln90_142_fu_8608_p3);
[2025-10-27 21:48:03,777]       |                                  ^
[2025-10-27 21:48:03,777] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18875:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,777]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,777] 18875 | assign sext_ln186_241_fu_8620_p1 = $signed(local_temp_V_767_fu_7944_p4);
[2025-10-27 21:48:03,777]       |                                  ^
[2025-10-27 21:48:03,777] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18877:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,777]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,777] 18877 | assign sext_ln186_242_fu_8638_p1 = $signed(select_ln90_143_fu_8630_p3);
[2025-10-27 21:48:03,777]       |                                  ^
[2025-10-27 21:48:03,777] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18879:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,777]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,777] 18879 | assign sext_ln186_243_fu_8642_p1 = $signed(local_temp_V_768_fu_7954_p4);
[2025-10-27 21:48:03,777]       |                                  ^
[2025-10-27 21:48:03,777] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18881:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,777]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,777] 18881 | assign sext_ln186_244_fu_8660_p1 = $signed(select_ln90_144_fu_8652_p3);
[2025-10-27 21:48:03,777]       |                                  ^
[2025-10-27 21:48:03,777] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18883:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,777]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,777] 18883 | assign sext_ln186_245_fu_8664_p1 = $signed(local_temp_V_769_fu_7964_p4);
[2025-10-27 21:48:03,777]       |                                  ^
[2025-10-27 21:48:03,777] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18885:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,777]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,777] 18885 | assign sext_ln186_246_fu_8682_p1 = $signed(select_ln90_145_fu_8674_p3);
[2025-10-27 21:48:03,777]       |                                  ^
[2025-10-27 21:48:03,777] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18887:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,777]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,777] 18887 | assign sext_ln186_247_fu_8686_p1 = $signed(local_temp_V_770_fu_7974_p4);
[2025-10-27 21:48:03,777]       |                                  ^
[2025-10-27 21:48:03,777] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18889:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,777]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,777] 18889 | assign sext_ln186_248_fu_8704_p1 = $signed(select_ln90_146_fu_8696_p3);
[2025-10-27 21:48:03,777]       |                                  ^
[2025-10-27 21:48:03,777] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18891:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,777]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,777] 18891 | assign sext_ln186_249_fu_8708_p1 = $signed(local_temp_V_771_fu_7984_p4);
[2025-10-27 21:48:03,777]       |                                  ^
[2025-10-27 21:48:03,777] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18893:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,777]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,777] 18893 | assign sext_ln186_24_fu_4316_p1 = $signed(local_temp_V_649_fu_3416_p4);
[2025-10-27 21:48:03,777]       |                                 ^
[2025-10-27 21:48:03,777] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18895:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,777]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,777] 18895 | assign sext_ln186_250_fu_8726_p1 = $signed(select_ln90_147_fu_8718_p3);
[2025-10-27 21:48:03,777]       |                                  ^
[2025-10-27 21:48:03,777] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18897:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,777]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,777] 18897 | assign sext_ln186_251_fu_8730_p1 = $signed(local_temp_V_772_fu_7994_p4);
[2025-10-27 21:48:03,777]       |                                  ^
[2025-10-27 21:48:03,777] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18899:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,777]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,777] 18899 | assign sext_ln186_252_fu_8748_p1 = $signed(select_ln90_148_fu_8740_p3);
[2025-10-27 21:48:03,777]       |                                  ^
[2025-10-27 21:48:03,777] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18901:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,777]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,777] 18901 | assign sext_ln186_253_fu_8752_p1 = $signed(local_temp_V_773_fu_8004_p4);
[2025-10-27 21:48:03,777]       |                                  ^
[2025-10-27 21:48:03,777] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18903:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,777]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,777] 18903 | assign sext_ln186_254_fu_8770_p1 = $signed(select_ln90_149_fu_8762_p3);
[2025-10-27 21:48:03,777]       |                                  ^
[2025-10-27 21:48:03,777] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18905:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,777]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,777] 18905 | assign sext_ln186_255_fu_8774_p1 = $signed(local_temp_V_774_fu_8014_p4);
[2025-10-27 21:48:03,777]       |                                  ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18907:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,778]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,778] 18907 | assign sext_ln186_256_fu_8792_p1 = $signed(select_ln90_150_fu_8784_p3);
[2025-10-27 21:48:03,778]       |                                  ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18909:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,778]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,778] 18909 | assign sext_ln186_257_fu_8796_p1 = $signed(local_temp_V_775_fu_8024_p4);
[2025-10-27 21:48:03,778]       |                                  ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18911:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,778]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,778] 18911 | assign sext_ln186_258_fu_8814_p1 = $signed(select_ln90_151_fu_8806_p3);
[2025-10-27 21:48:03,778]       |                                  ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18913:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,778]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,778] 18913 | assign sext_ln186_259_fu_8818_p1 = $signed(local_temp_V_776_fu_8034_p4);
[2025-10-27 21:48:03,778]       |                                  ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18915:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,778]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,778] 18915 | assign sext_ln186_25_fu_4346_p1 = $signed(local_temp_V_650_fu_3426_p4);
[2025-10-27 21:48:03,778]       |                                 ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18917:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,778]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,778] 18917 | assign sext_ln186_260_fu_8836_p1 = $signed(select_ln90_152_fu_8828_p3);
[2025-10-27 21:48:03,778]       |                                  ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18919:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,778]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,778] 18919 | assign sext_ln186_261_fu_8840_p1 = $signed(local_temp_V_777_fu_8044_p4);
[2025-10-27 21:48:03,778]       |                                  ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18921:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,778]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,778] 18921 | assign sext_ln186_262_fu_8858_p1 = $signed(select_ln90_153_fu_8850_p3);
[2025-10-27 21:48:03,778]       |                                  ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18923:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,778]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,778] 18923 | assign sext_ln186_263_fu_8862_p1 = $signed(local_temp_V_778_fu_8054_p4);
[2025-10-27 21:48:03,778]       |                                  ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18925:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,778]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,778] 18925 | assign sext_ln186_264_fu_8880_p1 = $signed(select_ln90_154_fu_8872_p3);
[2025-10-27 21:48:03,778]       |                                  ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18927:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,778]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,778] 18927 | assign sext_ln186_265_fu_8884_p1 = $signed(local_temp_V_779_fu_8064_p4);
[2025-10-27 21:48:03,778]       |                                  ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18929:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,778]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,778] 18929 | assign sext_ln186_266_fu_8902_p1 = $signed(select_ln90_155_fu_8894_p3);
[2025-10-27 21:48:03,778]       |                                  ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18931:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,778]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,778] 18931 | assign sext_ln186_267_fu_8906_p1 = $signed(local_temp_V_780_fu_8074_p4);
[2025-10-27 21:48:03,778]       |                                  ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18933:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,778]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,778] 18933 | assign sext_ln186_268_fu_8924_p1 = $signed(select_ln90_156_fu_8916_p3);
[2025-10-27 21:48:03,778]       |                                  ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18935:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,778]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,778] 18935 | assign sext_ln186_269_fu_8928_p1 = $signed(local_temp_V_781_fu_8084_p4);
[2025-10-27 21:48:03,778]       |                                  ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18937:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,778]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,778] 18937 | assign sext_ln186_26_fu_4376_p1 = $signed(local_temp_V_651_fu_3436_p4);
[2025-10-27 21:48:03,778]       |                                 ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18939:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,778]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,778] 18939 | assign sext_ln186_270_fu_8938_p1 = $signed(local_temp_V_782_fu_8094_p4);
[2025-10-27 21:48:03,778]       |                                  ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18941:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,778]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,778] 18941 | assign sext_ln186_271_fu_8956_p1 = $signed(select_ln90_158_fu_8948_p3);
[2025-10-27 21:48:03,778]       |                                  ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18943:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,778]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,778] 18943 | assign sext_ln186_272_fu_8960_p1 = $signed(local_temp_V_783_fu_8104_p4);
[2025-10-27 21:48:03,778]       |                                  ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18945:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,778]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,778] 18945 | assign sext_ln186_273_fu_9526_p1 = $signed(local_temp_V_784_fu_9126_p4);
[2025-10-27 21:48:03,778]       |                                  ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18947:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,778]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,778] 18947 | assign sext_ln186_274_fu_9544_p1 = $signed(select_ln90_160_fu_9536_p3);
[2025-10-27 21:48:03,778]       |                                  ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18949:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,778]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,778] 18949 | assign sext_ln186_275_fu_9548_p1 = $signed(local_temp_V_785_fu_9136_p4);
[2025-10-27 21:48:03,778]       |                                  ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18951:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,778]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,778] 18951 | assign sext_ln186_276_fu_9566_p1 = $signed(select_ln90_161_fu_9558_p3);
[2025-10-27 21:48:03,778]       |                                  ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18953:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,778]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,778] 18953 | assign sext_ln186_277_fu_9570_p1 = $signed(local_temp_V_786_fu_9146_p4);
[2025-10-27 21:48:03,778]       |                                  ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18955:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,778]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,778] 18955 | assign sext_ln186_278_fu_9588_p1 = $signed(select_ln90_162_fu_9580_p3);
[2025-10-27 21:48:03,778]       |                                  ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18957:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,778]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,778] 18957 | assign sext_ln186_279_fu_9592_p1 = $signed(local_temp_V_787_fu_9156_p4);
[2025-10-27 21:48:03,778]       |                                  ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18959:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,778]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,778] 18959 | assign sext_ln186_27_fu_4406_p1 = $signed(local_temp_V_652_fu_3446_p4);
[2025-10-27 21:48:03,778]       |                                 ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18961:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,778]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,778] 18961 | assign sext_ln186_280_fu_9610_p1 = $signed(select_ln90_163_fu_9602_p3);
[2025-10-27 21:48:03,778]       |                                  ^
[2025-10-27 21:48:03,778] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18963:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,779]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,779] 18963 | assign sext_ln186_281_fu_9614_p1 = $signed(local_temp_V_788_fu_9166_p4);
[2025-10-27 21:48:03,779]       |                                  ^
[2025-10-27 21:48:03,779] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18965:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,779]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,779] 18965 | assign sext_ln186_282_fu_9632_p1 = $signed(select_ln90_164_fu_9624_p3);
[2025-10-27 21:48:03,779]       |                                  ^
[2025-10-27 21:48:03,779] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18967:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,779]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,779] 18967 | assign sext_ln186_283_fu_9636_p1 = $signed(local_temp_V_789_fu_9176_p4);
[2025-10-27 21:48:03,779]       |                                  ^
[2025-10-27 21:48:03,779] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18969:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,779]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,779] 18969 | assign sext_ln186_284_fu_9654_p1 = $signed(select_ln90_165_fu_9646_p3);
[2025-10-27 21:48:03,779]       |                                  ^
[2025-10-27 21:48:03,779] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18971:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,779]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,779] 18971 | assign sext_ln186_285_fu_9658_p1 = $signed(local_temp_V_790_fu_9186_p4);
[2025-10-27 21:48:03,779]       |                                  ^
[2025-10-27 21:48:03,779] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18973:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,779]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,779] 18973 | assign sext_ln186_286_fu_9676_p1 = $signed(select_ln90_166_fu_9668_p3);
[2025-10-27 21:48:03,779]       |                                  ^
[2025-10-27 21:48:03,779] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18975:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,779]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,779] 18975 | assign sext_ln186_287_fu_9680_p1 = $signed(local_temp_V_791_fu_9196_p4);
[2025-10-27 21:48:03,779]       |                                  ^
[2025-10-27 21:48:03,779] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18977:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,779]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,779] 18977 | assign sext_ln186_288_fu_9698_p1 = $signed(select_ln90_167_fu_9690_p3);
[2025-10-27 21:48:03,779]       |                                  ^
[2025-10-27 21:48:03,779] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18979:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,779]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,779] 18979 | assign sext_ln186_289_fu_9702_p1 = $signed(local_temp_V_792_fu_9206_p4);
[2025-10-27 21:48:03,779]       |                                  ^
[2025-10-27 21:48:03,779] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18981:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,779]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,779] 18981 | assign sext_ln186_28_fu_4436_p1 = $signed(local_temp_V_653_fu_3456_p4);
[2025-10-27 21:48:03,779]       |                                 ^
[2025-10-27 21:48:03,779] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18983:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,779]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,779] 18983 | assign sext_ln186_290_fu_9720_p1 = $signed(select_ln90_168_fu_9712_p3);
[2025-10-27 21:48:03,779]       |                                  ^
[2025-10-27 21:48:03,779] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18985:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,779]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,779] 18985 | assign sext_ln186_291_fu_9724_p1 = $signed(local_temp_V_793_fu_9216_p4);
[2025-10-27 21:48:03,779]       |                                  ^
[2025-10-27 21:48:03,779] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18987:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,779]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,779] 18987 | assign sext_ln186_292_fu_9742_p1 = $signed(select_ln90_169_fu_9734_p3);
[2025-10-27 21:48:03,779]       |                                  ^
[2025-10-27 21:48:03,779] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18989:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,779]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,779] 18989 | assign sext_ln186_293_fu_9746_p1 = $signed(local_temp_V_794_fu_9226_p4);
[2025-10-27 21:48:03,779]       |                                  ^
[2025-10-27 21:48:03,779] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18991:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,779]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,779] 18991 | assign sext_ln186_294_fu_9764_p1 = $signed(select_ln90_170_fu_9756_p3);
[2025-10-27 21:48:03,779]       |                                  ^
[2025-10-27 21:48:03,779] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18993:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,779]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,779] 18993 | assign sext_ln186_295_fu_9768_p1 = $signed(local_temp_V_795_fu_9236_p4);
[2025-10-27 21:48:03,779]       |                                  ^
[2025-10-27 21:48:03,779] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18995:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,779]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,779] 18995 | assign sext_ln186_296_fu_9786_p1 = $signed(select_ln90_171_fu_9778_p3);
[2025-10-27 21:48:03,779]       |                                  ^
[2025-10-27 21:48:03,779] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18997:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,779]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,779] 18997 | assign sext_ln186_297_fu_9790_p1 = $signed(local_temp_V_796_fu_9246_p4);
[2025-10-27 21:48:03,779]       |                                  ^
[2025-10-27 21:48:03,779] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:18999:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,779]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,779] 18999 | assign sext_ln186_298_fu_9808_p1 = $signed(select_ln90_172_fu_9800_p3);
[2025-10-27 21:48:03,779]       |                                  ^
[2025-10-27 21:48:03,779] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19001:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,779]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,779] 19001 | assign sext_ln186_299_fu_9812_p1 = $signed(local_temp_V_797_fu_9256_p4);
[2025-10-27 21:48:03,779]       |                                  ^
[2025-10-27 21:48:03,779] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19003:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,779]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,779] 19003 | assign sext_ln186_29_fu_4466_p1 = $signed(local_temp_V_654_fu_3466_p4);
[2025-10-27 21:48:03,779]       |                                 ^
[2025-10-27 21:48:03,779] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19005:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,779]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,779] 19005 | assign sext_ln186_2_fu_3656_p1 = $signed(local_temp_V_627_fu_3196_p4);
[2025-10-27 21:48:03,779]       |                                ^
[2025-10-27 21:48:03,779] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19007:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,779]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,779] 19007 | assign sext_ln186_300_fu_9830_p1 = $signed(select_ln90_173_fu_9822_p3);
[2025-10-27 21:48:03,779]       |                                  ^
[2025-10-27 21:48:03,779] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19009:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,779]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,779] 19009 | assign sext_ln186_301_fu_9834_p1 = $signed(local_temp_V_798_fu_9266_p4);
[2025-10-27 21:48:03,779]       |                                  ^
[2025-10-27 21:48:03,779] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19011:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,779]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,779] 19011 | assign sext_ln186_302_fu_9852_p1 = $signed(select_ln90_174_fu_9844_p3);
[2025-10-27 21:48:03,779]       |                                  ^
[2025-10-27 21:48:03,779] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19013:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,779]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,779] 19013 | assign sext_ln186_303_fu_9856_p1 = $signed(local_temp_V_799_fu_9276_p4);
[2025-10-27 21:48:03,779]       |                                  ^
[2025-10-27 21:48:03,779] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19015:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,779]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,779] 19015 | assign sext_ln186_304_fu_9874_p1 = $signed(select_ln90_175_fu_9866_p3);
[2025-10-27 21:48:03,779]       |                                  ^
[2025-10-27 21:48:03,779] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19017:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,779]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,779] 19017 | assign sext_ln186_305_fu_9878_p1 = $signed(local_temp_V_800_fu_9286_p4);
[2025-10-27 21:48:03,779]       |                                  ^
[2025-10-27 21:48:03,779] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19019:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,780] 19019 | assign sext_ln186_306_fu_9896_p1 = $signed(select_ln90_176_fu_9888_p3);
[2025-10-27 21:48:03,780]       |                                  ^
[2025-10-27 21:48:03,780] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19021:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,780] 19021 | assign sext_ln186_307_fu_9900_p1 = $signed(local_temp_V_801_fu_9296_p4);
[2025-10-27 21:48:03,780]       |                                  ^
[2025-10-27 21:48:03,780] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19023:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,780] 19023 | assign sext_ln186_308_fu_9918_p1 = $signed(select_ln90_177_fu_9910_p3);
[2025-10-27 21:48:03,780]       |                                  ^
[2025-10-27 21:48:03,780] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19025:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,780] 19025 | assign sext_ln186_309_fu_9922_p1 = $signed(local_temp_V_802_fu_9306_p4);
[2025-10-27 21:48:03,780]       |                                  ^
[2025-10-27 21:48:03,780] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19027:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,780] 19027 | assign sext_ln186_30_fu_4496_p1 = $signed(local_temp_V_655_fu_3476_p4);
[2025-10-27 21:48:03,780]       |                                 ^
[2025-10-27 21:48:03,780] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19029:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,780] 19029 | assign sext_ln186_310_fu_9940_p1 = $signed(select_ln90_178_fu_9932_p3);
[2025-10-27 21:48:03,780]       |                                  ^
[2025-10-27 21:48:03,780] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19031:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,780] 19031 | assign sext_ln186_311_fu_9944_p1 = $signed(local_temp_V_803_fu_9316_p4);
[2025-10-27 21:48:03,780]       |                                  ^
[2025-10-27 21:48:03,780] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19033:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,780] 19033 | assign sext_ln186_312_fu_9962_p1 = $signed(select_ln90_179_fu_9954_p3);
[2025-10-27 21:48:03,780]       |                                  ^
[2025-10-27 21:48:03,780] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19035:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,780] 19035 | assign sext_ln186_313_fu_9966_p1 = $signed(local_temp_V_804_fu_9326_p4);
[2025-10-27 21:48:03,780]       |                                  ^
[2025-10-27 21:48:03,780] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19037:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,780] 19037 | assign sext_ln186_314_fu_9984_p1 = $signed(select_ln90_180_fu_9976_p3);
[2025-10-27 21:48:03,780]       |                                  ^
[2025-10-27 21:48:03,780] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19039:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,780] 19039 | assign sext_ln186_315_fu_9988_p1 = $signed(local_temp_V_805_fu_9336_p4);
[2025-10-27 21:48:03,780]       |                                  ^
[2025-10-27 21:48:03,780] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19041:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,780] 19041 | assign sext_ln186_316_fu_10006_p1 = $signed(select_ln90_181_fu_9998_p3);
[2025-10-27 21:48:03,780]       |                                   ^
[2025-10-27 21:48:03,780] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19043:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,780] 19043 | assign sext_ln186_317_fu_10010_p1 = $signed(local_temp_V_806_fu_9346_p4);
[2025-10-27 21:48:03,780]       |                                   ^
[2025-10-27 21:48:03,780] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19045:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,780] 19045 | assign sext_ln186_318_fu_10028_p1 = $signed(select_ln90_182_fu_10020_p3);
[2025-10-27 21:48:03,780]       |                                   ^
[2025-10-27 21:48:03,780] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19047:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,780] 19047 | assign sext_ln186_319_fu_10032_p1 = $signed(local_temp_V_807_fu_9356_p4);
[2025-10-27 21:48:03,780]       |                                   ^
[2025-10-27 21:48:03,780] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19049:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,780] 19049 | assign sext_ln186_31_fu_4526_p1 = $signed(local_temp_V_656_fu_3486_p4);
[2025-10-27 21:48:03,780]       |                                 ^
[2025-10-27 21:48:03,780] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19051:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,780] 19051 | assign sext_ln186_320_fu_10050_p1 = $signed(select_ln90_183_fu_10042_p3);
[2025-10-27 21:48:03,780]       |                                   ^
[2025-10-27 21:48:03,780] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19053:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,780] 19053 | assign sext_ln186_321_fu_10054_p1 = $signed(local_temp_V_808_fu_9366_p4);
[2025-10-27 21:48:03,780]       |                                   ^
[2025-10-27 21:48:03,780] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19055:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,780] 19055 | assign sext_ln186_322_fu_10072_p1 = $signed(select_ln90_184_fu_10064_p3);
[2025-10-27 21:48:03,780]       |                                   ^
[2025-10-27 21:48:03,780] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19057:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,780] 19057 | assign sext_ln186_323_fu_10076_p1 = $signed(local_temp_V_809_fu_9376_p4);
[2025-10-27 21:48:03,780]       |                                   ^
[2025-10-27 21:48:03,780] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19059:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,780] 19059 | assign sext_ln186_324_fu_10094_p1 = $signed(select_ln90_185_fu_10086_p3);
[2025-10-27 21:48:03,780]       |                                   ^
[2025-10-27 21:48:03,780] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19061:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,780] 19061 | assign sext_ln186_325_fu_10098_p1 = $signed(local_temp_V_810_fu_9386_p4);
[2025-10-27 21:48:03,780]       |                                   ^
[2025-10-27 21:48:03,780] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19063:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,780] 19063 | assign sext_ln186_326_fu_10116_p1 = $signed(select_ln90_186_fu_10108_p3);
[2025-10-27 21:48:03,780]       |                                   ^
[2025-10-27 21:48:03,780] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19065:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,780] 19065 | assign sext_ln186_327_fu_10120_p1 = $signed(local_temp_V_811_fu_9396_p4);
[2025-10-27 21:48:03,780]       |                                   ^
[2025-10-27 21:48:03,780] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19067:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,780] 19067 | assign sext_ln186_328_fu_10138_p1 = $signed(select_ln90_187_fu_10130_p3);
[2025-10-27 21:48:03,780]       |                                   ^
[2025-10-27 21:48:03,780] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19069:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,780] 19069 | assign sext_ln186_329_fu_10142_p1 = $signed(local_temp_V_812_fu_9406_p4);
[2025-10-27 21:48:03,780]       |                                   ^
[2025-10-27 21:48:03,780] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19071:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,780] 19071 | assign sext_ln186_32_fu_4556_p1 = $signed(local_temp_V_657_fu_3496_p4);
[2025-10-27 21:48:03,780]       |                                 ^
[2025-10-27 21:48:03,780] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19073:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,780] 19073 | assign sext_ln186_330_fu_10160_p1 = $signed(select_ln90_188_fu_10152_p3);
[2025-10-27 21:48:03,780]       |                                   ^
[2025-10-27 21:48:03,780] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19075:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,780]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19075 | assign sext_ln186_331_fu_10164_p1 = $signed(local_temp_V_813_fu_9416_p4);
[2025-10-27 21:48:03,781]       |                                   ^
[2025-10-27 21:48:03,781] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19077:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,781]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19077 | assign sext_ln186_332_fu_10182_p1 = $signed(select_ln90_189_fu_10174_p3);
[2025-10-27 21:48:03,781]       |                                   ^
[2025-10-27 21:48:03,781] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19079:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,781]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19079 | assign sext_ln186_333_fu_10186_p1 = $signed(local_temp_V_814_fu_9426_p4);
[2025-10-27 21:48:03,781]       |                                   ^
[2025-10-27 21:48:03,781] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19081:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,781]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19081 | assign sext_ln186_334_fu_10204_p1 = $signed(select_ln90_190_fu_10196_p3);
[2025-10-27 21:48:03,781]       |                                   ^
[2025-10-27 21:48:03,781] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19083:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,781]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19083 | assign sext_ln186_335_fu_10208_p1 = $signed(local_temp_V_815_fu_9436_p4);
[2025-10-27 21:48:03,781]       |                                   ^
[2025-10-27 21:48:03,781] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19085:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,781]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19085 | assign sext_ln186_336_fu_10226_p1 = $signed(select_ln90_191_fu_10218_p3);
[2025-10-27 21:48:03,781]       |                                   ^
[2025-10-27 21:48:03,781] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19087:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,781]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19087 | assign sext_ln186_337_fu_10230_p1 = $signed(local_temp_V_816_fu_9446_p4);
[2025-10-27 21:48:03,781]       |                                   ^
[2025-10-27 21:48:03,781] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19089:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,781]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19089 | assign sext_ln186_338_fu_10248_p1 = $signed(select_ln90_192_fu_10240_p3);
[2025-10-27 21:48:03,781]       |                                   ^
[2025-10-27 21:48:03,781] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19091:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,781]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19091 | assign sext_ln186_339_fu_10252_p1 = $signed(local_temp_V_817_fu_9456_p4);
[2025-10-27 21:48:03,781]       |                                   ^
[2025-10-27 21:48:03,781] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19093:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,781]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19093 | assign sext_ln186_33_fu_4586_p1 = $signed(local_temp_V_658_fu_3506_p4);
[2025-10-27 21:48:03,781]       |                                 ^
[2025-10-27 21:48:03,781] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19095:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,781]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19095 | assign sext_ln186_340_fu_10270_p1 = $signed(select_ln90_193_fu_10262_p3);
[2025-10-27 21:48:03,781]       |                                   ^
[2025-10-27 21:48:03,781] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19097:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,781]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19097 | assign sext_ln186_341_fu_10274_p1 = $signed(local_temp_V_818_fu_9466_p4);
[2025-10-27 21:48:03,781]       |                                   ^
[2025-10-27 21:48:03,781] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19099:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,781]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19099 | assign sext_ln186_342_fu_10292_p1 = $signed(select_ln90_194_fu_10284_p3);
[2025-10-27 21:48:03,781]       |                                   ^
[2025-10-27 21:48:03,781] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19101:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,781]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19101 | assign sext_ln186_343_fu_10296_p1 = $signed(local_temp_V_819_fu_9476_p4);
[2025-10-27 21:48:03,781]       |                                   ^
[2025-10-27 21:48:03,781] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19103:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,781]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19103 | assign sext_ln186_344_fu_10314_p1 = $signed(select_ln90_195_fu_10306_p3);
[2025-10-27 21:48:03,781]       |                                   ^
[2025-10-27 21:48:03,781] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19105:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,781]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19105 | assign sext_ln186_345_fu_10318_p1 = $signed(local_temp_V_820_fu_9486_p4);
[2025-10-27 21:48:03,781]       |                                   ^
[2025-10-27 21:48:03,781] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19107:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,781]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19107 | assign sext_ln186_346_fu_10336_p1 = $signed(select_ln90_196_fu_10328_p3);
[2025-10-27 21:48:03,781]       |                                   ^
[2025-10-27 21:48:03,781] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19109:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,781]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19109 | assign sext_ln186_347_fu_10340_p1 = $signed(local_temp_V_821_fu_9496_p4);
[2025-10-27 21:48:03,781]       |                                   ^
[2025-10-27 21:48:03,781] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19111:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,781]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19111 | assign sext_ln186_348_fu_10350_p1 = $signed(local_temp_V_822_fu_9506_p4);
[2025-10-27 21:48:03,781]       |                                   ^
[2025-10-27 21:48:03,781] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19113:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,781]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19113 | assign sext_ln186_349_fu_10368_p1 = $signed(select_ln90_198_fu_10360_p3);
[2025-10-27 21:48:03,781]       |                                   ^
[2025-10-27 21:48:03,781] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19115:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,781]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19115 | assign sext_ln186_34_fu_4616_p1 = $signed(local_temp_V_659_fu_3516_p4);
[2025-10-27 21:48:03,781]       |                                 ^
[2025-10-27 21:48:03,781] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19117:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,781]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19117 | assign sext_ln186_350_fu_10372_p1 = $signed(local_temp_V_823_fu_9516_p4);
[2025-10-27 21:48:03,781]       |                                   ^
[2025-10-27 21:48:03,781] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19119:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,781]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19119 | assign sext_ln186_351_fu_10938_p1 = $signed(local_temp_V_824_fu_10538_p4);
[2025-10-27 21:48:03,781]       |                                   ^
[2025-10-27 21:48:03,781] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19121:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,781]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19121 | assign sext_ln186_352_fu_10956_p1 = $signed(select_ln90_200_fu_10948_p3);
[2025-10-27 21:48:03,781]       |                                   ^
[2025-10-27 21:48:03,781] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19123:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,781]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19123 | assign sext_ln186_353_fu_10960_p1 = $signed(local_temp_V_825_fu_10548_p4);
[2025-10-27 21:48:03,781]       |                                   ^
[2025-10-27 21:48:03,781] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19125:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,781]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19125 | assign sext_ln186_354_fu_10978_p1 = $signed(select_ln90_201_fu_10970_p3);
[2025-10-27 21:48:03,781]       |                                   ^
[2025-10-27 21:48:03,781] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19127:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,781]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19127 | assign sext_ln186_355_fu_10982_p1 = $signed(local_temp_V_826_fu_10558_p4);
[2025-10-27 21:48:03,781]       |                                   ^
[2025-10-27 21:48:03,781] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19129:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,781]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19129 | assign sext_ln186_356_fu_11000_p1 = $signed(select_ln90_202_fu_10992_p3);
[2025-10-27 21:48:03,781]       |                                   ^
[2025-10-27 21:48:03,781] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19131:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,781]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,781] 19131 | assign sext_ln186_357_fu_11004_p1 = $signed(local_temp_V_827_fu_10568_p4);
[2025-10-27 21:48:03,782]       |                                   ^
[2025-10-27 21:48:03,782] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19133:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,782]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,782] 19133 | assign sext_ln186_358_fu_11022_p1 = $signed(select_ln90_203_fu_11014_p3);
[2025-10-27 21:48:03,782]       |                                   ^
[2025-10-27 21:48:03,782] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19135:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,782]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,782] 19135 | assign sext_ln186_359_fu_11026_p1 = $signed(local_temp_V_828_fu_10578_p4);
[2025-10-27 21:48:03,782]       |                                   ^
[2025-10-27 21:48:03,782] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19137:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,782]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,782] 19137 | assign sext_ln186_35_fu_4646_p1 = $signed(local_temp_V_660_fu_3526_p4);
[2025-10-27 21:48:03,782]       |                                 ^
[2025-10-27 21:48:03,782] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19139:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,782]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,782] 19139 | assign sext_ln186_360_fu_11044_p1 = $signed(select_ln90_204_fu_11036_p3);
[2025-10-27 21:48:03,782]       |                                   ^
[2025-10-27 21:48:03,782] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19141:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,782]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,782] 19141 | assign sext_ln186_361_fu_11048_p1 = $signed(local_temp_V_829_fu_10588_p4);
[2025-10-27 21:48:03,782]       |                                   ^
[2025-10-27 21:48:03,782] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19143:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,782]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,782] 19143 | assign sext_ln186_362_fu_11066_p1 = $signed(select_ln90_205_fu_11058_p3);
[2025-10-27 21:48:03,782]       |                                   ^
[2025-10-27 21:48:03,782] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19145:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,782]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,782] 19145 | assign sext_ln186_363_fu_11070_p1 = $signed(local_temp_V_830_fu_10598_p4);
[2025-10-27 21:48:03,782]       |                                   ^
[2025-10-27 21:48:03,782] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19147:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,782]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,782] 19147 | assign sext_ln186_364_fu_11088_p1 = $signed(select_ln90_206_fu_11080_p3);
[2025-10-27 21:48:03,782]       |                                   ^
[2025-10-27 21:48:03,782] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19149:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,782]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,782] 19149 | assign sext_ln186_365_fu_11092_p1 = $signed(local_temp_V_831_fu_10608_p4);
[2025-10-27 21:48:03,782]       |                                   ^
[2025-10-27 21:48:03,782] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19151:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,782]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,782] 19151 | assign sext_ln186_366_fu_11110_p1 = $signed(select_ln90_207_fu_11102_p3);
[2025-10-27 21:48:03,782]       |                                   ^
[2025-10-27 21:48:03,782] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19153:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,782]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,782] 19153 | assign sext_ln186_367_fu_11114_p1 = $signed(local_temp_V_832_fu_10618_p4);
[2025-10-27 21:48:03,782]       |                                   ^
[2025-10-27 21:48:03,782] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19155:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,782]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,782] 19155 | assign sext_ln186_368_fu_11132_p1 = $signed(select_ln90_208_fu_11124_p3);
[2025-10-27 21:48:03,782]       |                                   ^
[2025-10-27 21:48:03,782] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19157:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,782]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,782] 19157 | assign sext_ln186_369_fu_11136_p1 = $signed(local_temp_V_833_fu_10628_p4);
[2025-10-27 21:48:03,782]       |                                   ^
[2025-10-27 21:48:03,782] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19159:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,782]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,782] 19159 | assign sext_ln186_36_fu_4676_p1 = $signed(local_temp_V_661_fu_3536_p4);
[2025-10-27 21:48:03,782]       |                                 ^
[2025-10-27 21:48:03,782] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19161:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,782]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,782] 19161 | assign sext_ln186_370_fu_11154_p1 = $signed(select_ln90_209_fu_11146_p3);
[2025-10-27 21:48:03,782]       |                                   ^
[2025-10-27 21:48:03,782] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19163:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,782]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,782] 19163 | assign sext_ln186_371_fu_11158_p1 = $signed(local_temp_V_834_fu_10638_p4);
[2025-10-27 21:48:03,782]       |                                   ^
[2025-10-27 21:48:03,782] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19165:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,782]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,782] 19165 | assign sext_ln186_372_fu_11176_p1 = $signed(select_ln90_210_fu_11168_p3);
[2025-10-27 21:48:03,782]       |                                   ^
[2025-10-27 21:48:03,782] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19167:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,782]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,782] 19167 | assign sext_ln186_373_fu_11180_p1 = $signed(local_temp_V_835_fu_10648_p4);
[2025-10-27 21:48:03,782]       |                                   ^
[2025-10-27 21:48:03,782] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19169:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,782]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,782] 19169 | assign sext_ln186_374_fu_11198_p1 = $signed(select_ln90_211_fu_11190_p3);
[2025-10-27 21:48:03,782]       |                                   ^
[2025-10-27 21:48:03,782] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19171:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,782]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,782] 19171 | assign sext_ln186_375_fu_11202_p1 = $signed(local_temp_V_836_fu_10658_p4);
[2025-10-27 21:48:03,782]       |                                   ^
[2025-10-27 21:48:03,782] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19173:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,782]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,782] 19173 | assign sext_ln186_376_fu_11220_p1 = $signed(select_ln90_212_fu_11212_p3);
[2025-10-27 21:48:03,782]       |                                   ^
[2025-10-27 21:48:03,782] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19175:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,782]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,782] 19175 | assign sext_ln186_377_fu_11224_p1 = $signed(local_temp_V_837_fu_10668_p4);
[2025-10-27 21:48:03,782]       |                                   ^
[2025-10-27 21:48:03,782] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19177:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,782]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,782] 19177 | assign sext_ln186_378_fu_11242_p1 = $signed(select_ln90_213_fu_11234_p3);
[2025-10-27 21:48:03,782]       |                                   ^
[2025-10-27 21:48:03,782] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19179:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,782]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,782] 19179 | assign sext_ln186_379_fu_11246_p1 = $signed(local_temp_V_838_fu_10678_p4);
[2025-10-27 21:48:03,782]       |                                   ^
[2025-10-27 21:48:03,782] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19181:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,782]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,782] 19181 | assign sext_ln186_37_fu_4694_p1 = $signed(local_temp_V_662_fu_3546_p4);
[2025-10-27 21:48:03,782]       |                                 ^
[2025-10-27 21:48:03,782] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19183:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,782]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,782] 19183 | assign sext_ln186_380_fu_11264_p1 = $signed(select_ln90_214_fu_11256_p3);
[2025-10-27 21:48:03,782]       |                                   ^
[2025-10-27 21:48:03,782] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19185:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,782]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,782] 19185 | assign sext_ln186_381_fu_11268_p1 = $signed(local_temp_V_839_fu_10688_p4);
[2025-10-27 21:48:03,782]       |                                   ^
[2025-10-27 21:48:03,782] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19187:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,782]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,782] 19187 | assign sext_ln186_382_fu_11286_p1 = $signed(select_ln90_215_fu_11278_p3);
[2025-10-27 21:48:03,783]       |                                   ^
[2025-10-27 21:48:03,783] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19189:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,783]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,783] 19189 | assign sext_ln186_383_fu_11290_p1 = $signed(local_temp_V_840_fu_10698_p4);
[2025-10-27 21:48:03,783]       |                                   ^
[2025-10-27 21:48:03,783] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19191:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,783]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,783] 19191 | assign sext_ln186_384_fu_11308_p1 = $signed(select_ln90_216_fu_11300_p3);
[2025-10-27 21:48:03,783]       |                                   ^
[2025-10-27 21:48:03,783] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19193:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,783]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,783] 19193 | assign sext_ln186_385_fu_11312_p1 = $signed(local_temp_V_841_fu_10708_p4);
[2025-10-27 21:48:03,783]       |                                   ^
[2025-10-27 21:48:03,783] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19195:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,783]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,783] 19195 | assign sext_ln186_386_fu_11330_p1 = $signed(select_ln90_217_fu_11322_p3);
[2025-10-27 21:48:03,783]       |                                   ^
[2025-10-27 21:48:03,783] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19197:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,783]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,783] 19197 | assign sext_ln186_387_fu_11334_p1 = $signed(local_temp_V_842_fu_10718_p4);
[2025-10-27 21:48:03,783]       |                                   ^
[2025-10-27 21:48:03,783] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19199:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,783]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,783] 19199 | assign sext_ln186_388_fu_11352_p1 = $signed(select_ln90_218_fu_11344_p3);
[2025-10-27 21:48:03,783]       |                                   ^
[2025-10-27 21:48:03,783] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19201:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,783]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,783] 19201 | assign sext_ln186_389_fu_11356_p1 = $signed(local_temp_V_843_fu_10728_p4);
[2025-10-27 21:48:03,783]       |                                   ^
[2025-10-27 21:48:03,783] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19203:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,783]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,783] 19203 | assign sext_ln186_38_fu_4724_p1 = $signed(local_temp_V_663_fu_3556_p4);
[2025-10-27 21:48:03,783]       |                                 ^
[2025-10-27 21:48:03,783] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19205:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,783]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,783] 19205 | assign sext_ln186_390_fu_11374_p1 = $signed(select_ln90_219_fu_11366_p3);
[2025-10-27 21:48:03,783]       |                                   ^
[2025-10-27 21:48:03,783] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19207:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,783]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,783] 19207 | assign sext_ln186_391_fu_11378_p1 = $signed(local_temp_V_844_fu_10738_p4);
[2025-10-27 21:48:03,783]       |                                   ^
[2025-10-27 21:48:03,783] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19209:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,783]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,783] 19209 | assign sext_ln186_392_fu_11396_p1 = $signed(select_ln90_220_fu_11388_p3);
[2025-10-27 21:48:03,783]       |                                   ^
[2025-10-27 21:48:03,783] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19211:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,783]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,783] 19211 | assign sext_ln186_393_fu_11400_p1 = $signed(local_temp_V_845_fu_10748_p4);
[2025-10-27 21:48:03,783]       |                                   ^
[2025-10-27 21:48:03,783] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19213:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,783]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,783] 19213 | assign sext_ln186_394_fu_11418_p1 = $signed(select_ln90_221_fu_11410_p3);
[2025-10-27 21:48:03,783]       |                                   ^
[2025-10-27 21:48:03,783] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19215:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,783]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,783] 19215 | assign sext_ln186_395_fu_11422_p1 = $signed(local_temp_V_846_fu_10758_p4);
[2025-10-27 21:48:03,783]       |                                   ^
[2025-10-27 21:48:03,783] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19217:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,783]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,783] 19217 | assign sext_ln186_396_fu_11440_p1 = $signed(select_ln90_222_fu_11432_p3);
[2025-10-27 21:48:03,783]       |                                   ^
[2025-10-27 21:48:03,783] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19219:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,783]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,783] 19219 | assign sext_ln186_397_fu_11444_p1 = $signed(local_temp_V_847_fu_10768_p4);
[2025-10-27 21:48:03,783]       |                                   ^
[2025-10-27 21:48:03,783] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19221:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,783]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,783] 19221 | assign sext_ln186_398_fu_11462_p1 = $signed(select_ln90_223_fu_11454_p3);
[2025-10-27 21:48:03,783]       |                                   ^
[2025-10-27 21:48:03,783] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19223:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,783]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,783] 19223 | assign sext_ln186_399_fu_11466_p1 = $signed(local_temp_V_848_fu_10778_p4);
[2025-10-27 21:48:03,783]       |                                   ^
[2025-10-27 21:48:03,783] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19225:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,783]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,783] 19225 | assign sext_ln186_39_fu_5290_p1 = $signed(local_temp_V_664_fu_4890_p4);
[2025-10-27 21:48:03,783]       |                                 ^
[2025-10-27 21:48:03,783] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19227:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,783]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,783] 19227 | assign sext_ln186_3_fu_3686_p1 = $signed(local_temp_V_628_fu_3206_p4);
[2025-10-27 21:48:03,783]       |                                ^
[2025-10-27 21:48:03,783] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19229:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,783]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,783] 19229 | assign sext_ln186_400_fu_11484_p1 = $signed(select_ln90_224_fu_11476_p3);
[2025-10-27 21:48:03,783]       |                                   ^
[2025-10-27 21:48:03,783] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19231:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,783]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,783] 19231 | assign sext_ln186_401_fu_11488_p1 = $signed(local_temp_V_849_fu_10788_p4);
[2025-10-27 21:48:03,783]       |                                   ^
[2025-10-27 21:48:03,783] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19233:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,783]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,783] 19233 | assign sext_ln186_402_fu_11506_p1 = $signed(select_ln90_225_fu_11498_p3);
[2025-10-27 21:48:03,783]       |                                   ^
[2025-10-27 21:48:03,783] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19235:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,783]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,783] 19235 | assign sext_ln186_403_fu_11510_p1 = $signed(local_temp_V_850_fu_10798_p4);
[2025-10-27 21:48:03,783]       |                                   ^
[2025-10-27 21:48:03,783] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19237:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,783]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,783] 19237 | assign sext_ln186_404_fu_11528_p1 = $signed(select_ln90_226_fu_11520_p3);
[2025-10-27 21:48:03,783]       |                                   ^
[2025-10-27 21:48:03,783] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19239:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,783]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,783] 19239 | assign sext_ln186_405_fu_11532_p1 = $signed(local_temp_V_851_fu_10808_p4);
[2025-10-27 21:48:03,783]       |                                   ^
[2025-10-27 21:48:03,783] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19241:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,783]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,783] 19241 | assign sext_ln186_406_fu_11550_p1 = $signed(select_ln90_227_fu_11542_p3);
[2025-10-27 21:48:03,783]       |                                   ^
[2025-10-27 21:48:03,783] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19243:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,783]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,783] 19243 | assign sext_ln186_407_fu_11554_p1 = $signed(local_temp_V_852_fu_10818_p4);
[2025-10-27 21:48:03,783]       |                                   ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19245:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,784] 19245 | assign sext_ln186_408_fu_11572_p1 = $signed(select_ln90_228_fu_11564_p3);
[2025-10-27 21:48:03,784]       |                                   ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19247:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,784] 19247 | assign sext_ln186_409_fu_11576_p1 = $signed(local_temp_V_853_fu_10828_p4);
[2025-10-27 21:48:03,784]       |                                   ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19249:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,784] 19249 | assign sext_ln186_40_fu_5308_p1 = $signed(select_ln90_40_fu_5300_p3);
[2025-10-27 21:48:03,784]       |                                 ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19251:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,784] 19251 | assign sext_ln186_410_fu_11594_p1 = $signed(select_ln90_229_fu_11586_p3);
[2025-10-27 21:48:03,784]       |                                   ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19253:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,784] 19253 | assign sext_ln186_411_fu_11598_p1 = $signed(local_temp_V_854_fu_10838_p4);
[2025-10-27 21:48:03,784]       |                                   ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19255:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,784] 19255 | assign sext_ln186_412_fu_11616_p1 = $signed(select_ln90_230_fu_11608_p3);
[2025-10-27 21:48:03,784]       |                                   ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19257:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,784] 19257 | assign sext_ln186_413_fu_11620_p1 = $signed(local_temp_V_855_fu_10848_p4);
[2025-10-27 21:48:03,784]       |                                   ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19259:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,784] 19259 | assign sext_ln186_414_fu_11638_p1 = $signed(select_ln90_231_fu_11630_p3);
[2025-10-27 21:48:03,784]       |                                   ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19261:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,784] 19261 | assign sext_ln186_415_fu_11642_p1 = $signed(local_temp_V_856_fu_10858_p4);
[2025-10-27 21:48:03,784]       |                                   ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19263:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,784] 19263 | assign sext_ln186_416_fu_11660_p1 = $signed(select_ln90_232_fu_11652_p3);
[2025-10-27 21:48:03,784]       |                                   ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19265:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,784] 19265 | assign sext_ln186_417_fu_11664_p1 = $signed(local_temp_V_857_fu_10868_p4);
[2025-10-27 21:48:03,784]       |                                   ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19267:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,784] 19267 | assign sext_ln186_418_fu_11682_p1 = $signed(select_ln90_233_fu_11674_p3);
[2025-10-27 21:48:03,784]       |                                   ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19269:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,784] 19269 | assign sext_ln186_419_fu_11686_p1 = $signed(local_temp_V_858_fu_10878_p4);
[2025-10-27 21:48:03,784]       |                                   ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19271:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,784] 19271 | assign sext_ln186_41_fu_5312_p1 = $signed(local_temp_V_665_fu_4900_p4);
[2025-10-27 21:48:03,784]       |                                 ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19273:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,784] 19273 | assign sext_ln186_420_fu_11704_p1 = $signed(select_ln90_234_fu_11696_p3);
[2025-10-27 21:48:03,784]       |                                   ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19275:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,784] 19275 | assign sext_ln186_421_fu_11708_p1 = $signed(local_temp_V_859_fu_10888_p4);
[2025-10-27 21:48:03,784]       |                                   ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19277:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,784] 19277 | assign sext_ln186_422_fu_11726_p1 = $signed(select_ln90_235_fu_11718_p3);
[2025-10-27 21:48:03,784]       |                                   ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19279:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,784] 19279 | assign sext_ln186_423_fu_11730_p1 = $signed(local_temp_V_860_fu_10898_p4);
[2025-10-27 21:48:03,784]       |                                   ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19281:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,784] 19281 | assign sext_ln186_424_fu_11748_p1 = $signed(select_ln90_236_fu_11740_p3);
[2025-10-27 21:48:03,784]       |                                   ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19283:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,784] 19283 | assign sext_ln186_425_fu_11752_p1 = $signed(local_temp_V_861_fu_10908_p4);
[2025-10-27 21:48:03,784]       |                                   ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19285:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,784] 19285 | assign sext_ln186_426_fu_11762_p1 = $signed(local_temp_V_862_fu_10918_p4);
[2025-10-27 21:48:03,784]       |                                   ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19287:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,784] 19287 | assign sext_ln186_427_fu_11780_p1 = $signed(select_ln90_238_fu_11772_p3);
[2025-10-27 21:48:03,784]       |                                   ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19289:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,784] 19289 | assign sext_ln186_428_fu_11784_p1 = $signed(local_temp_V_863_fu_10928_p4);
[2025-10-27 21:48:03,784]       |                                   ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19291:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,784] 19291 | assign sext_ln186_429_fu_12350_p1 = $signed(local_temp_V_864_fu_11950_p4);
[2025-10-27 21:48:03,784]       |                                   ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19293:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,784] 19293 | assign sext_ln186_42_fu_5330_p1 = $signed(select_ln90_41_fu_5322_p3);
[2025-10-27 21:48:03,784]       |                                 ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19295:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,784] 19295 | assign sext_ln186_430_fu_12368_p1 = $signed(select_ln90_240_fu_12360_p3);
[2025-10-27 21:48:03,784]       |                                   ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19297:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,784] 19297 | assign sext_ln186_431_fu_12372_p1 = $signed(local_temp_V_865_fu_11960_p4);
[2025-10-27 21:48:03,784]       |                                   ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19299:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,784] 19299 | assign sext_ln186_432_fu_12390_p1 = $signed(select_ln90_241_fu_12382_p3);
[2025-10-27 21:48:03,784]       |                                   ^
[2025-10-27 21:48:03,784] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19301:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,784]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19301 | assign sext_ln186_433_fu_12394_p1 = $signed(local_temp_V_866_fu_11970_p4);
[2025-10-27 21:48:03,785]       |                                   ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19303:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,785]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19303 | assign sext_ln186_434_fu_12412_p1 = $signed(select_ln90_242_fu_12404_p3);
[2025-10-27 21:48:03,785]       |                                   ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19305:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,785]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19305 | assign sext_ln186_435_fu_12416_p1 = $signed(local_temp_V_867_fu_11980_p4);
[2025-10-27 21:48:03,785]       |                                   ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19307:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,785]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19307 | assign sext_ln186_436_fu_12434_p1 = $signed(select_ln90_243_fu_12426_p3);
[2025-10-27 21:48:03,785]       |                                   ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19309:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,785]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19309 | assign sext_ln186_437_fu_12438_p1 = $signed(local_temp_V_868_fu_11990_p4);
[2025-10-27 21:48:03,785]       |                                   ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19311:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,785]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19311 | assign sext_ln186_438_fu_12456_p1 = $signed(select_ln90_244_fu_12448_p3);
[2025-10-27 21:48:03,785]       |                                   ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19313:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,785]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19313 | assign sext_ln186_439_fu_12460_p1 = $signed(local_temp_V_869_fu_12000_p4);
[2025-10-27 21:48:03,785]       |                                   ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19315:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,785]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19315 | assign sext_ln186_43_fu_5334_p1 = $signed(local_temp_V_666_fu_4910_p4);
[2025-10-27 21:48:03,785]       |                                 ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19317:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,785]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19317 | assign sext_ln186_440_fu_12478_p1 = $signed(select_ln90_245_fu_12470_p3);
[2025-10-27 21:48:03,785]       |                                   ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19319:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,785]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19319 | assign sext_ln186_441_fu_12482_p1 = $signed(local_temp_V_870_fu_12010_p4);
[2025-10-27 21:48:03,785]       |                                   ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19321:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,785]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19321 | assign sext_ln186_442_fu_12500_p1 = $signed(select_ln90_246_fu_12492_p3);
[2025-10-27 21:48:03,785]       |                                   ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19323:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,785]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19323 | assign sext_ln186_443_fu_12504_p1 = $signed(local_temp_V_871_fu_12020_p4);
[2025-10-27 21:48:03,785]       |                                   ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19325:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,785]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19325 | assign sext_ln186_444_fu_12522_p1 = $signed(select_ln90_247_fu_12514_p3);
[2025-10-27 21:48:03,785]       |                                   ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19327:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,785]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19327 | assign sext_ln186_445_fu_12526_p1 = $signed(local_temp_V_872_fu_12030_p4);
[2025-10-27 21:48:03,785]       |                                   ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19329:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,785]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19329 | assign sext_ln186_446_fu_12544_p1 = $signed(select_ln90_248_fu_12536_p3);
[2025-10-27 21:48:03,785]       |                                   ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19331:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,785]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19331 | assign sext_ln186_447_fu_12548_p1 = $signed(local_temp_V_873_fu_12040_p4);
[2025-10-27 21:48:03,785]       |                                   ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19333:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,785]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19333 | assign sext_ln186_448_fu_12566_p1 = $signed(select_ln90_249_fu_12558_p3);
[2025-10-27 21:48:03,785]       |                                   ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19335:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,785]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19335 | assign sext_ln186_449_fu_12570_p1 = $signed(local_temp_V_874_fu_12050_p4);
[2025-10-27 21:48:03,785]       |                                   ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19337:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,785]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19337 | assign sext_ln186_44_fu_5352_p1 = $signed(select_ln90_42_fu_5344_p3);
[2025-10-27 21:48:03,785]       |                                 ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19339:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,785]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19339 | assign sext_ln186_450_fu_12588_p1 = $signed(select_ln90_250_fu_12580_p3);
[2025-10-27 21:48:03,785]       |                                   ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19341:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,785]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19341 | assign sext_ln186_451_fu_12592_p1 = $signed(local_temp_V_875_fu_12060_p4);
[2025-10-27 21:48:03,785]       |                                   ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19343:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,785]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19343 | assign sext_ln186_452_fu_12610_p1 = $signed(select_ln90_251_fu_12602_p3);
[2025-10-27 21:48:03,785]       |                                   ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19345:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,785]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19345 | assign sext_ln186_453_fu_12614_p1 = $signed(local_temp_V_876_fu_12070_p4);
[2025-10-27 21:48:03,785]       |                                   ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19347:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,785]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19347 | assign sext_ln186_454_fu_12632_p1 = $signed(select_ln90_252_fu_12624_p3);
[2025-10-27 21:48:03,785]       |                                   ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19349:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,785]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19349 | assign sext_ln186_455_fu_12636_p1 = $signed(local_temp_V_877_fu_12080_p4);
[2025-10-27 21:48:03,785]       |                                   ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19351:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,785]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19351 | assign sext_ln186_456_fu_12654_p1 = $signed(select_ln90_253_fu_12646_p3);
[2025-10-27 21:48:03,785]       |                                   ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19353:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,785]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19353 | assign sext_ln186_457_fu_12658_p1 = $signed(local_temp_V_878_fu_12090_p4);
[2025-10-27 21:48:03,785]       |                                   ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19355:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,785]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19355 | assign sext_ln186_458_fu_12676_p1 = $signed(select_ln90_254_fu_12668_p3);
[2025-10-27 21:48:03,785]       |                                   ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19357:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,785]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,785] 19357 | assign sext_ln186_459_fu_12680_p1 = $signed(local_temp_V_879_fu_12100_p4);
[2025-10-27 21:48:03,785]       |                                   ^
[2025-10-27 21:48:03,785] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19359:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19359 | assign sext_ln186_45_fu_5356_p1 = $signed(local_temp_V_667_fu_4920_p4);
[2025-10-27 21:48:03,786]       |                                 ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19361:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19361 | assign sext_ln186_460_fu_12698_p1 = $signed(select_ln90_255_fu_12690_p3);
[2025-10-27 21:48:03,786]       |                                   ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19363:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19363 | assign sext_ln186_461_fu_12702_p1 = $signed(local_temp_V_880_fu_12110_p4);
[2025-10-27 21:48:03,786]       |                                   ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19365:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19365 | assign sext_ln186_462_fu_12720_p1 = $signed(select_ln90_256_fu_12712_p3);
[2025-10-27 21:48:03,786]       |                                   ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19367:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19367 | assign sext_ln186_463_fu_12724_p1 = $signed(local_temp_V_881_fu_12120_p4);
[2025-10-27 21:48:03,786]       |                                   ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19369:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19369 | assign sext_ln186_464_fu_12742_p1 = $signed(select_ln90_257_fu_12734_p3);
[2025-10-27 21:48:03,786]       |                                   ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19371:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19371 | assign sext_ln186_465_fu_12746_p1 = $signed(local_temp_V_882_fu_12130_p4);
[2025-10-27 21:48:03,786]       |                                   ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19373:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19373 | assign sext_ln186_466_fu_12764_p1 = $signed(select_ln90_258_fu_12756_p3);
[2025-10-27 21:48:03,786]       |                                   ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19375:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19375 | assign sext_ln186_467_fu_12768_p1 = $signed(local_temp_V_883_fu_12140_p4);
[2025-10-27 21:48:03,786]       |                                   ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19377:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19377 | assign sext_ln186_468_fu_12786_p1 = $signed(select_ln90_259_fu_12778_p3);
[2025-10-27 21:48:03,786]       |                                   ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19379:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19379 | assign sext_ln186_469_fu_12790_p1 = $signed(local_temp_V_884_fu_12150_p4);
[2025-10-27 21:48:03,786]       |                                   ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19381:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19381 | assign sext_ln186_46_fu_5374_p1 = $signed(select_ln90_43_fu_5366_p3);
[2025-10-27 21:48:03,786]       |                                 ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19383:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19383 | assign sext_ln186_470_fu_12808_p1 = $signed(select_ln90_260_fu_12800_p3);
[2025-10-27 21:48:03,786]       |                                   ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19385:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19385 | assign sext_ln186_471_fu_12812_p1 = $signed(local_temp_V_885_fu_12160_p4);
[2025-10-27 21:48:03,786]       |                                   ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19387:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19387 | assign sext_ln186_472_fu_12830_p1 = $signed(select_ln90_261_fu_12822_p3);
[2025-10-27 21:48:03,786]       |                                   ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19389:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19389 | assign sext_ln186_473_fu_12834_p1 = $signed(local_temp_V_886_fu_12170_p4);
[2025-10-27 21:48:03,786]       |                                   ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19391:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19391 | assign sext_ln186_474_fu_12852_p1 = $signed(select_ln90_262_fu_12844_p3);
[2025-10-27 21:48:03,786]       |                                   ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19393:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19393 | assign sext_ln186_475_fu_12856_p1 = $signed(local_temp_V_887_fu_12180_p4);
[2025-10-27 21:48:03,786]       |                                   ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19395:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19395 | assign sext_ln186_476_fu_12874_p1 = $signed(select_ln90_263_fu_12866_p3);
[2025-10-27 21:48:03,786]       |                                   ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19397:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19397 | assign sext_ln186_477_fu_12878_p1 = $signed(local_temp_V_888_fu_12190_p4);
[2025-10-27 21:48:03,786]       |                                   ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19399:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19399 | assign sext_ln186_478_fu_12896_p1 = $signed(select_ln90_264_fu_12888_p3);
[2025-10-27 21:48:03,786]       |                                   ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19401:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19401 | assign sext_ln186_479_fu_12900_p1 = $signed(local_temp_V_889_fu_12200_p4);
[2025-10-27 21:48:03,786]       |                                   ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19403:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19403 | assign sext_ln186_47_fu_5378_p1 = $signed(local_temp_V_668_fu_4930_p4);
[2025-10-27 21:48:03,786]       |                                 ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19405:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19405 | assign sext_ln186_480_fu_12918_p1 = $signed(select_ln90_265_fu_12910_p3);
[2025-10-27 21:48:03,786]       |                                   ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19407:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19407 | assign sext_ln186_481_fu_12922_p1 = $signed(local_temp_V_890_fu_12210_p4);
[2025-10-27 21:48:03,786]       |                                   ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19409:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19409 | assign sext_ln186_482_fu_12940_p1 = $signed(select_ln90_266_fu_12932_p3);
[2025-10-27 21:48:03,786]       |                                   ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19411:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19411 | assign sext_ln186_483_fu_12944_p1 = $signed(local_temp_V_891_fu_12220_p4);
[2025-10-27 21:48:03,786]       |                                   ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19413:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19413 | assign sext_ln186_484_fu_12962_p1 = $signed(select_ln90_267_fu_12954_p3);
[2025-10-27 21:48:03,786]       |                                   ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19415:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,786]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,786] 19415 | assign sext_ln186_485_fu_12966_p1 = $signed(local_temp_V_892_fu_12230_p4);
[2025-10-27 21:48:03,786]       |                                   ^
[2025-10-27 21:48:03,786] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19417:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19417 | assign sext_ln186_486_fu_12984_p1 = $signed(select_ln90_268_fu_12976_p3);
[2025-10-27 21:48:03,787]       |                                   ^
[2025-10-27 21:48:03,787] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19419:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19419 | assign sext_ln186_487_fu_12988_p1 = $signed(local_temp_V_893_fu_12240_p4);
[2025-10-27 21:48:03,787]       |                                   ^
[2025-10-27 21:48:03,787] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19421:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19421 | assign sext_ln186_488_fu_13006_p1 = $signed(select_ln90_269_fu_12998_p3);
[2025-10-27 21:48:03,787]       |                                   ^
[2025-10-27 21:48:03,787] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19423:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19423 | assign sext_ln186_489_fu_13010_p1 = $signed(local_temp_V_894_fu_12250_p4);
[2025-10-27 21:48:03,787]       |                                   ^
[2025-10-27 21:48:03,787] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19425:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19425 | assign sext_ln186_48_fu_5396_p1 = $signed(select_ln90_44_fu_5388_p3);
[2025-10-27 21:48:03,787]       |                                 ^
[2025-10-27 21:48:03,787] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19427:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19427 | assign sext_ln186_490_fu_13028_p1 = $signed(select_ln90_270_fu_13020_p3);
[2025-10-27 21:48:03,787]       |                                   ^
[2025-10-27 21:48:03,787] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19429:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19429 | assign sext_ln186_491_fu_13032_p1 = $signed(local_temp_V_895_fu_12260_p4);
[2025-10-27 21:48:03,787]       |                                   ^
[2025-10-27 21:48:03,787] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19431:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19431 | assign sext_ln186_492_fu_13050_p1 = $signed(select_ln90_271_fu_13042_p3);
[2025-10-27 21:48:03,787]       |                                   ^
[2025-10-27 21:48:03,787] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19433:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19433 | assign sext_ln186_493_fu_13054_p1 = $signed(local_temp_V_896_fu_12270_p4);
[2025-10-27 21:48:03,787]       |                                   ^
[2025-10-27 21:48:03,787] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19435:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19435 | assign sext_ln186_494_fu_13072_p1 = $signed(select_ln90_272_fu_13064_p3);
[2025-10-27 21:48:03,787]       |                                   ^
[2025-10-27 21:48:03,787] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19437:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19437 | assign sext_ln186_495_fu_13076_p1 = $signed(local_temp_V_897_fu_12280_p4);
[2025-10-27 21:48:03,787]       |                                   ^
[2025-10-27 21:48:03,787] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19439:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19439 | assign sext_ln186_496_fu_13094_p1 = $signed(select_ln90_273_fu_13086_p3);
[2025-10-27 21:48:03,787]       |                                   ^
[2025-10-27 21:48:03,787] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19441:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19441 | assign sext_ln186_497_fu_13098_p1 = $signed(local_temp_V_898_fu_12290_p4);
[2025-10-27 21:48:03,787]       |                                   ^
[2025-10-27 21:48:03,787] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19443:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19443 | assign sext_ln186_498_fu_13116_p1 = $signed(select_ln90_274_fu_13108_p3);
[2025-10-27 21:48:03,787]       |                                   ^
[2025-10-27 21:48:03,787] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19445:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19445 | assign sext_ln186_499_fu_13120_p1 = $signed(local_temp_V_899_fu_12300_p4);
[2025-10-27 21:48:03,787]       |                                   ^
[2025-10-27 21:48:03,787] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19447:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19447 | assign sext_ln186_49_fu_5400_p1 = $signed(local_temp_V_669_fu_4940_p4);
[2025-10-27 21:48:03,787]       |                                 ^
[2025-10-27 21:48:03,787] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19449:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19449 | assign sext_ln186_4_fu_3716_p1 = $signed(local_temp_V_629_fu_3216_p4);
[2025-10-27 21:48:03,787]       |                                ^
[2025-10-27 21:48:03,787] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19451:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19451 | assign sext_ln186_500_fu_13138_p1 = $signed(select_ln90_275_fu_13130_p3);
[2025-10-27 21:48:03,787]       |                                   ^
[2025-10-27 21:48:03,787] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19453:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19453 | assign sext_ln186_501_fu_13142_p1 = $signed(local_temp_V_900_fu_12310_p4);
[2025-10-27 21:48:03,787]       |                                   ^
[2025-10-27 21:48:03,787] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19455:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19455 | assign sext_ln186_502_fu_13160_p1 = $signed(select_ln90_276_fu_13152_p3);
[2025-10-27 21:48:03,787]       |                                   ^
[2025-10-27 21:48:03,787] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19457:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19457 | assign sext_ln186_503_fu_13164_p1 = $signed(local_temp_V_901_fu_12320_p4);
[2025-10-27 21:48:03,787]       |                                   ^
[2025-10-27 21:48:03,787] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19459:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19459 | assign sext_ln186_504_fu_13174_p1 = $signed(local_temp_V_902_fu_12330_p4);
[2025-10-27 21:48:03,787]       |                                   ^
[2025-10-27 21:48:03,787] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19461:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19461 | assign sext_ln186_505_fu_13192_p1 = $signed(select_ln90_278_fu_13184_p3);
[2025-10-27 21:48:03,787]       |                                   ^
[2025-10-27 21:48:03,787] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19463:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19463 | assign sext_ln186_506_fu_13196_p1 = $signed(local_temp_V_903_fu_12340_p4);
[2025-10-27 21:48:03,787]       |                                   ^
[2025-10-27 21:48:03,787] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19465:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19465 | assign sext_ln186_507_fu_13762_p1 = $signed(local_temp_V_904_fu_13362_p4);
[2025-10-27 21:48:03,787]       |                                   ^
[2025-10-27 21:48:03,787] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19467:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19467 | assign sext_ln186_508_fu_13780_p1 = $signed(select_ln90_280_fu_13772_p3);
[2025-10-27 21:48:03,787]       |                                   ^
[2025-10-27 21:48:03,787] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19469:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19469 | assign sext_ln186_509_fu_13784_p1 = $signed(local_temp_V_905_fu_13372_p4);
[2025-10-27 21:48:03,787]       |                                   ^
[2025-10-27 21:48:03,787] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19471:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19471 | assign sext_ln186_50_fu_5418_p1 = $signed(select_ln90_45_fu_5410_p3);
[2025-10-27 21:48:03,787]       |                                 ^
[2025-10-27 21:48:03,787] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19473:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,787]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,787] 19473 | assign sext_ln186_510_fu_13802_p1 = $signed(select_ln90_281_fu_13794_p3);
[2025-10-27 21:48:03,787]       |                                   ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19475:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,788]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,788] 19475 | assign sext_ln186_511_fu_13806_p1 = $signed(local_temp_V_906_fu_13382_p4);
[2025-10-27 21:48:03,788]       |                                   ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19477:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,788]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,788] 19477 | assign sext_ln186_512_fu_13824_p1 = $signed(select_ln90_282_fu_13816_p3);
[2025-10-27 21:48:03,788]       |                                   ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19479:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,788]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,788] 19479 | assign sext_ln186_513_fu_13828_p1 = $signed(local_temp_V_907_fu_13392_p4);
[2025-10-27 21:48:03,788]       |                                   ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19481:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,788]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,788] 19481 | assign sext_ln186_514_fu_13846_p1 = $signed(select_ln90_283_fu_13838_p3);
[2025-10-27 21:48:03,788]       |                                   ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19483:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,788]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,788] 19483 | assign sext_ln186_515_fu_13850_p1 = $signed(local_temp_V_908_fu_13402_p4);
[2025-10-27 21:48:03,788]       |                                   ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19485:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,788]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,788] 19485 | assign sext_ln186_516_fu_13868_p1 = $signed(select_ln90_284_fu_13860_p3);
[2025-10-27 21:48:03,788]       |                                   ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19487:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,788]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,788] 19487 | assign sext_ln186_517_fu_13872_p1 = $signed(local_temp_V_909_fu_13412_p4);
[2025-10-27 21:48:03,788]       |                                   ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19489:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,788]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,788] 19489 | assign sext_ln186_518_fu_13890_p1 = $signed(select_ln90_285_fu_13882_p3);
[2025-10-27 21:48:03,788]       |                                   ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19491:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,788]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,788] 19491 | assign sext_ln186_519_fu_13894_p1 = $signed(local_temp_V_910_fu_13422_p4);
[2025-10-27 21:48:03,788]       |                                   ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19493:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,788]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,788] 19493 | assign sext_ln186_51_fu_5422_p1 = $signed(local_temp_V_670_fu_4950_p4);
[2025-10-27 21:48:03,788]       |                                 ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19495:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,788]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,788] 19495 | assign sext_ln186_520_fu_13912_p1 = $signed(select_ln90_286_fu_13904_p3);
[2025-10-27 21:48:03,788]       |                                   ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19497:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,788]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,788] 19497 | assign sext_ln186_521_fu_13916_p1 = $signed(local_temp_V_911_fu_13432_p4);
[2025-10-27 21:48:03,788]       |                                   ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19499:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,788]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,788] 19499 | assign sext_ln186_522_fu_13934_p1 = $signed(select_ln90_287_fu_13926_p3);
[2025-10-27 21:48:03,788]       |                                   ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19501:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,788]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,788] 19501 | assign sext_ln186_523_fu_13938_p1 = $signed(local_temp_V_912_fu_13442_p4);
[2025-10-27 21:48:03,788]       |                                   ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19503:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,788]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,788] 19503 | assign sext_ln186_524_fu_13956_p1 = $signed(select_ln90_288_fu_13948_p3);
[2025-10-27 21:48:03,788]       |                                   ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19505:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,788]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,788] 19505 | assign sext_ln186_525_fu_13960_p1 = $signed(local_temp_V_913_fu_13452_p4);
[2025-10-27 21:48:03,788]       |                                   ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19507:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,788]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,788] 19507 | assign sext_ln186_526_fu_13978_p1 = $signed(select_ln90_289_fu_13970_p3);
[2025-10-27 21:48:03,788]       |                                   ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19509:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,788]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,788] 19509 | assign sext_ln186_527_fu_13982_p1 = $signed(local_temp_V_914_fu_13462_p4);
[2025-10-27 21:48:03,788]       |                                   ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19511:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,788]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,788] 19511 | assign sext_ln186_528_fu_14000_p1 = $signed(select_ln90_290_fu_13992_p3);
[2025-10-27 21:48:03,788]       |                                   ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19513:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,788]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,788] 19513 | assign sext_ln186_529_fu_14004_p1 = $signed(local_temp_V_915_fu_13472_p4);
[2025-10-27 21:48:03,788]       |                                   ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19515:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,788]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,788] 19515 | assign sext_ln186_52_fu_5440_p1 = $signed(select_ln90_46_fu_5432_p3);
[2025-10-27 21:48:03,788]       |                                 ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19517:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,788]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,788] 19517 | assign sext_ln186_530_fu_14022_p1 = $signed(select_ln90_291_fu_14014_p3);
[2025-10-27 21:48:03,788]       |                                   ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19519:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,788]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,788] 19519 | assign sext_ln186_531_fu_14026_p1 = $signed(local_temp_V_916_fu_13482_p4);
[2025-10-27 21:48:03,788]       |                                   ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19521:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,788]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,788] 19521 | assign sext_ln186_532_fu_14044_p1 = $signed(select_ln90_292_fu_14036_p3);
[2025-10-27 21:48:03,788]       |                                   ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19523:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,788]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,788] 19523 | assign sext_ln186_533_fu_14048_p1 = $signed(local_temp_V_917_fu_13492_p4);
[2025-10-27 21:48:03,788]       |                                   ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19525:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,788]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,788] 19525 | assign sext_ln186_534_fu_14066_p1 = $signed(select_ln90_293_fu_14058_p3);
[2025-10-27 21:48:03,788]       |                                   ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19527:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,788]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,788] 19527 | assign sext_ln186_535_fu_14070_p1 = $signed(local_temp_V_918_fu_13502_p4);
[2025-10-27 21:48:03,788]       |                                   ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19529:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,788]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,788] 19529 | assign sext_ln186_536_fu_14088_p1 = $signed(select_ln90_294_fu_14080_p3);
[2025-10-27 21:48:03,788]       |                                   ^
[2025-10-27 21:48:03,788] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19531:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,789]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,789] 19531 | assign sext_ln186_537_fu_14092_p1 = $signed(local_temp_V_919_fu_13512_p4);
[2025-10-27 21:48:03,789]       |                                   ^
[2025-10-27 21:48:03,789] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19533:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,789]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,789] 19533 | assign sext_ln186_538_fu_14110_p1 = $signed(select_ln90_295_fu_14102_p3);
[2025-10-27 21:48:03,789]       |                                   ^
[2025-10-27 21:48:03,789] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19535:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,789]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,789] 19535 | assign sext_ln186_539_fu_14114_p1 = $signed(local_temp_V_920_fu_13522_p4);
[2025-10-27 21:48:03,789]       |                                   ^
[2025-10-27 21:48:03,789] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19537:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,789]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,789] 19537 | assign sext_ln186_53_fu_5444_p1 = $signed(local_temp_V_671_fu_4960_p4);
[2025-10-27 21:48:03,789]       |                                 ^
[2025-10-27 21:48:03,789] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19539:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,789]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,789] 19539 | assign sext_ln186_540_fu_14132_p1 = $signed(select_ln90_296_fu_14124_p3);
[2025-10-27 21:48:03,789]       |                                   ^
[2025-10-27 21:48:03,789] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19541:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,789]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,789] 19541 | assign sext_ln186_541_fu_14136_p1 = $signed(local_temp_V_921_fu_13532_p4);
[2025-10-27 21:48:03,789]       |                                   ^
[2025-10-27 21:48:03,789] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19543:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,789]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,789] 19543 | assign sext_ln186_542_fu_14154_p1 = $signed(select_ln90_297_fu_14146_p3);
[2025-10-27 21:48:03,789]       |                                   ^
[2025-10-27 21:48:03,789] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19545:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,789]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,789] 19545 | assign sext_ln186_543_fu_14158_p1 = $signed(local_temp_V_922_fu_13542_p4);
[2025-10-27 21:48:03,789]       |                                   ^
[2025-10-27 21:48:03,789] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19547:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,789]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,789] 19547 | assign sext_ln186_544_fu_14176_p1 = $signed(select_ln90_298_fu_14168_p3);
[2025-10-27 21:48:03,789]       |                                   ^
[2025-10-27 21:48:03,789] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19549:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,789]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,789] 19549 | assign sext_ln186_545_fu_14180_p1 = $signed(local_temp_V_923_fu_13552_p4);
[2025-10-27 21:48:03,789]       |                                   ^
[2025-10-27 21:48:03,789] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19551:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,789]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,789] 19551 | assign sext_ln186_546_fu_14198_p1 = $signed(select_ln90_299_fu_14190_p3);
[2025-10-27 21:48:03,789]       |                                   ^
[2025-10-27 21:48:03,789] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19553:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,789]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,789] 19553 | assign sext_ln186_547_fu_14202_p1 = $signed(local_temp_V_924_fu_13562_p4);
[2025-10-27 21:48:03,789]       |                                   ^
[2025-10-27 21:48:03,789] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19555:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,789]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,789] 19555 | assign sext_ln186_548_fu_14220_p1 = $signed(select_ln90_300_fu_14212_p3);
[2025-10-27 21:48:03,789]       |                                   ^
[2025-10-27 21:48:03,789] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19557:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,789]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,789] 19557 | assign sext_ln186_549_fu_14224_p1 = $signed(local_temp_V_925_fu_13572_p4);
[2025-10-27 21:48:03,789]       |                                   ^
[2025-10-27 21:48:03,789] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19559:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,789]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,789] 19559 | assign sext_ln186_54_fu_5462_p1 = $signed(select_ln90_47_fu_5454_p3);
[2025-10-27 21:48:03,789]       |                                 ^
[2025-10-27 21:48:03,789] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19561:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,789]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,789] 19561 | assign sext_ln186_550_fu_14242_p1 = $signed(select_ln90_301_fu_14234_p3);
[2025-10-27 21:48:03,789]       |                                   ^
[2025-10-27 21:48:03,789] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19563:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,789]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,789] 19563 | assign sext_ln186_551_fu_14246_p1 = $signed(local_temp_V_926_fu_13582_p4);
[2025-10-27 21:48:03,789]       |                                   ^
[2025-10-27 21:48:03,789] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19565:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,789]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,789] 19565 | assign sext_ln186_552_fu_14264_p1 = $signed(select_ln90_302_fu_14256_p3);
[2025-10-27 21:48:03,789]       |                                   ^
[2025-10-27 21:48:03,789] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19567:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,789]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,789] 19567 | assign sext_ln186_553_fu_14268_p1 = $signed(local_temp_V_927_fu_13592_p4);
[2025-10-27 21:48:03,789]       |                                   ^
[2025-10-27 21:48:03,789] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19569:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,789]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,789] 19569 | assign sext_ln186_554_fu_14286_p1 = $signed(select_ln90_303_fu_14278_p3);
[2025-10-27 21:48:03,789]       |                                   ^
[2025-10-27 21:48:03,789] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19571:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,789]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,789] 19571 | assign sext_ln186_555_fu_14290_p1 = $signed(local_temp_V_928_fu_13602_p4);
[2025-10-27 21:48:03,789]       |                                   ^
[2025-10-27 21:48:03,789] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19573:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,789]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,789] 19573 | assign sext_ln186_556_fu_14308_p1 = $signed(select_ln90_304_fu_14300_p3);
[2025-10-27 21:48:03,789]       |                                   ^
[2025-10-27 21:48:03,789] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19575:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,789]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,789] 19575 | assign sext_ln186_557_fu_14312_p1 = $signed(local_temp_V_929_fu_13612_p4);
[2025-10-27 21:48:03,789]       |                                   ^
[2025-10-27 21:48:03,789] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19577:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,789]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,789] 19577 | assign sext_ln186_558_fu_14330_p1 = $signed(select_ln90_305_fu_14322_p3);
[2025-10-27 21:48:03,789]       |                                   ^
[2025-10-27 21:48:03,789] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19579:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,789]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,789] 19579 | assign sext_ln186_559_fu_14334_p1 = $signed(local_temp_V_930_fu_13622_p4);
[2025-10-27 21:48:03,789]       |                                   ^
[2025-10-27 21:48:03,789] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19581:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,789]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,789] 19581 | assign sext_ln186_55_fu_5466_p1 = $signed(local_temp_V_672_fu_4970_p4);
[2025-10-27 21:48:03,789]       |                                 ^
[2025-10-27 21:48:03,789] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19583:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,789]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,789] 19583 | assign sext_ln186_560_fu_14352_p1 = $signed(select_ln90_306_fu_14344_p3);
[2025-10-27 21:48:03,789]       |                                   ^
[2025-10-27 21:48:03,789] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19585:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,789]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,789] 19585 | assign sext_ln186_561_fu_14356_p1 = $signed(local_temp_V_931_fu_13632_p4);
[2025-10-27 21:48:03,789]       |                                   ^
[2025-10-27 21:48:03,789] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19587:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,790]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,790] 19587 | assign sext_ln186_562_fu_14374_p1 = $signed(select_ln90_307_fu_14366_p3);
[2025-10-27 21:48:03,790]       |                                   ^
[2025-10-27 21:48:03,790] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19589:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,790]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,790] 19589 | assign sext_ln186_563_fu_14378_p1 = $signed(local_temp_V_932_fu_13642_p4);
[2025-10-27 21:48:03,790]       |                                   ^
[2025-10-27 21:48:03,790] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19591:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,790]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,790] 19591 | assign sext_ln186_564_fu_14396_p1 = $signed(select_ln90_308_fu_14388_p3);
[2025-10-27 21:48:03,790]       |                                   ^
[2025-10-27 21:48:03,790] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19593:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,790]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,790] 19593 | assign sext_ln186_565_fu_14400_p1 = $signed(local_temp_V_933_fu_13652_p4);
[2025-10-27 21:48:03,790]       |                                   ^
[2025-10-27 21:48:03,790] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19595:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,790]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,790] 19595 | assign sext_ln186_566_fu_14418_p1 = $signed(select_ln90_309_fu_14410_p3);
[2025-10-27 21:48:03,790]       |                                   ^
[2025-10-27 21:48:03,790] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19597:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,790]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,790] 19597 | assign sext_ln186_567_fu_14422_p1 = $signed(local_temp_V_934_fu_13662_p4);
[2025-10-27 21:48:03,790]       |                                   ^
[2025-10-27 21:48:03,790] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19599:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,790]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,790] 19599 | assign sext_ln186_568_fu_14440_p1 = $signed(select_ln90_310_fu_14432_p3);
[2025-10-27 21:48:03,790]       |                                   ^
[2025-10-27 21:48:03,790] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19601:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,790]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,790] 19601 | assign sext_ln186_569_fu_14444_p1 = $signed(local_temp_V_935_fu_13672_p4);
[2025-10-27 21:48:03,790]       |                                   ^
[2025-10-27 21:48:03,790] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19603:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,790]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,790] 19603 | assign sext_ln186_56_fu_5484_p1 = $signed(select_ln90_48_fu_5476_p3);
[2025-10-27 21:48:03,790]       |                                 ^
[2025-10-27 21:48:03,790] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19605:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,790]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,790] 19605 | assign sext_ln186_570_fu_14462_p1 = $signed(select_ln90_311_fu_14454_p3);
[2025-10-27 21:48:03,790]       |                                   ^
[2025-10-27 21:48:03,790] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19607:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,790]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,790] 19607 | assign sext_ln186_571_fu_14466_p1 = $signed(local_temp_V_936_fu_13682_p4);
[2025-10-27 21:48:03,790]       |                                   ^
[2025-10-27 21:48:03,790] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19609:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,790]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,790] 19609 | assign sext_ln186_572_fu_14484_p1 = $signed(select_ln90_312_fu_14476_p3);
[2025-10-27 21:48:03,790]       |                                   ^
[2025-10-27 21:48:03,790] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19611:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,790]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,790] 19611 | assign sext_ln186_573_fu_14488_p1 = $signed(local_temp_V_937_fu_13692_p4);
[2025-10-27 21:48:03,790]       |                                   ^
[2025-10-27 21:48:03,790] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19613:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,790]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,790] 19613 | assign sext_ln186_574_fu_14506_p1 = $signed(select_ln90_313_fu_14498_p3);
[2025-10-27 21:48:03,790]       |                                   ^
[2025-10-27 21:48:03,790] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19615:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,790]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,790] 19615 | assign sext_ln186_575_fu_14510_p1 = $signed(local_temp_V_938_fu_13702_p4);
[2025-10-27 21:48:03,790]       |                                   ^
[2025-10-27 21:48:03,790] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19617:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,790]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,790] 19617 | assign sext_ln186_576_fu_14528_p1 = $signed(select_ln90_314_fu_14520_p3);
[2025-10-27 21:48:03,790]       |                                   ^
[2025-10-27 21:48:03,790] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19619:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,790]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,790] 19619 | assign sext_ln186_577_fu_14532_p1 = $signed(local_temp_V_939_fu_13712_p4);
[2025-10-27 21:48:03,790]       |                                   ^
[2025-10-27 21:48:03,790] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19621:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,790]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,790] 19621 | assign sext_ln186_578_fu_14550_p1 = $signed(select_ln90_315_fu_14542_p3);
[2025-10-27 21:48:03,790]       |                                   ^
[2025-10-27 21:48:03,790] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19623:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,790]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,790] 19623 | assign sext_ln186_579_fu_14554_p1 = $signed(local_temp_V_940_fu_13722_p4);
[2025-10-27 21:48:03,790]       |                                   ^
[2025-10-27 21:48:03,790] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19625:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,790]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,790] 19625 | assign sext_ln186_57_fu_5488_p1 = $signed(local_temp_V_673_fu_4980_p4);
[2025-10-27 21:48:03,790]       |                                 ^
[2025-10-27 21:48:03,790] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19627:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,790]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,790] 19627 | assign sext_ln186_580_fu_14572_p1 = $signed(select_ln90_316_fu_14564_p3);
[2025-10-27 21:48:03,790]       |                                   ^
[2025-10-27 21:48:03,790] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19629:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,790]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,790] 19629 | assign sext_ln186_581_fu_14576_p1 = $signed(local_temp_V_941_fu_13732_p4);
[2025-10-27 21:48:03,790]       |                                   ^
[2025-10-27 21:48:03,790] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19631:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,790]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,790] 19631 | assign sext_ln186_582_fu_14586_p1 = $signed(local_temp_V_942_fu_13742_p4);
[2025-10-27 21:48:03,790]       |                                   ^
[2025-10-27 21:48:03,790] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19633:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,790]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,790] 19633 | assign sext_ln186_583_fu_14604_p1 = $signed(select_ln90_318_fu_14596_p3);
[2025-10-27 21:48:03,790]       |                                   ^
[2025-10-27 21:48:03,790] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19635:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,790]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,790] 19635 | assign sext_ln186_584_fu_14608_p1 = $signed(local_temp_V_943_fu_13752_p4);
[2025-10-27 21:48:03,790]       |                                   ^
[2025-10-27 21:48:03,790] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19637:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,790]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,790] 19637 | assign sext_ln186_585_fu_15174_p1 = $signed(local_temp_V_944_fu_14774_p4);
[2025-10-27 21:48:03,790]       |                                   ^
[2025-10-27 21:48:03,790] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19639:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,790]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,790] 19639 | assign sext_ln186_586_fu_15192_p1 = $signed(select_ln90_320_fu_15184_p3);
[2025-10-27 21:48:03,790]       |                                   ^
[2025-10-27 21:48:03,790] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19641:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,790]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,790] 19641 | assign sext_ln186_587_fu_15196_p1 = $signed(local_temp_V_945_fu_14784_p4);
[2025-10-27 21:48:03,790]       |                                   ^
[2025-10-27 21:48:03,791] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19643:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,791]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,791] 19643 | assign sext_ln186_588_fu_15214_p1 = $signed(select_ln90_321_fu_15206_p3);
[2025-10-27 21:48:03,791]       |                                   ^
[2025-10-27 21:48:03,791] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19645:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,791]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,791] 19645 | assign sext_ln186_589_fu_15218_p1 = $signed(local_temp_V_946_fu_14794_p4);
[2025-10-27 21:48:03,791]       |                                   ^
[2025-10-27 21:48:03,791] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19647:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,791]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,791] 19647 | assign sext_ln186_58_fu_5506_p1 = $signed(select_ln90_49_fu_5498_p3);
[2025-10-27 21:48:03,791]       |                                 ^
[2025-10-27 21:48:03,791] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19649:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,791]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,791] 19649 | assign sext_ln186_590_fu_15236_p1 = $signed(select_ln90_322_fu_15228_p3);
[2025-10-27 21:48:03,791]       |                                   ^
[2025-10-27 21:48:03,791] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19651:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,791]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,791] 19651 | assign sext_ln186_591_fu_15240_p1 = $signed(local_temp_V_947_fu_14804_p4);
[2025-10-27 21:48:03,791]       |                                   ^
[2025-10-27 21:48:03,791] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19653:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,791]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,791] 19653 | assign sext_ln186_592_fu_15258_p1 = $signed(select_ln90_323_fu_15250_p3);
[2025-10-27 21:48:03,791]       |                                   ^
[2025-10-27 21:48:03,791] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19655:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,791]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,791] 19655 | assign sext_ln186_593_fu_15262_p1 = $signed(local_temp_V_948_fu_14814_p4);
[2025-10-27 21:48:03,791]       |                                   ^
[2025-10-27 21:48:03,791] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19657:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,791]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,791] 19657 | assign sext_ln186_594_fu_15280_p1 = $signed(select_ln90_324_fu_15272_p3);
[2025-10-27 21:48:03,791]       |                                   ^
[2025-10-27 21:48:03,791] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19659:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,791]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,791] 19659 | assign sext_ln186_595_fu_15284_p1 = $signed(local_temp_V_949_fu_14824_p4);
[2025-10-27 21:48:03,791]       |                                   ^
[2025-10-27 21:48:03,791] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19661:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,791]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,791] 19661 | assign sext_ln186_596_fu_15302_p1 = $signed(select_ln90_325_fu_15294_p3);
[2025-10-27 21:48:03,791]       |                                   ^
[2025-10-27 21:48:03,791] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19663:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,791]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,791] 19663 | assign sext_ln186_597_fu_15306_p1 = $signed(local_temp_V_950_fu_14834_p4);
[2025-10-27 21:48:03,791]       |                                   ^
[2025-10-27 21:48:03,791] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19665:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,791]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,791] 19665 | assign sext_ln186_598_fu_15324_p1 = $signed(select_ln90_326_fu_15316_p3);
[2025-10-27 21:48:03,791]       |                                   ^
[2025-10-27 21:48:03,791] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19667:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,791]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,791] 19667 | assign sext_ln186_599_fu_15328_p1 = $signed(local_temp_V_951_fu_14844_p4);
[2025-10-27 21:48:03,791]       |                                   ^
[2025-10-27 21:48:03,791] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19669:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,791]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,791] 19669 | assign sext_ln186_59_fu_5510_p1 = $signed(local_temp_V_674_fu_4990_p4);
[2025-10-27 21:48:03,791]       |                                 ^
[2025-10-27 21:48:03,791] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19671:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,791]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,791] 19671 | assign sext_ln186_5_fu_3746_p1 = $signed(local_temp_V_630_fu_3226_p4);
[2025-10-27 21:48:03,791]       |                                ^
[2025-10-27 21:48:03,791] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19673:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,791]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,791] 19673 | assign sext_ln186_600_fu_15346_p1 = $signed(select_ln90_327_fu_15338_p3);
[2025-10-27 21:48:03,791]       |                                   ^
[2025-10-27 21:48:03,791] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19675:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,791]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,791] 19675 | assign sext_ln186_601_fu_15350_p1 = $signed(local_temp_V_952_fu_14854_p4);
[2025-10-27 21:48:03,791]       |                                   ^
[2025-10-27 21:48:03,791] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19677:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,791]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,791] 19677 | assign sext_ln186_602_fu_15368_p1 = $signed(select_ln90_328_fu_15360_p3);
[2025-10-27 21:48:03,791]       |                                   ^
[2025-10-27 21:48:03,791] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19679:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,791]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,791] 19679 | assign sext_ln186_603_fu_15372_p1 = $signed(local_temp_V_953_fu_14864_p4);
[2025-10-27 21:48:03,791]       |                                   ^
[2025-10-27 21:48:03,791] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19681:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,791]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,791] 19681 | assign sext_ln186_604_fu_15390_p1 = $signed(select_ln90_329_fu_15382_p3);
[2025-10-27 21:48:03,791]       |                                   ^
[2025-10-27 21:48:03,791] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19683:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,791]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,791] 19683 | assign sext_ln186_605_fu_15394_p1 = $signed(local_temp_V_954_fu_14874_p4);
[2025-10-27 21:48:03,791]       |                                   ^
[2025-10-27 21:48:03,791] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19685:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,791]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,791] 19685 | assign sext_ln186_606_fu_15412_p1 = $signed(select_ln90_330_fu_15404_p3);
[2025-10-27 21:48:03,791]       |                                   ^
[2025-10-27 21:48:03,791] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19687:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,791]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,791] 19687 | assign sext_ln186_607_fu_15416_p1 = $signed(local_temp_V_955_fu_14884_p4);
[2025-10-27 21:48:03,791]       |                                   ^
[2025-10-27 21:48:03,791] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19689:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,791]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,791] 19689 | assign sext_ln186_608_fu_15434_p1 = $signed(select_ln90_331_fu_15426_p3);
[2025-10-27 21:48:03,791]       |                                   ^
[2025-10-27 21:48:03,791] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19691:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,791]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,791] 19691 | assign sext_ln186_609_fu_15438_p1 = $signed(local_temp_V_956_fu_14894_p4);
[2025-10-27 21:48:03,791]       |                                   ^
[2025-10-27 21:48:03,791] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19693:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,791]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,791] 19693 | assign sext_ln186_60_fu_5528_p1 = $signed(select_ln90_50_fu_5520_p3);
[2025-10-27 21:48:03,791]       |                                 ^
[2025-10-27 21:48:03,791] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19695:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,791]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,791] 19695 | assign sext_ln186_610_fu_15456_p1 = $signed(select_ln90_332_fu_15448_p3);
[2025-10-27 21:48:03,791]       |                                   ^
[2025-10-27 21:48:03,791] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19697:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,792]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,792] 19697 | assign sext_ln186_611_fu_15460_p1 = $signed(local_temp_V_957_fu_14904_p4);
[2025-10-27 21:48:03,792]       |                                   ^
[2025-10-27 21:48:03,792] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19699:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,792]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,792] 19699 | assign sext_ln186_612_fu_15478_p1 = $signed(select_ln90_333_fu_15470_p3);
[2025-10-27 21:48:03,792]       |                                   ^
[2025-10-27 21:48:03,792] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19701:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,792]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,792] 19701 | assign sext_ln186_613_fu_15482_p1 = $signed(local_temp_V_958_fu_14914_p4);
[2025-10-27 21:48:03,792]       |                                   ^
[2025-10-27 21:48:03,792] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19703:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,792]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,792] 19703 | assign sext_ln186_614_fu_15500_p1 = $signed(select_ln90_334_fu_15492_p3);
[2025-10-27 21:48:03,792]       |                                   ^
[2025-10-27 21:48:03,792] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19705:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,792]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,792] 19705 | assign sext_ln186_615_fu_15504_p1 = $signed(local_temp_V_959_fu_14924_p4);
[2025-10-27 21:48:03,792]       |                                   ^
[2025-10-27 21:48:03,792] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19707:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,792]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,792] 19707 | assign sext_ln186_616_fu_15522_p1 = $signed(select_ln90_335_fu_15514_p3);
[2025-10-27 21:48:03,792]       |                                   ^
[2025-10-27 21:48:03,792] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19709:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,792]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,792] 19709 | assign sext_ln186_617_fu_15526_p1 = $signed(local_temp_V_960_fu_14934_p4);
[2025-10-27 21:48:03,792]       |                                   ^
[2025-10-27 21:48:03,792] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19711:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,792]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,792] 19711 | assign sext_ln186_618_fu_15544_p1 = $signed(select_ln90_336_fu_15536_p3);
[2025-10-27 21:48:03,792]       |                                   ^
[2025-10-27 21:48:03,792] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19713:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,792]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,792] 19713 | assign sext_ln186_619_fu_15548_p1 = $signed(local_temp_V_961_fu_14944_p4);
[2025-10-27 21:48:03,792]       |                                   ^
[2025-10-27 21:48:03,792] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19715:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,792]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,792] 19715 | assign sext_ln186_61_fu_5532_p1 = $signed(local_temp_V_675_fu_5000_p4);
[2025-10-27 21:48:03,792]       |                                 ^
[2025-10-27 21:48:03,792] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19717:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,792]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,792] 19717 | assign sext_ln186_620_fu_15566_p1 = $signed(select_ln90_337_fu_15558_p3);
[2025-10-27 21:48:03,792]       |                                   ^
[2025-10-27 21:48:03,792] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19719:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,792]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,792] 19719 | assign sext_ln186_621_fu_15570_p1 = $signed(local_temp_V_962_fu_14954_p4);
[2025-10-27 21:48:03,792]       |                                   ^
[2025-10-27 21:48:03,792] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19721:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,792]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,792] 19721 | assign sext_ln186_622_fu_15588_p1 = $signed(select_ln90_338_fu_15580_p3);
[2025-10-27 21:48:03,792]       |                                   ^
[2025-10-27 21:48:03,792] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19723:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,792]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,792] 19723 | assign sext_ln186_623_fu_15592_p1 = $signed(local_temp_V_963_fu_14964_p4);
[2025-10-27 21:48:03,792]       |                                   ^
[2025-10-27 21:48:03,792] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19725:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,792]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,792] 19725 | assign sext_ln186_624_fu_15610_p1 = $signed(select_ln90_339_fu_15602_p3);
[2025-10-27 21:48:03,792]       |                                   ^
[2025-10-27 21:48:03,792] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19727:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,792]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,792] 19727 | assign sext_ln186_625_fu_15614_p1 = $signed(local_temp_V_964_fu_14974_p4);
[2025-10-27 21:48:03,792]       |                                   ^
[2025-10-27 21:48:03,792] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19729:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,792]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,792] 19729 | assign sext_ln186_626_fu_15632_p1 = $signed(select_ln90_340_fu_15624_p3);
[2025-10-27 21:48:03,792]       |                                   ^
[2025-10-27 21:48:03,792] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19731:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,792]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,792] 19731 | assign sext_ln186_627_fu_15636_p1 = $signed(local_temp_V_965_fu_14984_p4);
[2025-10-27 21:48:03,792]       |                                   ^
[2025-10-27 21:48:03,792] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19733:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,792]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,792] 19733 | assign sext_ln186_628_fu_15654_p1 = $signed(select_ln90_341_fu_15646_p3);
[2025-10-27 21:48:03,792]       |                                   ^
[2025-10-27 21:48:03,792] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19735:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,792]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,792] 19735 | assign sext_ln186_629_fu_15658_p1 = $signed(local_temp_V_966_fu_14994_p4);
[2025-10-27 21:48:03,792]       |                                   ^
[2025-10-27 21:48:03,792] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19737:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,792]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,792] 19737 | assign sext_ln186_62_fu_5550_p1 = $signed(select_ln90_51_fu_5542_p3);
[2025-10-27 21:48:03,792]       |                                 ^
[2025-10-27 21:48:03,792] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19739:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,792]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,792] 19739 | assign sext_ln186_630_fu_15676_p1 = $signed(select_ln90_342_fu_15668_p3);
[2025-10-27 21:48:03,792]       |                                   ^
[2025-10-27 21:48:03,792] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19741:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,792]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,792] 19741 | assign sext_ln186_631_fu_15680_p1 = $signed(local_temp_V_967_fu_15004_p4);
[2025-10-27 21:48:03,792]       |                                   ^
[2025-10-27 21:48:03,792] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19743:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,792]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,792] 19743 | assign sext_ln186_632_fu_15698_p1 = $signed(select_ln90_343_fu_15690_p3);
[2025-10-27 21:48:03,792]       |                                   ^
[2025-10-27 21:48:03,792] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19745:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,792]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,792] 19745 | assign sext_ln186_633_fu_15702_p1 = $signed(local_temp_V_968_fu_15014_p4);
[2025-10-27 21:48:03,792]       |                                   ^
[2025-10-27 21:48:03,792] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19747:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,792]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,792] 19747 | assign sext_ln186_634_fu_15720_p1 = $signed(select_ln90_344_fu_15712_p3);
[2025-10-27 21:48:03,792]       |                                   ^
[2025-10-27 21:48:03,792] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19749:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,792]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,792] 19749 | assign sext_ln186_635_fu_15724_p1 = $signed(local_temp_V_969_fu_15024_p4);
[2025-10-27 21:48:03,792]       |                                   ^
[2025-10-27 21:48:03,792] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19751:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,792]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,792] 19751 | assign sext_ln186_636_fu_15742_p1 = $signed(select_ln90_345_fu_15734_p3);
[2025-10-27 21:48:03,793]       |                                   ^
[2025-10-27 21:48:03,793] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19753:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,793]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,793] 19753 | assign sext_ln186_637_fu_15746_p1 = $signed(local_temp_V_970_fu_15034_p4);
[2025-10-27 21:48:03,793]       |                                   ^
[2025-10-27 21:48:03,793] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19755:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,793]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,793] 19755 | assign sext_ln186_638_fu_15764_p1 = $signed(select_ln90_346_fu_15756_p3);
[2025-10-27 21:48:03,793]       |                                   ^
[2025-10-27 21:48:03,793] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19757:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,793]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,793] 19757 | assign sext_ln186_639_fu_15768_p1 = $signed(local_temp_V_971_fu_15044_p4);
[2025-10-27 21:48:03,793]       |                                   ^
[2025-10-27 21:48:03,793] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19759:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,793]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,793] 19759 | assign sext_ln186_63_fu_5554_p1 = $signed(local_temp_V_676_fu_5010_p4);
[2025-10-27 21:48:03,793]       |                                 ^
[2025-10-27 21:48:03,793] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19761:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,793]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,793] 19761 | assign sext_ln186_640_fu_15786_p1 = $signed(select_ln90_347_fu_15778_p3);
[2025-10-27 21:48:03,793]       |                                   ^
[2025-10-27 21:48:03,793] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19763:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,793]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,793] 19763 | assign sext_ln186_641_fu_15790_p1 = $signed(local_temp_V_972_fu_15054_p4);
[2025-10-27 21:48:03,793]       |                                   ^
[2025-10-27 21:48:03,793] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19765:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,793]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,793] 19765 | assign sext_ln186_642_fu_15808_p1 = $signed(select_ln90_348_fu_15800_p3);
[2025-10-27 21:48:03,793]       |                                   ^
[2025-10-27 21:48:03,793] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19767:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,793]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,793] 19767 | assign sext_ln186_643_fu_15812_p1 = $signed(local_temp_V_973_fu_15064_p4);
[2025-10-27 21:48:03,793]       |                                   ^
[2025-10-27 21:48:03,793] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19769:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,793]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,793] 19769 | assign sext_ln186_644_fu_15830_p1 = $signed(select_ln90_349_fu_15822_p3);
[2025-10-27 21:48:03,793]       |                                   ^
[2025-10-27 21:48:03,793] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19771:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,793]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,793] 19771 | assign sext_ln186_645_fu_15834_p1 = $signed(local_temp_V_974_fu_15074_p4);
[2025-10-27 21:48:03,793]       |                                   ^
[2025-10-27 21:48:03,793] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19773:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,793]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,793] 19773 | assign sext_ln186_646_fu_15852_p1 = $signed(select_ln90_350_fu_15844_p3);
[2025-10-27 21:48:03,793]       |                                   ^
[2025-10-27 21:48:03,793] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19775:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,793]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,793] 19775 | assign sext_ln186_647_fu_15856_p1 = $signed(local_temp_V_975_fu_15084_p4);
[2025-10-27 21:48:03,793]       |                                   ^
[2025-10-27 21:48:03,793] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19777:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,793]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,793] 19777 | assign sext_ln186_648_fu_15874_p1 = $signed(select_ln90_351_fu_15866_p3);
[2025-10-27 21:48:03,793]       |                                   ^
[2025-10-27 21:48:03,793] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19779:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,793]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,793] 19779 | assign sext_ln186_649_fu_15878_p1 = $signed(local_temp_V_976_fu_15094_p4);
[2025-10-27 21:48:03,793]       |                                   ^
[2025-10-27 21:48:03,793] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19781:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,793]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,793] 19781 | assign sext_ln186_64_fu_5572_p1 = $signed(select_ln90_52_fu_5564_p3);
[2025-10-27 21:48:03,793]       |                                 ^
[2025-10-27 21:48:03,793] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19783:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,793]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,793] 19783 | assign sext_ln186_650_fu_15896_p1 = $signed(select_ln90_352_fu_15888_p3);
[2025-10-27 21:48:03,793]       |                                   ^
[2025-10-27 21:48:03,793] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19785:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,793]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,793] 19785 | assign sext_ln186_651_fu_15900_p1 = $signed(local_temp_V_977_fu_15104_p4);
[2025-10-27 21:48:03,793]       |                                   ^
[2025-10-27 21:48:03,793] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19787:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,793]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,793] 19787 | assign sext_ln186_652_fu_15918_p1 = $signed(select_ln90_353_fu_15910_p3);
[2025-10-27 21:48:03,793]       |                                   ^
[2025-10-27 21:48:03,793] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19789:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,793]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,793] 19789 | assign sext_ln186_653_fu_15922_p1 = $signed(local_temp_V_978_fu_15114_p4);
[2025-10-27 21:48:03,793]       |                                   ^
[2025-10-27 21:48:03,793] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19791:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,793]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,793] 19791 | assign sext_ln186_654_fu_15940_p1 = $signed(select_ln90_354_fu_15932_p3);
[2025-10-27 21:48:03,793]       |                                   ^
[2025-10-27 21:48:03,793] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19793:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,793]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,793] 19793 | assign sext_ln186_655_fu_15944_p1 = $signed(local_temp_V_979_fu_15124_p4);
[2025-10-27 21:48:03,793]       |                                   ^
[2025-10-27 21:48:03,793] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19795:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,793]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,793] 19795 | assign sext_ln186_656_fu_15962_p1 = $signed(select_ln90_355_fu_15954_p3);
[2025-10-27 21:48:03,793]       |                                   ^
[2025-10-27 21:48:03,793] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19797:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,793]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,793] 19797 | assign sext_ln186_657_fu_15966_p1 = $signed(local_temp_V_980_fu_15134_p4);
[2025-10-27 21:48:03,793]       |                                   ^
[2025-10-27 21:48:03,793] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19799:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,793]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,793] 19799 | assign sext_ln186_658_fu_15984_p1 = $signed(select_ln90_356_fu_15976_p3);
[2025-10-27 21:48:03,793]       |                                   ^
[2025-10-27 21:48:03,793] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19801:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,793]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,793] 19801 | assign sext_ln186_659_fu_15988_p1 = $signed(local_temp_V_981_fu_15144_p4);
[2025-10-27 21:48:03,793]       |                                   ^
[2025-10-27 21:48:03,793] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19803:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,793]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,793] 19803 | assign sext_ln186_65_fu_5576_p1 = $signed(local_temp_V_677_fu_5020_p4);
[2025-10-27 21:48:03,793]       |                                 ^
[2025-10-27 21:48:03,793] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19805:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,793]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,793] 19805 | assign sext_ln186_660_fu_15998_p1 = $signed(local_temp_V_982_fu_15154_p4);
[2025-10-27 21:48:03,793]       |                                   ^
[2025-10-27 21:48:03,793] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19807:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,793]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,794] 19807 | assign sext_ln186_661_fu_16016_p1 = $signed(select_ln90_358_fu_16008_p3);
[2025-10-27 21:48:03,794]       |                                   ^
[2025-10-27 21:48:03,794] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19809:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,794]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,794] 19809 | assign sext_ln186_662_fu_16020_p1 = $signed(local_temp_V_983_fu_15164_p4);
[2025-10-27 21:48:03,794]       |                                   ^
[2025-10-27 21:48:03,794] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19811:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,794]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,794] 19811 | assign sext_ln186_663_fu_16586_p1 = $signed(local_temp_V_984_fu_16186_p4);
[2025-10-27 21:48:03,794]       |                                   ^
[2025-10-27 21:48:03,794] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19813:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,794]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,794] 19813 | assign sext_ln186_664_fu_16604_p1 = $signed(select_ln90_360_fu_16596_p3);
[2025-10-27 21:48:03,794]       |                                   ^
[2025-10-27 21:48:03,794] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19815:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,794]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,794] 19815 | assign sext_ln186_665_fu_16608_p1 = $signed(local_temp_V_985_fu_16196_p4);
[2025-10-27 21:48:03,794]       |                                   ^
[2025-10-27 21:48:03,794] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19817:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,794]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,794] 19817 | assign sext_ln186_666_fu_16626_p1 = $signed(select_ln90_361_fu_16618_p3);
[2025-10-27 21:48:03,794]       |                                   ^
[2025-10-27 21:48:03,794] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19819:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,794]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,794] 19819 | assign sext_ln186_667_fu_16630_p1 = $signed(local_temp_V_986_fu_16206_p4);
[2025-10-27 21:48:03,794]       |                                   ^
[2025-10-27 21:48:03,794] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19821:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,794]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,794] 19821 | assign sext_ln186_668_fu_16648_p1 = $signed(select_ln90_362_fu_16640_p3);
[2025-10-27 21:48:03,794]       |                                   ^
[2025-10-27 21:48:03,794] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19823:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,794]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,794] 19823 | assign sext_ln186_669_fu_16652_p1 = $signed(local_temp_V_987_fu_16216_p4);
[2025-10-27 21:48:03,794]       |                                   ^
[2025-10-27 21:48:03,794] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19825:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,794]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,794] 19825 | assign sext_ln186_66_fu_5594_p1 = $signed(select_ln90_53_fu_5586_p3);
[2025-10-27 21:48:03,794]       |                                 ^
[2025-10-27 21:48:03,794] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19827:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,794]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,794] 19827 | assign sext_ln186_670_fu_16670_p1 = $signed(select_ln90_363_fu_16662_p3);
[2025-10-27 21:48:03,794]       |                                   ^
[2025-10-27 21:48:03,794] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19829:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,794]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,794] 19829 | assign sext_ln186_671_fu_16674_p1 = $signed(local_temp_V_988_fu_16226_p4);
[2025-10-27 21:48:03,794]       |                                   ^
[2025-10-27 21:48:03,794] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19831:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,794]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,794] 19831 | assign sext_ln186_672_fu_16692_p1 = $signed(select_ln90_364_fu_16684_p3);
[2025-10-27 21:48:03,794]       |                                   ^
[2025-10-27 21:48:03,794] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19833:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,794]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,794] 19833 | assign sext_ln186_673_fu_16696_p1 = $signed(local_temp_V_989_fu_16236_p4);
[2025-10-27 21:48:03,794]       |                                   ^
[2025-10-27 21:48:03,794] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19835:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,794]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,794] 19835 | assign sext_ln186_674_fu_16714_p1 = $signed(select_ln90_365_fu_16706_p3);
[2025-10-27 21:48:03,794]       |                                   ^
[2025-10-27 21:48:03,794] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19837:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,794]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,794] 19837 | assign sext_ln186_675_fu_16718_p1 = $signed(local_temp_V_990_fu_16246_p4);
[2025-10-27 21:48:03,794]       |                                   ^
[2025-10-27 21:48:03,794] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19839:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,794]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,794] 19839 | assign sext_ln186_676_fu_16736_p1 = $signed(select_ln90_366_fu_16728_p3);
[2025-10-27 21:48:03,794]       |                                   ^
[2025-10-27 21:48:03,794] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19841:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,794]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,794] 19841 | assign sext_ln186_677_fu_16740_p1 = $signed(local_temp_V_991_fu_16256_p4);
[2025-10-27 21:48:03,794]       |                                   ^
[2025-10-27 21:48:03,794] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19843:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,794]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,794] 19843 | assign sext_ln186_678_fu_16758_p1 = $signed(select_ln90_367_fu_16750_p3);
[2025-10-27 21:48:03,794]       |                                   ^
[2025-10-27 21:48:03,794] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19845:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,794]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,794] 19845 | assign sext_ln186_679_fu_16762_p1 = $signed(local_temp_V_992_fu_16266_p4);
[2025-10-27 21:48:03,794]       |                                   ^
[2025-10-27 21:48:03,794] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19847:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,794]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,794] 19847 | assign sext_ln186_67_fu_5598_p1 = $signed(local_temp_V_678_fu_5030_p4);
[2025-10-27 21:48:03,794]       |                                 ^
[2025-10-27 21:48:03,794] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19849:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,794]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,794] 19849 | assign sext_ln186_680_fu_16780_p1 = $signed(select_ln90_368_fu_16772_p3);
[2025-10-27 21:48:03,794]       |                                   ^
[2025-10-27 21:48:03,794] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19851:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,794]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,794] 19851 | assign sext_ln186_681_fu_16784_p1 = $signed(local_temp_V_993_fu_16276_p4);
[2025-10-27 21:48:03,794]       |                                   ^
[2025-10-27 21:48:03,794] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19853:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,794]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,794] 19853 | assign sext_ln186_682_fu_16802_p1 = $signed(select_ln90_369_fu_16794_p3);
[2025-10-27 21:48:03,794]       |                                   ^
[2025-10-27 21:48:03,794] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19855:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,794]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,794] 19855 | assign sext_ln186_683_fu_16806_p1 = $signed(local_temp_V_994_fu_16286_p4);
[2025-10-27 21:48:03,794]       |                                   ^
[2025-10-27 21:48:03,794] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19857:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,794]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,794] 19857 | assign sext_ln186_684_fu_16824_p1 = $signed(select_ln90_370_fu_16816_p3);
[2025-10-27 21:48:03,794]       |                                   ^
[2025-10-27 21:48:03,794] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19859:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,794]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,794] 19859 | assign sext_ln186_685_fu_16828_p1 = $signed(local_temp_V_995_fu_16296_p4);
[2025-10-27 21:48:03,794]       |                                   ^
[2025-10-27 21:48:03,794] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19861:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,794]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,794] 19861 | assign sext_ln186_686_fu_16846_p1 = $signed(select_ln90_371_fu_16838_p3);
[2025-10-27 21:48:03,794]       |                                   ^
[2025-10-27 21:48:03,794] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19863:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,795]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,795] 19863 | assign sext_ln186_687_fu_16850_p1 = $signed(local_temp_V_996_fu_16306_p4);
[2025-10-27 21:48:03,795]       |                                   ^
[2025-10-27 21:48:03,795] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19865:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,795]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,795] 19865 | assign sext_ln186_688_fu_16868_p1 = $signed(select_ln90_372_fu_16860_p3);
[2025-10-27 21:48:03,795]       |                                   ^
[2025-10-27 21:48:03,795] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19867:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,795]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,795] 19867 | assign sext_ln186_689_fu_16872_p1 = $signed(local_temp_V_997_fu_16316_p4);
[2025-10-27 21:48:03,795]       |                                   ^
[2025-10-27 21:48:03,795] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19869:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,795]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,795] 19869 | assign sext_ln186_68_fu_5616_p1 = $signed(select_ln90_54_fu_5608_p3);
[2025-10-27 21:48:03,795]       |                                 ^
[2025-10-27 21:48:03,795] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19871:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,795]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,795] 19871 | assign sext_ln186_690_fu_16890_p1 = $signed(select_ln90_373_fu_16882_p3);
[2025-10-27 21:48:03,795]       |                                   ^
[2025-10-27 21:48:03,795] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19873:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,795]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,795] 19873 | assign sext_ln186_691_fu_16894_p1 = $signed(local_temp_V_998_fu_16326_p4);
[2025-10-27 21:48:03,795]       |                                   ^
[2025-10-27 21:48:03,795] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19875:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,795]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,795] 19875 | assign sext_ln186_692_fu_16912_p1 = $signed(select_ln90_374_fu_16904_p3);
[2025-10-27 21:48:03,795]       |                                   ^
[2025-10-27 21:48:03,795] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19877:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,795]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,795] 19877 | assign sext_ln186_693_fu_16916_p1 = $signed(local_temp_V_999_fu_16336_p4);
[2025-10-27 21:48:03,795]       |                                   ^
[2025-10-27 21:48:03,795] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19879:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,795]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,795] 19879 | assign sext_ln186_694_fu_16934_p1 = $signed(select_ln90_375_fu_16926_p3);
[2025-10-27 21:48:03,795]       |                                   ^
[2025-10-27 21:48:03,795] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19881:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,795]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,795] 19881 | assign sext_ln186_695_fu_16938_p1 = $signed(local_temp_V_1000_fu_16346_p4);
[2025-10-27 21:48:03,795]       |                                   ^
[2025-10-27 21:48:03,795] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19883:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,795]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,795] 19883 | assign sext_ln186_696_fu_16956_p1 = $signed(select_ln90_376_fu_16948_p3);
[2025-10-27 21:48:03,795]       |                                   ^
[2025-10-27 21:48:03,795] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19885:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,795]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,795] 19885 | assign sext_ln186_697_fu_16960_p1 = $signed(local_temp_V_1001_fu_16356_p4);
[2025-10-27 21:48:03,795]       |                                   ^
[2025-10-27 21:48:03,795] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19887:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,795]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,795] 19887 | assign sext_ln186_698_fu_16978_p1 = $signed(select_ln90_377_fu_16970_p3);
[2025-10-27 21:48:03,795]       |                                   ^
[2025-10-27 21:48:03,795] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19889:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,795]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,795] 19889 | assign sext_ln186_699_fu_16982_p1 = $signed(local_temp_V_1002_fu_16366_p4);
[2025-10-27 21:48:03,795]       |                                   ^
[2025-10-27 21:48:03,795] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19891:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,795]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,795] 19891 | assign sext_ln186_69_fu_5620_p1 = $signed(local_temp_V_679_fu_5040_p4);
[2025-10-27 21:48:03,795]       |                                 ^
[2025-10-27 21:48:03,795] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19893:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,795]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,795] 19893 | assign sext_ln186_6_fu_3776_p1 = $signed(local_temp_V_631_fu_3236_p4);
[2025-10-27 21:48:03,795]       |                                ^
[2025-10-27 21:48:03,795] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19895:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,795]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,795] 19895 | assign sext_ln186_700_fu_17000_p1 = $signed(select_ln90_378_fu_16992_p3);
[2025-10-27 21:48:03,795]       |                                   ^
[2025-10-27 21:48:03,795] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19897:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,795]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,795] 19897 | assign sext_ln186_701_fu_17004_p1 = $signed(local_temp_V_1003_fu_16376_p4);
[2025-10-27 21:48:03,795]       |                                   ^
[2025-10-27 21:48:03,795] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19899:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,795]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,795] 19899 | assign sext_ln186_702_fu_17022_p1 = $signed(select_ln90_379_fu_17014_p3);
[2025-10-27 21:48:03,795]       |                                   ^
[2025-10-27 21:48:03,795] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19901:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,795]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,795] 19901 | assign sext_ln186_703_fu_17026_p1 = $signed(local_temp_V_1004_fu_16386_p4);
[2025-10-27 21:48:03,795]       |                                   ^
[2025-10-27 21:48:03,795] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19903:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,795]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,795] 19903 | assign sext_ln186_704_fu_17044_p1 = $signed(select_ln90_380_fu_17036_p3);
[2025-10-27 21:48:03,795]       |                                   ^
[2025-10-27 21:48:03,795] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19905:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,795]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,795] 19905 | assign sext_ln186_705_fu_17048_p1 = $signed(local_temp_V_1005_fu_16396_p4);
[2025-10-27 21:48:03,795]       |                                   ^
[2025-10-27 21:48:03,795] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19907:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,795]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,795] 19907 | assign sext_ln186_706_fu_17066_p1 = $signed(select_ln90_381_fu_17058_p3);
[2025-10-27 21:48:03,795]       |                                   ^
[2025-10-27 21:48:03,795] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19909:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,795]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,795] 19909 | assign sext_ln186_707_fu_17070_p1 = $signed(local_temp_V_1006_fu_16406_p4);
[2025-10-27 21:48:03,795]       |                                   ^
[2025-10-27 21:48:03,795] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19911:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,795]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,795] 19911 | assign sext_ln186_708_fu_17088_p1 = $signed(select_ln90_382_fu_17080_p3);
[2025-10-27 21:48:03,795]       |                                   ^
[2025-10-27 21:48:03,795] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19913:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,795]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,795] 19913 | assign sext_ln186_709_fu_17092_p1 = $signed(local_temp_V_1007_fu_16416_p4);
[2025-10-27 21:48:03,795]       |                                   ^
[2025-10-27 21:48:03,795] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19915:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,795]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,795] 19915 | assign sext_ln186_70_fu_5638_p1 = $signed(select_ln90_55_fu_5630_p3);
[2025-10-27 21:48:03,795]       |                                 ^
[2025-10-27 21:48:03,795] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19917:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,795]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,795] 19917 | assign sext_ln186_710_fu_17110_p1 = $signed(select_ln90_383_fu_17102_p3);
[2025-10-27 21:48:03,795]       |                                   ^
[2025-10-27 21:48:03,795] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19919:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,796]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,796] 19919 | assign sext_ln186_711_fu_17114_p1 = $signed(local_temp_V_1008_fu_16426_p4);
[2025-10-27 21:48:03,796]       |                                   ^
[2025-10-27 21:48:03,796] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19921:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,796]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,796] 19921 | assign sext_ln186_712_fu_17132_p1 = $signed(select_ln90_384_fu_17124_p3);
[2025-10-27 21:48:03,796]       |                                   ^
[2025-10-27 21:48:03,796] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19923:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,796]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,796] 19923 | assign sext_ln186_713_fu_17136_p1 = $signed(local_temp_V_1009_fu_16436_p4);
[2025-10-27 21:48:03,796]       |                                   ^
[2025-10-27 21:48:03,796] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19925:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,796]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,796] 19925 | assign sext_ln186_714_fu_17154_p1 = $signed(select_ln90_385_fu_17146_p3);
[2025-10-27 21:48:03,796]       |                                   ^
[2025-10-27 21:48:03,796] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19927:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,796]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,796] 19927 | assign sext_ln186_715_fu_17158_p1 = $signed(local_temp_V_1010_fu_16446_p4);
[2025-10-27 21:48:03,796]       |                                   ^
[2025-10-27 21:48:03,796] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19929:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,796]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,796] 19929 | assign sext_ln186_716_fu_17176_p1 = $signed(select_ln90_386_fu_17168_p3);
[2025-10-27 21:48:03,796]       |                                   ^
[2025-10-27 21:48:03,796] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19931:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,796]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,796] 19931 | assign sext_ln186_717_fu_17180_p1 = $signed(local_temp_V_1011_fu_16456_p4);
[2025-10-27 21:48:03,796]       |                                   ^
[2025-10-27 21:48:03,796] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19933:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,796]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,796] 19933 | assign sext_ln186_718_fu_17198_p1 = $signed(select_ln90_387_fu_17190_p3);
[2025-10-27 21:48:03,796]       |                                   ^
[2025-10-27 21:48:03,796] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19935:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,796]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,796] 19935 | assign sext_ln186_719_fu_17202_p1 = $signed(local_temp_V_1012_fu_16466_p4);
[2025-10-27 21:48:03,796]       |                                   ^
[2025-10-27 21:48:03,796] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19937:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,796]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,796] 19937 | assign sext_ln186_71_fu_5642_p1 = $signed(local_temp_V_680_fu_5050_p4);
[2025-10-27 21:48:03,796]       |                                 ^
[2025-10-27 21:48:03,796] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19939:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,796]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,796] 19939 | assign sext_ln186_720_fu_17220_p1 = $signed(select_ln90_388_fu_17212_p3);
[2025-10-27 21:48:03,796]       |                                   ^
[2025-10-27 21:48:03,796] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19941:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,796]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,796] 19941 | assign sext_ln186_721_fu_17224_p1 = $signed(local_temp_V_1013_fu_16476_p4);
[2025-10-27 21:48:03,796]       |                                   ^
[2025-10-27 21:48:03,796] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19943:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,796]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,796] 19943 | assign sext_ln186_722_fu_17242_p1 = $signed(select_ln90_389_fu_17234_p3);
[2025-10-27 21:48:03,796]       |                                   ^
[2025-10-27 21:48:03,796] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19945:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,796]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,796] 19945 | assign sext_ln186_723_fu_17246_p1 = $signed(local_temp_V_1014_fu_16486_p4);
[2025-10-27 21:48:03,796]       |                                   ^
[2025-10-27 21:48:03,796] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19947:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,796]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,796] 19947 | assign sext_ln186_724_fu_17264_p1 = $signed(select_ln90_390_fu_17256_p3);
[2025-10-27 21:48:03,796]       |                                   ^
[2025-10-27 21:48:03,796] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19949:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,796]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,796] 19949 | assign sext_ln186_725_fu_17268_p1 = $signed(local_temp_V_1015_fu_16496_p4);
[2025-10-27 21:48:03,796]       |                                   ^
[2025-10-27 21:48:03,796] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19951:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,796]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,796] 19951 | assign sext_ln186_726_fu_17286_p1 = $signed(select_ln90_391_fu_17278_p3);
[2025-10-27 21:48:03,796]       |                                   ^
[2025-10-27 21:48:03,796] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19953:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,796]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,796] 19953 | assign sext_ln186_727_fu_17290_p1 = $signed(local_temp_V_1016_fu_16506_p4);
[2025-10-27 21:48:03,796]       |                                   ^
[2025-10-27 21:48:03,796] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19955:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,796]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,796] 19955 | assign sext_ln186_728_fu_17308_p1 = $signed(select_ln90_392_fu_17300_p3);
[2025-10-27 21:48:03,796]       |                                   ^
[2025-10-27 21:48:03,796] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19957:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,796]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,796] 19957 | assign sext_ln186_729_fu_17312_p1 = $signed(local_temp_V_1017_fu_16516_p4);
[2025-10-27 21:48:03,796]       |                                   ^
[2025-10-27 21:48:03,796] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19959:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,796]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,796] 19959 | assign sext_ln186_72_fu_5660_p1 = $signed(select_ln90_56_fu_5652_p3);
[2025-10-27 21:48:03,796]       |                                 ^
[2025-10-27 21:48:03,796] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19961:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,796]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,796] 19961 | assign sext_ln186_730_fu_17330_p1 = $signed(select_ln90_393_fu_17322_p3);
[2025-10-27 21:48:03,796]       |                                   ^
[2025-10-27 21:48:03,796] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19963:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,796]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,796] 19963 | assign sext_ln186_731_fu_17334_p1 = $signed(local_temp_V_1018_fu_16526_p4);
[2025-10-27 21:48:03,796]       |                                   ^
[2025-10-27 21:48:03,796] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19965:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,796]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,796] 19965 | assign sext_ln186_732_fu_17352_p1 = $signed(select_ln90_394_fu_17344_p3);
[2025-10-27 21:48:03,796]       |                                   ^
[2025-10-27 21:48:03,796] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19967:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,796]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,796] 19967 | assign sext_ln186_733_fu_17356_p1 = $signed(local_temp_V_1019_fu_16536_p4);
[2025-10-27 21:48:03,796]       |                                   ^
[2025-10-27 21:48:03,796] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19969:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,796]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,796] 19969 | assign sext_ln186_734_fu_17374_p1 = $signed(select_ln90_395_fu_17366_p3);
[2025-10-27 21:48:03,796]       |                                   ^
[2025-10-27 21:48:03,796] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19971:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,796]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,796] 19971 | assign sext_ln186_735_fu_17378_p1 = $signed(local_temp_V_1020_fu_16546_p4);
[2025-10-27 21:48:03,796]       |                                   ^
[2025-10-27 21:48:03,796] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19973:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,796]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,796] 19973 | assign sext_ln186_736_fu_17396_p1 = $signed(select_ln90_396_fu_17388_p3);
[2025-10-27 21:48:03,797]       |                                   ^
[2025-10-27 21:48:03,797] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19975:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,797]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,797] 19975 | assign sext_ln186_737_fu_17400_p1 = $signed(local_temp_V_1021_fu_16556_p4);
[2025-10-27 21:48:03,797]       |                                   ^
[2025-10-27 21:48:03,797] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19977:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,797]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,797] 19977 | assign sext_ln186_738_fu_17410_p1 = $signed(local_temp_V_1022_fu_16566_p4);
[2025-10-27 21:48:03,797]       |                                   ^
[2025-10-27 21:48:03,797] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19979:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,797]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,797] 19979 | assign sext_ln186_739_fu_17428_p1 = $signed(select_ln90_398_fu_17420_p3);
[2025-10-27 21:48:03,797]       |                                   ^
[2025-10-27 21:48:03,797] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19981:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,797]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,797] 19981 | assign sext_ln186_73_fu_5664_p1 = $signed(local_temp_V_681_fu_5060_p4);
[2025-10-27 21:48:03,797]       |                                 ^
[2025-10-27 21:48:03,797] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19983:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,797]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,797] 19983 | assign sext_ln186_740_fu_17432_p1 = $signed(local_temp_V_1023_fu_16576_p4);
[2025-10-27 21:48:03,797]       |                                   ^
[2025-10-27 21:48:03,797] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19985:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,797]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,797] 19985 | assign sext_ln186_741_fu_17998_p1 = $signed(local_temp_V_1024_fu_17598_p4);
[2025-10-27 21:48:03,797]       |                                   ^
[2025-10-27 21:48:03,797] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19987:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,797]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,797] 19987 | assign sext_ln186_742_fu_18016_p1 = $signed(select_ln90_400_fu_18008_p3);
[2025-10-27 21:48:03,797]       |                                   ^
[2025-10-27 21:48:03,797] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19989:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,797]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,797] 19989 | assign sext_ln186_743_fu_18020_p1 = $signed(local_temp_V_1025_fu_17608_p4);
[2025-10-27 21:48:03,797]       |                                   ^
[2025-10-27 21:48:03,797] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19991:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,797]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,797] 19991 | assign sext_ln186_744_fu_18038_p1 = $signed(select_ln90_401_fu_18030_p3);
[2025-10-27 21:48:03,797]       |                                   ^
[2025-10-27 21:48:03,797] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19993:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,797]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,797] 19993 | assign sext_ln186_745_fu_18042_p1 = $signed(local_temp_V_1026_fu_17618_p4);
[2025-10-27 21:48:03,797]       |                                   ^
[2025-10-27 21:48:03,797] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19995:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,797]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,797] 19995 | assign sext_ln186_746_fu_18060_p1 = $signed(select_ln90_402_fu_18052_p3);
[2025-10-27 21:48:03,797]       |                                   ^
[2025-10-27 21:48:03,797] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19997:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,797]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,797] 19997 | assign sext_ln186_747_fu_18064_p1 = $signed(local_temp_V_1027_fu_17628_p4);
[2025-10-27 21:48:03,797]       |                                   ^
[2025-10-27 21:48:03,797] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:19999:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,797]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,797] 19999 | assign sext_ln186_748_fu_18082_p1 = $signed(select_ln90_403_fu_18074_p3);
[2025-10-27 21:48:03,797]       |                                   ^
[2025-10-27 21:48:03,797] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20001:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,797]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,797] 20001 | assign sext_ln186_749_fu_18086_p1 = $signed(local_temp_V_1028_fu_17638_p4);
[2025-10-27 21:48:03,797]       |                                   ^
[2025-10-27 21:48:03,797] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20003:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,797]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,797] 20003 | assign sext_ln186_74_fu_5682_p1 = $signed(select_ln90_57_fu_5674_p3);
[2025-10-27 21:48:03,797]       |                                 ^
[2025-10-27 21:48:03,797] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20005:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,797]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,797] 20005 | assign sext_ln186_750_fu_18104_p1 = $signed(select_ln90_404_fu_18096_p3);
[2025-10-27 21:48:03,797]       |                                   ^
[2025-10-27 21:48:03,797] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20007:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,797]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,797] 20007 | assign sext_ln186_751_fu_18108_p1 = $signed(local_temp_V_1029_fu_17648_p4);
[2025-10-27 21:48:03,797]       |                                   ^
[2025-10-27 21:48:03,797] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20009:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,797]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,797] 20009 | assign sext_ln186_752_fu_18126_p1 = $signed(select_ln90_405_fu_18118_p3);
[2025-10-27 21:48:03,797]       |                                   ^
[2025-10-27 21:48:03,797] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20011:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,797]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,797] 20011 | assign sext_ln186_753_fu_18130_p1 = $signed(local_temp_V_1030_fu_17658_p4);
[2025-10-27 21:48:03,797]       |                                   ^
[2025-10-27 21:48:03,797] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20013:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,797]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,797] 20013 | assign sext_ln186_754_fu_18148_p1 = $signed(select_ln90_406_fu_18140_p3);
[2025-10-27 21:48:03,797]       |                                   ^
[2025-10-27 21:48:03,797] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20015:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,797]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,797] 20015 | assign sext_ln186_755_fu_18152_p1 = $signed(local_temp_V_1031_fu_17668_p4);
[2025-10-27 21:48:03,797]       |                                   ^
[2025-10-27 21:48:03,797] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20017:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,797]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,797] 20017 | assign sext_ln186_756_fu_18170_p1 = $signed(select_ln90_407_fu_18162_p3);
[2025-10-27 21:48:03,797]       |                                   ^
[2025-10-27 21:48:03,797] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20019:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,797]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,797] 20019 | assign sext_ln186_757_fu_18174_p1 = $signed(local_temp_V_1032_fu_17678_p4);
[2025-10-27 21:48:03,797]       |                                   ^
[2025-10-27 21:48:03,797] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20021:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,797]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,797] 20021 | assign sext_ln186_758_fu_18192_p1 = $signed(select_ln90_408_fu_18184_p3);
[2025-10-27 21:48:03,797]       |                                   ^
[2025-10-27 21:48:03,797] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20023:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,797]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,797] 20023 | assign sext_ln186_759_fu_18196_p1 = $signed(local_temp_V_1033_fu_17688_p4);
[2025-10-27 21:48:03,797]       |                                   ^
[2025-10-27 21:48:03,797] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20025:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,797]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,797] 20025 | assign sext_ln186_75_fu_5686_p1 = $signed(local_temp_V_682_fu_5070_p4);
[2025-10-27 21:48:03,797]       |                                 ^
[2025-10-27 21:48:03,797] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20027:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,797]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,797] 20027 | assign sext_ln186_760_fu_18214_p1 = $signed(select_ln90_409_fu_18206_p3);
[2025-10-27 21:48:03,798]       |                                   ^
[2025-10-27 21:48:03,798] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20029:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,798]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,798] 20029 | assign sext_ln186_761_fu_18218_p1 = $signed(local_temp_V_1034_fu_17698_p4);
[2025-10-27 21:48:03,798]       |                                   ^
[2025-10-27 21:48:03,798] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20031:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,798]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,798] 20031 | assign sext_ln186_762_fu_18236_p1 = $signed(select_ln90_410_fu_18228_p3);
[2025-10-27 21:48:03,798]       |                                   ^
[2025-10-27 21:48:03,798] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20033:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,798]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,798] 20033 | assign sext_ln186_763_fu_18240_p1 = $signed(local_temp_V_1035_fu_17708_p4);
[2025-10-27 21:48:03,798]       |                                   ^
[2025-10-27 21:48:03,798] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20035:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,798]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,798] 20035 | assign sext_ln186_764_fu_18258_p1 = $signed(select_ln90_411_fu_18250_p3);
[2025-10-27 21:48:03,798]       |                                   ^
[2025-10-27 21:48:03,798] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20037:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,798]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,798] 20037 | assign sext_ln186_765_fu_18262_p1 = $signed(local_temp_V_1036_fu_17718_p4);
[2025-10-27 21:48:03,798]       |                                   ^
[2025-10-27 21:48:03,798] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20039:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,798]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,798] 20039 | assign sext_ln186_766_fu_18280_p1 = $signed(select_ln90_412_fu_18272_p3);
[2025-10-27 21:48:03,798]       |                                   ^
[2025-10-27 21:48:03,798] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20041:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,798]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,798] 20041 | assign sext_ln186_767_fu_18284_p1 = $signed(local_temp_V_1037_fu_17728_p4);
[2025-10-27 21:48:03,798]       |                                   ^
[2025-10-27 21:48:03,798] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20043:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,798]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,798] 20043 | assign sext_ln186_768_fu_18302_p1 = $signed(select_ln90_413_fu_18294_p3);
[2025-10-27 21:48:03,798]       |                                   ^
[2025-10-27 21:48:03,798] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20045:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,798]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,798] 20045 | assign sext_ln186_769_fu_18306_p1 = $signed(local_temp_V_1038_fu_17738_p4);
[2025-10-27 21:48:03,798]       |                                   ^
[2025-10-27 21:48:03,798] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20047:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,798]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,798] 20047 | assign sext_ln186_76_fu_5704_p1 = $signed(select_ln90_58_fu_5696_p3);
[2025-10-27 21:48:03,798]       |                                 ^
[2025-10-27 21:48:03,798] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20049:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,798]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,798] 20049 | assign sext_ln186_770_fu_18324_p1 = $signed(select_ln90_414_fu_18316_p3);
[2025-10-27 21:48:03,798]       |                                   ^
[2025-10-27 21:48:03,798] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20051:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,798]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,798] 20051 | assign sext_ln186_771_fu_18328_p1 = $signed(local_temp_V_1039_fu_17748_p4);
[2025-10-27 21:48:03,798]       |                                   ^
[2025-10-27 21:48:03,798] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20053:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,798]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,798] 20053 | assign sext_ln186_772_fu_18346_p1 = $signed(select_ln90_415_fu_18338_p3);
[2025-10-27 21:48:03,798]       |                                   ^
[2025-10-27 21:48:03,798] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20055:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,798]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,798] 20055 | assign sext_ln186_773_fu_18350_p1 = $signed(local_temp_V_1040_fu_17758_p4);
[2025-10-27 21:48:03,798]       |                                   ^
[2025-10-27 21:48:03,798] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20057:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,798]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,798] 20057 | assign sext_ln186_774_fu_18368_p1 = $signed(select_ln90_416_fu_18360_p3);
[2025-10-27 21:48:03,798]       |                                   ^
[2025-10-27 21:48:03,798] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20059:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,798]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,798] 20059 | assign sext_ln186_775_fu_18372_p1 = $signed(local_temp_V_1041_fu_17768_p4);
[2025-10-27 21:48:03,798]       |                                   ^
[2025-10-27 21:48:03,798] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20061:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,798]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,798] 20061 | assign sext_ln186_776_fu_18390_p1 = $signed(select_ln90_417_fu_18382_p3);
[2025-10-27 21:48:03,798]       |                                   ^
[2025-10-27 21:48:03,798] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20063:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,798]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,798] 20063 | assign sext_ln186_777_fu_18394_p1 = $signed(local_temp_V_1042_fu_17778_p4);
[2025-10-27 21:48:03,798]       |                                   ^
[2025-10-27 21:48:03,798] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20065:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,798]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,798] 20065 | assign sext_ln186_778_fu_18412_p1 = $signed(select_ln90_418_fu_18404_p3);
[2025-10-27 21:48:03,798]       |                                   ^
[2025-10-27 21:48:03,798] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20067:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,798]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,798] 20067 | assign sext_ln186_779_fu_18416_p1 = $signed(local_temp_V_1043_fu_17788_p4);
[2025-10-27 21:48:03,798]       |                                   ^
[2025-10-27 21:48:03,798] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20069:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,798]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,798] 20069 | assign sext_ln186_77_fu_5708_p1 = $signed(local_temp_V_683_fu_5080_p4);
[2025-10-27 21:48:03,798]       |                                 ^
[2025-10-27 21:48:03,798] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20071:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,798]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,798] 20071 | assign sext_ln186_780_fu_18434_p1 = $signed(select_ln90_419_fu_18426_p3);
[2025-10-27 21:48:03,798]       |                                   ^
[2025-10-27 21:48:03,798] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20073:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,798]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,798] 20073 | assign sext_ln186_781_fu_18438_p1 = $signed(local_temp_V_1044_fu_17798_p4);
[2025-10-27 21:48:03,798]       |                                   ^
[2025-10-27 21:48:03,798] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20075:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,798]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,798] 20075 | assign sext_ln186_782_fu_18456_p1 = $signed(select_ln90_420_fu_18448_p3);
[2025-10-27 21:48:03,798]       |                                   ^
[2025-10-27 21:48:03,798] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20077:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,798]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,798] 20077 | assign sext_ln186_783_fu_18460_p1 = $signed(local_temp_V_1045_fu_17808_p4);
[2025-10-27 21:48:03,798]       |                                   ^
[2025-10-27 21:48:03,798] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20079:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,798]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,798] 20079 | assign sext_ln186_784_fu_18478_p1 = $signed(select_ln90_421_fu_18470_p3);
[2025-10-27 21:48:03,798]       |                                   ^
[2025-10-27 21:48:03,798] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20081:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,798]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,798] 20081 | assign sext_ln186_785_fu_18482_p1 = $signed(local_temp_V_1046_fu_17818_p4);
[2025-10-27 21:48:03,798]       |                                   ^
[2025-10-27 21:48:03,798] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20083:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,798]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,799] 20083 | assign sext_ln186_786_fu_18500_p1 = $signed(select_ln90_422_fu_18492_p3);
[2025-10-27 21:48:03,799]       |                                   ^
[2025-10-27 21:48:03,799] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20085:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,799]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,799] 20085 | assign sext_ln186_787_fu_18504_p1 = $signed(local_temp_V_1047_fu_17828_p4);
[2025-10-27 21:48:03,799]       |                                   ^
[2025-10-27 21:48:03,799] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20087:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,799]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,799] 20087 | assign sext_ln186_788_fu_18522_p1 = $signed(select_ln90_423_fu_18514_p3);
[2025-10-27 21:48:03,799]       |                                   ^
[2025-10-27 21:48:03,799] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20089:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,799]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,799] 20089 | assign sext_ln186_789_fu_18526_p1 = $signed(local_temp_V_1048_fu_17838_p4);
[2025-10-27 21:48:03,799]       |                                   ^
[2025-10-27 21:48:03,799] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20091:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,799]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,799] 20091 | assign sext_ln186_78_fu_5726_p1 = $signed(select_ln90_59_fu_5718_p3);
[2025-10-27 21:48:03,799]       |                                 ^
[2025-10-27 21:48:03,799] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20093:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,799]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,799] 20093 | assign sext_ln186_790_fu_18544_p1 = $signed(select_ln90_424_fu_18536_p3);
[2025-10-27 21:48:03,799]       |                                   ^
[2025-10-27 21:48:03,799] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20095:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,799]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,799] 20095 | assign sext_ln186_791_fu_18548_p1 = $signed(local_temp_V_1049_fu_17848_p4);
[2025-10-27 21:48:03,799]       |                                   ^
[2025-10-27 21:48:03,799] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20097:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,799]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,799] 20097 | assign sext_ln186_792_fu_18566_p1 = $signed(select_ln90_425_fu_18558_p3);
[2025-10-27 21:48:03,799]       |                                   ^
[2025-10-27 21:48:03,799] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20099:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,799]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,799] 20099 | assign sext_ln186_793_fu_18570_p1 = $signed(local_temp_V_1050_fu_17858_p4);
[2025-10-27 21:48:03,799]       |                                   ^
[2025-10-27 21:48:03,799] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20101:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,799]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,799] 20101 | assign sext_ln186_794_fu_18588_p1 = $signed(select_ln90_426_fu_18580_p3);
[2025-10-27 21:48:03,799]       |                                   ^
[2025-10-27 21:48:03,799] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20103:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,799]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,799] 20103 | assign sext_ln186_795_fu_18592_p1 = $signed(local_temp_V_1051_fu_17868_p4);
[2025-10-27 21:48:03,799]       |                                   ^
[2025-10-27 21:48:03,799] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20105:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,799]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,799] 20105 | assign sext_ln186_796_fu_18610_p1 = $signed(select_ln90_427_fu_18602_p3);
[2025-10-27 21:48:03,799]       |                                   ^
[2025-10-27 21:48:03,799] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20107:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,799]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,799] 20107 | assign sext_ln186_797_fu_18614_p1 = $signed(local_temp_V_1052_fu_17878_p4);
[2025-10-27 21:48:03,799]       |                                   ^
[2025-10-27 21:48:03,799] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20109:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,799]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,799] 20109 | assign sext_ln186_798_fu_18632_p1 = $signed(select_ln90_428_fu_18624_p3);
[2025-10-27 21:48:03,799]       |                                   ^
[2025-10-27 21:48:03,799] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20111:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,799]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,799] 20111 | assign sext_ln186_799_fu_18636_p1 = $signed(local_temp_V_1053_fu_17888_p4);
[2025-10-27 21:48:03,799]       |                                   ^
[2025-10-27 21:48:03,799] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20113:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,799]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,799] 20113 | assign sext_ln186_79_fu_5730_p1 = $signed(local_temp_V_684_fu_5090_p4);
[2025-10-27 21:48:03,799]       |                                 ^
[2025-10-27 21:48:03,799] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20115:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,799]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,799] 20115 | assign sext_ln186_7_fu_3806_p1 = $signed(local_temp_V_632_fu_3246_p4);
[2025-10-27 21:48:03,799]       |                                ^
[2025-10-27 21:48:03,799] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20117:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,799]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,799] 20117 | assign sext_ln186_800_fu_18654_p1 = $signed(select_ln90_429_fu_18646_p3);
[2025-10-27 21:48:03,799]       |                                   ^
[2025-10-27 21:48:03,799] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20119:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,799]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,799] 20119 | assign sext_ln186_801_fu_18658_p1 = $signed(local_temp_V_1054_fu_17898_p4);
[2025-10-27 21:48:03,799]       |                                   ^
[2025-10-27 21:48:03,799] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20121:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,799]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,799] 20121 | assign sext_ln186_802_fu_18676_p1 = $signed(select_ln90_430_fu_18668_p3);
[2025-10-27 21:48:03,799]       |                                   ^
[2025-10-27 21:48:03,799] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20123:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,799]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,799] 20123 | assign sext_ln186_803_fu_18680_p1 = $signed(local_temp_V_1055_fu_17908_p4);
[2025-10-27 21:48:03,799]       |                                   ^
[2025-10-27 21:48:03,799] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20125:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,799]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,799] 20125 | assign sext_ln186_804_fu_18698_p1 = $signed(select_ln90_431_fu_18690_p3);
[2025-10-27 21:48:03,799]       |                                   ^
[2025-10-27 21:48:03,799] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20127:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,799]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,799] 20127 | assign sext_ln186_805_fu_18702_p1 = $signed(local_temp_V_1056_fu_17918_p4);
[2025-10-27 21:48:03,799]       |                                   ^
[2025-10-27 21:48:03,799] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20129:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,799]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,799] 20129 | assign sext_ln186_806_fu_18720_p1 = $signed(select_ln90_432_fu_18712_p3);
[2025-10-27 21:48:03,799]       |                                   ^
[2025-10-27 21:48:03,799] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20131:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,799]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,799] 20131 | assign sext_ln186_807_fu_18724_p1 = $signed(local_temp_V_1057_fu_17928_p4);
[2025-10-27 21:48:03,799]       |                                   ^
[2025-10-27 21:48:03,799] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20133:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,799]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,799] 20133 | assign sext_ln186_808_fu_18742_p1 = $signed(select_ln90_433_fu_18734_p3);
[2025-10-27 21:48:03,799]       |                                   ^
[2025-10-27 21:48:03,799] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20135:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,799]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,799] 20135 | assign sext_ln186_809_fu_18746_p1 = $signed(local_temp_V_1058_fu_17938_p4);
[2025-10-27 21:48:03,799]       |                                   ^
[2025-10-27 21:48:03,799] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20137:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,799]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,799] 20137 | assign sext_ln186_80_fu_5748_p1 = $signed(select_ln90_60_fu_5740_p3);
[2025-10-27 21:48:03,799]       |                                 ^
[2025-10-27 21:48:03,799] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20139:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,800]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,800] 20139 | assign sext_ln186_810_fu_18764_p1 = $signed(select_ln90_434_fu_18756_p3);
[2025-10-27 21:48:03,800]       |                                   ^
[2025-10-27 21:48:03,800] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20141:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,800]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,800] 20141 | assign sext_ln186_811_fu_18768_p1 = $signed(local_temp_V_1059_fu_17948_p4);
[2025-10-27 21:48:03,800]       |                                   ^
[2025-10-27 21:48:03,800] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20143:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,800]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,800] 20143 | assign sext_ln186_812_fu_18786_p1 = $signed(select_ln90_435_fu_18778_p3);
[2025-10-27 21:48:03,800]       |                                   ^
[2025-10-27 21:48:03,800] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20145:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,800]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,800] 20145 | assign sext_ln186_813_fu_18790_p1 = $signed(local_temp_V_1060_fu_17958_p4);
[2025-10-27 21:48:03,800]       |                                   ^
[2025-10-27 21:48:03,800] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20147:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,800]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,800] 20147 | assign sext_ln186_814_fu_18808_p1 = $signed(select_ln90_436_fu_18800_p3);
[2025-10-27 21:48:03,800]       |                                   ^
[2025-10-27 21:48:03,800] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20149:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,800]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,800] 20149 | assign sext_ln186_815_fu_18812_p1 = $signed(local_temp_V_1061_fu_17968_p4);
[2025-10-27 21:48:03,800]       |                                   ^
[2025-10-27 21:48:03,800] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20151:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,800]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,800] 20151 | assign sext_ln186_816_fu_18822_p1 = $signed(local_temp_V_1062_fu_17978_p4);
[2025-10-27 21:48:03,800]       |                                   ^
[2025-10-27 21:48:03,800] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20153:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,800]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,800] 20153 | assign sext_ln186_817_fu_18840_p1 = $signed(select_ln90_438_fu_18832_p3);
[2025-10-27 21:48:03,800]       |                                   ^
[2025-10-27 21:48:03,800] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20155:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,800]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,800] 20155 | assign sext_ln186_818_fu_18844_p1 = $signed(local_temp_V_1063_fu_17988_p4);
[2025-10-27 21:48:03,800]       |                                   ^
[2025-10-27 21:48:03,800] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20157:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,800]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,800] 20157 | assign sext_ln186_819_fu_19410_p1 = $signed(local_temp_V_1064_fu_19010_p4);
[2025-10-27 21:48:03,800]       |                                   ^
[2025-10-27 21:48:03,800] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20159:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,800]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,800] 20159 | assign sext_ln186_81_fu_5752_p1 = $signed(local_temp_V_685_fu_5100_p4);
[2025-10-27 21:48:03,800]       |                                 ^
[2025-10-27 21:48:03,800] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20161:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,800]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,800] 20161 | assign sext_ln186_820_fu_19428_p1 = $signed(select_ln90_440_fu_19420_p3);
[2025-10-27 21:48:03,800]       |                                   ^
[2025-10-27 21:48:03,800] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20163:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,800]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,800] 20163 | assign sext_ln186_821_fu_19432_p1 = $signed(local_temp_V_1065_fu_19020_p4);
[2025-10-27 21:48:03,800]       |                                   ^
[2025-10-27 21:48:03,800] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20165:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,800]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,800] 20165 | assign sext_ln186_822_fu_19450_p1 = $signed(select_ln90_441_fu_19442_p3);
[2025-10-27 21:48:03,800]       |                                   ^
[2025-10-27 21:48:03,800] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20167:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,800]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,800] 20167 | assign sext_ln186_823_fu_19454_p1 = $signed(local_temp_V_1066_fu_19030_p4);
[2025-10-27 21:48:03,800]       |                                   ^
[2025-10-27 21:48:03,800] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20169:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,800]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,800] 20169 | assign sext_ln186_824_fu_19472_p1 = $signed(select_ln90_442_fu_19464_p3);
[2025-10-27 21:48:03,800]       |                                   ^
[2025-10-27 21:48:03,800] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20171:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,800]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,800] 20171 | assign sext_ln186_825_fu_19476_p1 = $signed(local_temp_V_1067_fu_19040_p4);
[2025-10-27 21:48:03,800]       |                                   ^
[2025-10-27 21:48:03,800] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20173:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,800]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,800] 20173 | assign sext_ln186_826_fu_19494_p1 = $signed(select_ln90_443_fu_19486_p3);
[2025-10-27 21:48:03,800]       |                                   ^
[2025-10-27 21:48:03,800] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20175:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,800]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,800] 20175 | assign sext_ln186_827_fu_19498_p1 = $signed(local_temp_V_1068_fu_19050_p4);
[2025-10-27 21:48:03,800]       |                                   ^
[2025-10-27 21:48:03,800] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20177:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,800]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,800] 20177 | assign sext_ln186_828_fu_19516_p1 = $signed(select_ln90_444_fu_19508_p3);
[2025-10-27 21:48:03,800]       |                                   ^
[2025-10-27 21:48:03,800] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20179:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,800]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,800] 20179 | assign sext_ln186_829_fu_19520_p1 = $signed(local_temp_V_1069_fu_19060_p4);
[2025-10-27 21:48:03,800]       |                                   ^
[2025-10-27 21:48:03,800] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20181:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,800]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,800] 20181 | assign sext_ln186_82_fu_5770_p1 = $signed(select_ln90_61_fu_5762_p3);
[2025-10-27 21:48:03,800]       |                                 ^
[2025-10-27 21:48:03,800] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20183:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,800]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,800] 20183 | assign sext_ln186_830_fu_19538_p1 = $signed(select_ln90_445_fu_19530_p3);
[2025-10-27 21:48:03,800]       |                                   ^
[2025-10-27 21:48:03,800] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20185:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,800]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,800] 20185 | assign sext_ln186_831_fu_19542_p1 = $signed(local_temp_V_1070_fu_19070_p4);
[2025-10-27 21:48:03,800]       |                                   ^
[2025-10-27 21:48:03,800] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20187:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,800]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,800] 20187 | assign sext_ln186_832_fu_19560_p1 = $signed(select_ln90_446_fu_19552_p3);
[2025-10-27 21:48:03,800]       |                                   ^
[2025-10-27 21:48:03,800] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20189:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,800]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,800] 20189 | assign sext_ln186_833_fu_19564_p1 = $signed(local_temp_V_1071_fu_19080_p4);
[2025-10-27 21:48:03,800]       |                                   ^
[2025-10-27 21:48:03,800] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20191:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,800]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,800] 20191 | assign sext_ln186_834_fu_19582_p1 = $signed(select_ln90_447_fu_19574_p3);
[2025-10-27 21:48:03,800]       |                                   ^
[2025-10-27 21:48:03,800] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20193:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,800]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,800] 20193 | assign sext_ln186_835_fu_19586_p1 = $signed(local_temp_V_1072_fu_19090_p4);
[2025-10-27 21:48:03,801]       |                                   ^
[2025-10-27 21:48:03,801] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20195:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,801]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,801] 20195 | assign sext_ln186_836_fu_19604_p1 = $signed(select_ln90_448_fu_19596_p3);
[2025-10-27 21:48:03,801]       |                                   ^
[2025-10-27 21:48:03,801] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20197:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,801]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,801] 20197 | assign sext_ln186_837_fu_19608_p1 = $signed(local_temp_V_1073_fu_19100_p4);
[2025-10-27 21:48:03,801]       |                                   ^
[2025-10-27 21:48:03,801] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20199:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,801]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,801] 20199 | assign sext_ln186_838_fu_19626_p1 = $signed(select_ln90_449_fu_19618_p3);
[2025-10-27 21:48:03,801]       |                                   ^
[2025-10-27 21:48:03,801] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20201:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,801]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,801] 20201 | assign sext_ln186_839_fu_19630_p1 = $signed(local_temp_V_1074_fu_19110_p4);
[2025-10-27 21:48:03,801]       |                                   ^
[2025-10-27 21:48:03,801] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20203:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,801]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,801] 20203 | assign sext_ln186_83_fu_5774_p1 = $signed(local_temp_V_686_fu_5110_p4);
[2025-10-27 21:48:03,801]       |                                 ^
[2025-10-27 21:48:03,801] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20205:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,801]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,801] 20205 | assign sext_ln186_840_fu_19648_p1 = $signed(select_ln90_450_fu_19640_p3);
[2025-10-27 21:48:03,801]       |                                   ^
[2025-10-27 21:48:03,801] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20207:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,801]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,801] 20207 | assign sext_ln186_841_fu_19652_p1 = $signed(local_temp_V_1075_fu_19120_p4);
[2025-10-27 21:48:03,801]       |                                   ^
[2025-10-27 21:48:03,801] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20209:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,801]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,801] 20209 | assign sext_ln186_842_fu_19670_p1 = $signed(select_ln90_451_fu_19662_p3);
[2025-10-27 21:48:03,801]       |                                   ^
[2025-10-27 21:48:03,801] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20211:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,801]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,801] 20211 | assign sext_ln186_843_fu_19674_p1 = $signed(local_temp_V_1076_fu_19130_p4);
[2025-10-27 21:48:03,801]       |                                   ^
[2025-10-27 21:48:03,801] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20213:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,801]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,801] 20213 | assign sext_ln186_844_fu_19692_p1 = $signed(select_ln90_452_fu_19684_p3);
[2025-10-27 21:48:03,801]       |                                   ^
[2025-10-27 21:48:03,801] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20215:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,801]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,801] 20215 | assign sext_ln186_845_fu_19696_p1 = $signed(local_temp_V_1077_fu_19140_p4);
[2025-10-27 21:48:03,801]       |                                   ^
[2025-10-27 21:48:03,801] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20217:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,801]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,801] 20217 | assign sext_ln186_846_fu_19714_p1 = $signed(select_ln90_453_fu_19706_p3);
[2025-10-27 21:48:03,801]       |                                   ^
[2025-10-27 21:48:03,801] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20219:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,801]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,801] 20219 | assign sext_ln186_847_fu_19718_p1 = $signed(local_temp_V_1078_fu_19150_p4);
[2025-10-27 21:48:03,801]       |                                   ^
[2025-10-27 21:48:03,801] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20221:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,801]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,801] 20221 | assign sext_ln186_848_fu_19736_p1 = $signed(select_ln90_454_fu_19728_p3);
[2025-10-27 21:48:03,801]       |                                   ^
[2025-10-27 21:48:03,801] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20223:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,801]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,801] 20223 | assign sext_ln186_849_fu_19740_p1 = $signed(local_temp_V_1079_fu_19160_p4);
[2025-10-27 21:48:03,801]       |                                   ^
[2025-10-27 21:48:03,801] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20225:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,801]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,801] 20225 | assign sext_ln186_84_fu_5792_p1 = $signed(select_ln90_62_fu_5784_p3);
[2025-10-27 21:48:03,801]       |                                 ^
[2025-10-27 21:48:03,801] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20227:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,801]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,801] 20227 | assign sext_ln186_850_fu_19758_p1 = $signed(select_ln90_455_fu_19750_p3);
[2025-10-27 21:48:03,801]       |                                   ^
[2025-10-27 21:48:03,801] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20229:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,801]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,801] 20229 | assign sext_ln186_851_fu_19762_p1 = $signed(local_temp_V_1080_fu_19170_p4);
[2025-10-27 21:48:03,801]       |                                   ^
[2025-10-27 21:48:03,801] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20231:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,801]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,801] 20231 | assign sext_ln186_852_fu_19780_p1 = $signed(select_ln90_456_fu_19772_p3);
[2025-10-27 21:48:03,801]       |                                   ^
[2025-10-27 21:48:03,801] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20233:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,801]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,801] 20233 | assign sext_ln186_853_fu_19784_p1 = $signed(local_temp_V_1081_fu_19180_p4);
[2025-10-27 21:48:03,801]       |                                   ^
[2025-10-27 21:48:03,801] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20235:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,801]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,801] 20235 | assign sext_ln186_854_fu_19802_p1 = $signed(select_ln90_457_fu_19794_p3);
[2025-10-27 21:48:03,801]       |                                   ^
[2025-10-27 21:48:03,801] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20237:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,801]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,801] 20237 | assign sext_ln186_855_fu_19806_p1 = $signed(local_temp_V_1082_fu_19190_p4);
[2025-10-27 21:48:03,801]       |                                   ^
[2025-10-27 21:48:03,801] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20239:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,801]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,801] 20239 | assign sext_ln186_856_fu_19824_p1 = $signed(select_ln90_458_fu_19816_p3);
[2025-10-27 21:48:03,801]       |                                   ^
[2025-10-27 21:48:03,801] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20241:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,801]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,801] 20241 | assign sext_ln186_857_fu_19828_p1 = $signed(local_temp_V_1083_fu_19200_p4);
[2025-10-27 21:48:03,801]       |                                   ^
[2025-10-27 21:48:03,801] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20243:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,801]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,801] 20243 | assign sext_ln186_858_fu_19846_p1 = $signed(select_ln90_459_fu_19838_p3);
[2025-10-27 21:48:03,801]       |                                   ^
[2025-10-27 21:48:03,801] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20245:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,801]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,801] 20245 | assign sext_ln186_859_fu_19850_p1 = $signed(local_temp_V_1084_fu_19210_p4);
[2025-10-27 21:48:03,801]       |                                   ^
[2025-10-27 21:48:03,801] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20247:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,801]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,801] 20247 | assign sext_ln186_85_fu_5796_p1 = $signed(local_temp_V_687_fu_5120_p4);
[2025-10-27 21:48:03,801]       |                                 ^
[2025-10-27 21:48:03,801] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20249:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,801]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,802] 20249 | assign sext_ln186_860_fu_19868_p1 = $signed(select_ln90_460_fu_19860_p3);
[2025-10-27 21:48:03,802]       |                                   ^
[2025-10-27 21:48:03,802] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20251:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,802]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,802] 20251 | assign sext_ln186_861_fu_19872_p1 = $signed(local_temp_V_1085_fu_19220_p4);
[2025-10-27 21:48:03,802]       |                                   ^
[2025-10-27 21:48:03,802] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20253:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,802]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,802] 20253 | assign sext_ln186_862_fu_19890_p1 = $signed(select_ln90_461_fu_19882_p3);
[2025-10-27 21:48:03,802]       |                                   ^
[2025-10-27 21:48:03,802] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20255:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,802]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,802] 20255 | assign sext_ln186_863_fu_19894_p1 = $signed(local_temp_V_1086_fu_19230_p4);
[2025-10-27 21:48:03,802]       |                                   ^
[2025-10-27 21:48:03,802] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20257:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,802]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,802] 20257 | assign sext_ln186_864_fu_19912_p1 = $signed(select_ln90_462_fu_19904_p3);
[2025-10-27 21:48:03,802]       |                                   ^
[2025-10-27 21:48:03,802] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20259:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,802]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,802] 20259 | assign sext_ln186_865_fu_19916_p1 = $signed(local_temp_V_1087_fu_19240_p4);
[2025-10-27 21:48:03,802]       |                                   ^
[2025-10-27 21:48:03,802] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20261:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,802]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,802] 20261 | assign sext_ln186_866_fu_19934_p1 = $signed(select_ln90_463_fu_19926_p3);
[2025-10-27 21:48:03,802]       |                                   ^
[2025-10-27 21:48:03,802] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20263:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,802]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,802] 20263 | assign sext_ln186_867_fu_19938_p1 = $signed(local_temp_V_1088_fu_19250_p4);
[2025-10-27 21:48:03,802]       |                                   ^
[2025-10-27 21:48:03,802] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20265:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,802]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,802] 20265 | assign sext_ln186_868_fu_19956_p1 = $signed(select_ln90_464_fu_19948_p3);
[2025-10-27 21:48:03,802]       |                                   ^
[2025-10-27 21:48:03,802] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20267:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,802]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,802] 20267 | assign sext_ln186_869_fu_19960_p1 = $signed(local_temp_V_1089_fu_19260_p4);
[2025-10-27 21:48:03,802]       |                                   ^
[2025-10-27 21:48:03,802] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20269:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,802]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,802] 20269 | assign sext_ln186_86_fu_5814_p1 = $signed(select_ln90_63_fu_5806_p3);
[2025-10-27 21:48:03,802]       |                                 ^
[2025-10-27 21:48:03,802] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20271:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,802]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,802] 20271 | assign sext_ln186_870_fu_19978_p1 = $signed(select_ln90_465_fu_19970_p3);
[2025-10-27 21:48:03,802]       |                                   ^
[2025-10-27 21:48:03,802] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20273:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,802]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,802] 20273 | assign sext_ln186_871_fu_19982_p1 = $signed(local_temp_V_1090_fu_19270_p4);
[2025-10-27 21:48:03,802]       |                                   ^
[2025-10-27 21:48:03,802] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20275:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,802]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,802] 20275 | assign sext_ln186_872_fu_20000_p1 = $signed(select_ln90_466_fu_19992_p3);
[2025-10-27 21:48:03,802]       |                                   ^
[2025-10-27 21:48:03,802] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20277:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,802]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,802] 20277 | assign sext_ln186_873_fu_20004_p1 = $signed(local_temp_V_1091_fu_19280_p4);
[2025-10-27 21:48:03,802]       |                                   ^
[2025-10-27 21:48:03,802] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20279:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,802]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,802] 20279 | assign sext_ln186_874_fu_20022_p1 = $signed(select_ln90_467_fu_20014_p3);
[2025-10-27 21:48:03,802]       |                                   ^
[2025-10-27 21:48:03,802] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20281:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,802]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,802] 20281 | assign sext_ln186_875_fu_20026_p1 = $signed(local_temp_V_1092_fu_19290_p4);
[2025-10-27 21:48:03,802]       |                                   ^
[2025-10-27 21:48:03,802] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20283:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,802]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,802] 20283 | assign sext_ln186_876_fu_20044_p1 = $signed(select_ln90_468_fu_20036_p3);
[2025-10-27 21:48:03,802]       |                                   ^
[2025-10-27 21:48:03,802] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20285:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,802]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,802] 20285 | assign sext_ln186_877_fu_20048_p1 = $signed(local_temp_V_1093_fu_19300_p4);
[2025-10-27 21:48:03,802]       |                                   ^
[2025-10-27 21:48:03,802] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20287:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,802]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,802] 20287 | assign sext_ln186_878_fu_20066_p1 = $signed(select_ln90_469_fu_20058_p3);
[2025-10-27 21:48:03,802]       |                                   ^
[2025-10-27 21:48:03,802] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20289:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,802]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,802] 20289 | assign sext_ln186_879_fu_20070_p1 = $signed(local_temp_V_1094_fu_19310_p4);
[2025-10-27 21:48:03,802]       |                                   ^
[2025-10-27 21:48:03,802] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20291:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,802]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,802] 20291 | assign sext_ln186_87_fu_5818_p1 = $signed(local_temp_V_688_fu_5130_p4);
[2025-10-27 21:48:03,802]       |                                 ^
[2025-10-27 21:48:03,802] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20293:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,802]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,802] 20293 | assign sext_ln186_880_fu_20088_p1 = $signed(select_ln90_470_fu_20080_p3);
[2025-10-27 21:48:03,802]       |                                   ^
[2025-10-27 21:48:03,802] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20295:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,802]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,802] 20295 | assign sext_ln186_881_fu_20092_p1 = $signed(local_temp_V_1095_fu_19320_p4);
[2025-10-27 21:48:03,802]       |                                   ^
[2025-10-27 21:48:03,802] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20297:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,802]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,802] 20297 | assign sext_ln186_882_fu_20110_p1 = $signed(select_ln90_471_fu_20102_p3);
[2025-10-27 21:48:03,802]       |                                   ^
[2025-10-27 21:48:03,802] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20299:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,802]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,802] 20299 | assign sext_ln186_883_fu_20114_p1 = $signed(local_temp_V_1096_fu_19330_p4);
[2025-10-27 21:48:03,802]       |                                   ^
[2025-10-27 21:48:03,802] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20301:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,802]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,802] 20301 | assign sext_ln186_884_fu_20132_p1 = $signed(select_ln90_472_fu_20124_p3);
[2025-10-27 21:48:03,802]       |                                   ^
[2025-10-27 21:48:03,802] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20303:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,802]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,802] 20303 | assign sext_ln186_885_fu_20136_p1 = $signed(local_temp_V_1097_fu_19340_p4);
[2025-10-27 21:48:03,802]       |                                   ^
[2025-10-27 21:48:03,802] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20305:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,803]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,803] 20305 | assign sext_ln186_886_fu_20154_p1 = $signed(select_ln90_473_fu_20146_p3);
[2025-10-27 21:48:03,803]       |                                   ^
[2025-10-27 21:48:03,803] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20307:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,803]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,803] 20307 | assign sext_ln186_887_fu_20158_p1 = $signed(local_temp_V_1098_fu_19350_p4);
[2025-10-27 21:48:03,803]       |                                   ^
[2025-10-27 21:48:03,803] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20309:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,803]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,803] 20309 | assign sext_ln186_888_fu_20176_p1 = $signed(select_ln90_474_fu_20168_p3);
[2025-10-27 21:48:03,803]       |                                   ^
[2025-10-27 21:48:03,803] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20311:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,803]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,803] 20311 | assign sext_ln186_889_fu_20180_p1 = $signed(local_temp_V_1099_fu_19360_p4);
[2025-10-27 21:48:03,803]       |                                   ^
[2025-10-27 21:48:03,803] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20313:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,803]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,803] 20313 | assign sext_ln186_88_fu_5836_p1 = $signed(select_ln90_64_fu_5828_p3);
[2025-10-27 21:48:03,803]       |                                 ^
[2025-10-27 21:48:03,803] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20315:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,803]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,803] 20315 | assign sext_ln186_890_fu_20198_p1 = $signed(select_ln90_475_fu_20190_p3);
[2025-10-27 21:48:03,803]       |                                   ^
[2025-10-27 21:48:03,803] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20317:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,803]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,803] 20317 | assign sext_ln186_891_fu_20202_p1 = $signed(local_temp_V_1100_fu_19370_p4);
[2025-10-27 21:48:03,803]       |                                   ^
[2025-10-27 21:48:03,803] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20319:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,803]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,803] 20319 | assign sext_ln186_892_fu_20220_p1 = $signed(select_ln90_476_fu_20212_p3);
[2025-10-27 21:48:03,803]       |                                   ^
[2025-10-27 21:48:03,803] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20321:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,803]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,803] 20321 | assign sext_ln186_893_fu_20224_p1 = $signed(local_temp_V_1101_fu_19380_p4);
[2025-10-27 21:48:03,803]       |                                   ^
[2025-10-27 21:48:03,803] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20323:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,803]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,803] 20323 | assign sext_ln186_894_fu_20234_p1 = $signed(local_temp_V_1102_fu_19390_p4);
[2025-10-27 21:48:03,803]       |                                   ^
[2025-10-27 21:48:03,803] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20325:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,803]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,803] 20325 | assign sext_ln186_895_fu_20252_p1 = $signed(select_ln90_478_fu_20244_p3);
[2025-10-27 21:48:03,803]       |                                   ^
[2025-10-27 21:48:03,803] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20327:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,803]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,803] 20327 | assign sext_ln186_896_fu_20256_p1 = $signed(local_temp_V_1103_fu_19400_p4);
[2025-10-27 21:48:03,803]       |                                   ^
[2025-10-27 21:48:03,803] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20329:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,803]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,803] 20329 | assign sext_ln186_897_fu_20822_p1 = $signed(local_temp_V_1104_fu_20422_p4);
[2025-10-27 21:48:03,803]       |                                   ^
[2025-10-27 21:48:03,803] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20331:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,803]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,803] 20331 | assign sext_ln186_898_fu_20840_p1 = $signed(select_ln90_480_fu_20832_p3);
[2025-10-27 21:48:03,803]       |                                   ^
[2025-10-27 21:48:03,803] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20333:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,803]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,803] 20333 | assign sext_ln186_899_fu_20844_p1 = $signed(local_temp_V_1105_fu_20432_p4);
[2025-10-27 21:48:03,803]       |                                   ^
[2025-10-27 21:48:03,803] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20335:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,803]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,803] 20335 | assign sext_ln186_89_fu_5840_p1 = $signed(local_temp_V_689_fu_5140_p4);
[2025-10-27 21:48:03,803]       |                                 ^
[2025-10-27 21:48:03,803] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20337:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,803]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,803] 20337 | assign sext_ln186_8_fu_3836_p1 = $signed(local_temp_V_633_fu_3256_p4);
[2025-10-27 21:48:03,803]       |                                ^
[2025-10-27 21:48:03,803] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20339:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,803]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,803] 20339 | assign sext_ln186_900_fu_20862_p1 = $signed(select_ln90_481_fu_20854_p3);
[2025-10-27 21:48:03,803]       |                                   ^
[2025-10-27 21:48:03,803] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20341:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,803]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,803] 20341 | assign sext_ln186_901_fu_20866_p1 = $signed(local_temp_V_1106_fu_20442_p4);
[2025-10-27 21:48:03,803]       |                                   ^
[2025-10-27 21:48:03,803] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20343:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,803]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,803] 20343 | assign sext_ln186_902_fu_20884_p1 = $signed(select_ln90_482_fu_20876_p3);
[2025-10-27 21:48:03,803]       |                                   ^
[2025-10-27 21:48:03,803] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20345:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,803]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,803] 20345 | assign sext_ln186_903_fu_20888_p1 = $signed(local_temp_V_1107_fu_20452_p4);
[2025-10-27 21:48:03,803]       |                                   ^
[2025-10-27 21:48:03,803] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20347:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,803]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,803] 20347 | assign sext_ln186_904_fu_20906_p1 = $signed(select_ln90_483_fu_20898_p3);
[2025-10-27 21:48:03,803]       |                                   ^
[2025-10-27 21:48:03,803] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20349:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,803]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,803] 20349 | assign sext_ln186_905_fu_20910_p1 = $signed(local_temp_V_1108_fu_20462_p4);
[2025-10-27 21:48:03,803]       |                                   ^
[2025-10-27 21:48:03,803] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20351:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,803]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,803] 20351 | assign sext_ln186_906_fu_20928_p1 = $signed(select_ln90_484_fu_20920_p3);
[2025-10-27 21:48:03,803]       |                                   ^
[2025-10-27 21:48:03,803] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20353:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,803]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,803] 20353 | assign sext_ln186_907_fu_20932_p1 = $signed(local_temp_V_1109_fu_20472_p4);
[2025-10-27 21:48:03,803]       |                                   ^
[2025-10-27 21:48:03,803] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20355:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,803]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,803] 20355 | assign sext_ln186_908_fu_20950_p1 = $signed(select_ln90_485_fu_20942_p3);
[2025-10-27 21:48:03,803]       |                                   ^
[2025-10-27 21:48:03,803] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20357:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,803]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,803] 20357 | assign sext_ln186_909_fu_20954_p1 = $signed(local_temp_V_1110_fu_20482_p4);
[2025-10-27 21:48:03,803]       |                                   ^
[2025-10-27 21:48:03,803] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20359:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,803]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,803] 20359 | assign sext_ln186_90_fu_5858_p1 = $signed(select_ln90_65_fu_5850_p3);
[2025-10-27 21:48:03,803]       |                                 ^
[2025-10-27 21:48:03,804] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20361:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,804]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,804] 20361 | assign sext_ln186_910_fu_20972_p1 = $signed(select_ln90_486_fu_20964_p3);
[2025-10-27 21:48:03,804]       |                                   ^
[2025-10-27 21:48:03,804] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20363:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,804]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,804] 20363 | assign sext_ln186_911_fu_20976_p1 = $signed(local_temp_V_1111_fu_20492_p4);
[2025-10-27 21:48:03,804]       |                                   ^
[2025-10-27 21:48:03,804] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20365:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,804]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,804] 20365 | assign sext_ln186_912_fu_20994_p1 = $signed(select_ln90_487_fu_20986_p3);
[2025-10-27 21:48:03,804]       |                                   ^
[2025-10-27 21:48:03,804] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20367:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,804]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,804] 20367 | assign sext_ln186_913_fu_20998_p1 = $signed(local_temp_V_1112_fu_20502_p4);
[2025-10-27 21:48:03,804]       |                                   ^
[2025-10-27 21:48:03,804] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20369:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,804]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,804] 20369 | assign sext_ln186_914_fu_21016_p1 = $signed(select_ln90_488_fu_21008_p3);
[2025-10-27 21:48:03,804]       |                                   ^
[2025-10-27 21:48:03,804] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20371:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,804]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,804] 20371 | assign sext_ln186_915_fu_21020_p1 = $signed(local_temp_V_1113_fu_20512_p4);
[2025-10-27 21:48:03,804]       |                                   ^
[2025-10-27 21:48:03,804] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20373:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,804]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,804] 20373 | assign sext_ln186_916_fu_21038_p1 = $signed(select_ln90_489_fu_21030_p3);
[2025-10-27 21:48:03,804]       |                                   ^
[2025-10-27 21:48:03,804] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20375:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,804]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,804] 20375 | assign sext_ln186_917_fu_21042_p1 = $signed(local_temp_V_1114_fu_20522_p4);
[2025-10-27 21:48:03,804]       |                                   ^
[2025-10-27 21:48:03,804] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20377:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,804]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,804] 20377 | assign sext_ln186_918_fu_21060_p1 = $signed(select_ln90_490_fu_21052_p3);
[2025-10-27 21:48:03,804]       |                                   ^
[2025-10-27 21:48:03,804] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20379:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,804]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,804] 20379 | assign sext_ln186_919_fu_21064_p1 = $signed(local_temp_V_1115_fu_20532_p4);
[2025-10-27 21:48:03,804]       |                                   ^
[2025-10-27 21:48:03,804] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20381:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,804]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,804] 20381 | assign sext_ln186_91_fu_5862_p1 = $signed(local_temp_V_690_fu_5150_p4);
[2025-10-27 21:48:03,804]       |                                 ^
[2025-10-27 21:48:03,804] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20383:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,804]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,804] 20383 | assign sext_ln186_920_fu_21082_p1 = $signed(select_ln90_491_fu_21074_p3);
[2025-10-27 21:48:03,804]       |                                   ^
[2025-10-27 21:48:03,804] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20385:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,804]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,804] 20385 | assign sext_ln186_921_fu_21086_p1 = $signed(local_temp_V_1116_fu_20542_p4);
[2025-10-27 21:48:03,804]       |                                   ^
[2025-10-27 21:48:03,804] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20387:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,804]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,804] 20387 | assign sext_ln186_922_fu_21104_p1 = $signed(select_ln90_492_fu_21096_p3);
[2025-10-27 21:48:03,804]       |                                   ^
[2025-10-27 21:48:03,804] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20389:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,804]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,804] 20389 | assign sext_ln186_923_fu_21108_p1 = $signed(local_temp_V_1117_fu_20552_p4);
[2025-10-27 21:48:03,804]       |                                   ^
[2025-10-27 21:48:03,804] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20391:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,804]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,804] 20391 | assign sext_ln186_924_fu_21126_p1 = $signed(select_ln90_493_fu_21118_p3);
[2025-10-27 21:48:03,804]       |                                   ^
[2025-10-27 21:48:03,804] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20393:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,804]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,804] 20393 | assign sext_ln186_925_fu_21130_p1 = $signed(local_temp_V_1118_fu_20562_p4);
[2025-10-27 21:48:03,804]       |                                   ^
[2025-10-27 21:48:03,804] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20395:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,804]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,804] 20395 | assign sext_ln186_926_fu_21148_p1 = $signed(select_ln90_494_fu_21140_p3);
[2025-10-27 21:48:03,804]       |                                   ^
[2025-10-27 21:48:03,804] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20397:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,804]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,804] 20397 | assign sext_ln186_927_fu_21152_p1 = $signed(local_temp_V_1119_fu_20572_p4);
[2025-10-27 21:48:03,804]       |                                   ^
[2025-10-27 21:48:03,804] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20399:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,804]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,804] 20399 | assign sext_ln186_928_fu_21170_p1 = $signed(select_ln90_495_fu_21162_p3);
[2025-10-27 21:48:03,804]       |                                   ^
[2025-10-27 21:48:03,804] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20401:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,804]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,804] 20401 | assign sext_ln186_929_fu_21174_p1 = $signed(local_temp_V_1120_fu_20582_p4);
[2025-10-27 21:48:03,804]       |                                   ^
[2025-10-27 21:48:03,804] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20403:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,804]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,804] 20403 | assign sext_ln186_92_fu_5880_p1 = $signed(select_ln90_66_fu_5872_p3);
[2025-10-27 21:48:03,804]       |                                 ^
[2025-10-27 21:48:03,804] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20405:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,804]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,804] 20405 | assign sext_ln186_930_fu_21192_p1 = $signed(select_ln90_496_fu_21184_p3);
[2025-10-27 21:48:03,804]       |                                   ^
[2025-10-27 21:48:03,804] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20407:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,804]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,804] 20407 | assign sext_ln186_931_fu_21196_p1 = $signed(local_temp_V_1121_fu_20592_p4);
[2025-10-27 21:48:03,804]       |                                   ^
[2025-10-27 21:48:03,804] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20409:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,804]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,804] 20409 | assign sext_ln186_932_fu_21214_p1 = $signed(select_ln90_497_fu_21206_p3);
[2025-10-27 21:48:03,804]       |                                   ^
[2025-10-27 21:48:03,804] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20411:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,804]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,804] 20411 | assign sext_ln186_933_fu_21218_p1 = $signed(local_temp_V_1122_fu_20602_p4);
[2025-10-27 21:48:03,804]       |                                   ^
[2025-10-27 21:48:03,804] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20413:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,804]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,804] 20413 | assign sext_ln186_934_fu_21236_p1 = $signed(select_ln90_498_fu_21228_p3);
[2025-10-27 21:48:03,804]       |                                   ^
[2025-10-27 21:48:03,804] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20415:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,804]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,804] 20415 | assign sext_ln186_935_fu_21240_p1 = $signed(local_temp_V_1123_fu_20612_p4);
[2025-10-27 21:48:03,805]       |                                   ^
[2025-10-27 21:48:03,805] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20417:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,805]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,805] 20417 | assign sext_ln186_936_fu_21258_p1 = $signed(select_ln90_499_fu_21250_p3);
[2025-10-27 21:48:03,805]       |                                   ^
[2025-10-27 21:48:03,805] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20419:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,805]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,805] 20419 | assign sext_ln186_937_fu_21262_p1 = $signed(local_temp_V_1124_fu_20622_p4);
[2025-10-27 21:48:03,805]       |                                   ^
[2025-10-27 21:48:03,805] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20421:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,805]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,805] 20421 | assign sext_ln186_938_fu_21280_p1 = $signed(select_ln90_500_fu_21272_p3);
[2025-10-27 21:48:03,805]       |                                   ^
[2025-10-27 21:48:03,805] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20423:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,805]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,805] 20423 | assign sext_ln186_939_fu_21284_p1 = $signed(local_temp_V_1125_fu_20632_p4);
[2025-10-27 21:48:03,805]       |                                   ^
[2025-10-27 21:48:03,805] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20425:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,805]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,805] 20425 | assign sext_ln186_93_fu_5884_p1 = $signed(local_temp_V_691_fu_5160_p4);
[2025-10-27 21:48:03,805]       |                                 ^
[2025-10-27 21:48:03,805] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20427:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,805]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,805] 20427 | assign sext_ln186_940_fu_21302_p1 = $signed(select_ln90_501_fu_21294_p3);
[2025-10-27 21:48:03,805]       |                                   ^
[2025-10-27 21:48:03,805] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20429:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,805]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,805] 20429 | assign sext_ln186_941_fu_21306_p1 = $signed(local_temp_V_1126_fu_20642_p4);
[2025-10-27 21:48:03,805]       |                                   ^
[2025-10-27 21:48:03,805] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20431:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,805]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,805] 20431 | assign sext_ln186_942_fu_21324_p1 = $signed(select_ln90_502_fu_21316_p3);
[2025-10-27 21:48:03,805]       |                                   ^
[2025-10-27 21:48:03,805] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20433:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,805]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,805] 20433 | assign sext_ln186_943_fu_21328_p1 = $signed(local_temp_V_1127_fu_20652_p4);
[2025-10-27 21:48:03,805]       |                                   ^
[2025-10-27 21:48:03,805] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20435:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,805]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,805] 20435 | assign sext_ln186_944_fu_21346_p1 = $signed(select_ln90_503_fu_21338_p3);
[2025-10-27 21:48:03,805]       |                                   ^
[2025-10-27 21:48:03,805] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20437:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,805]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,805] 20437 | assign sext_ln186_945_fu_21350_p1 = $signed(local_temp_V_1128_fu_20662_p4);
[2025-10-27 21:48:03,805]       |                                   ^
[2025-10-27 21:48:03,805] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20439:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,805]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,805] 20439 | assign sext_ln186_946_fu_21368_p1 = $signed(select_ln90_504_fu_21360_p3);
[2025-10-27 21:48:03,805]       |                                   ^
[2025-10-27 21:48:03,805] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20441:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,805]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,805] 20441 | assign sext_ln186_947_fu_21372_p1 = $signed(local_temp_V_1129_fu_20672_p4);
[2025-10-27 21:48:03,805]       |                                   ^
[2025-10-27 21:48:03,805] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20443:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,805]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,805] 20443 | assign sext_ln186_948_fu_21390_p1 = $signed(select_ln90_505_fu_21382_p3);
[2025-10-27 21:48:03,805]       |                                   ^
[2025-10-27 21:48:03,805] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20445:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,805]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,805] 20445 | assign sext_ln186_949_fu_21394_p1 = $signed(local_temp_V_1130_fu_20682_p4);
[2025-10-27 21:48:03,805]       |                                   ^
[2025-10-27 21:48:03,805] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20447:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,805]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,805] 20447 | assign sext_ln186_94_fu_5902_p1 = $signed(select_ln90_67_fu_5894_p3);
[2025-10-27 21:48:03,805]       |                                 ^
[2025-10-27 21:48:03,805] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20449:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,805]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,805] 20449 | assign sext_ln186_950_fu_21412_p1 = $signed(select_ln90_506_fu_21404_p3);
[2025-10-27 21:48:03,805]       |                                   ^
[2025-10-27 21:48:03,805] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20451:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,805]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,805] 20451 | assign sext_ln186_951_fu_21416_p1 = $signed(local_temp_V_1131_fu_20692_p4);
[2025-10-27 21:48:03,805]       |                                   ^
[2025-10-27 21:48:03,805] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20453:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,805]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,805] 20453 | assign sext_ln186_952_fu_21434_p1 = $signed(select_ln90_507_fu_21426_p3);
[2025-10-27 21:48:03,805]       |                                   ^
[2025-10-27 21:48:03,805] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20455:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,805]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,805] 20455 | assign sext_ln186_953_fu_21438_p1 = $signed(local_temp_V_1132_fu_20702_p4);
[2025-10-27 21:48:03,805]       |                                   ^
[2025-10-27 21:48:03,805] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20457:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,805]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,805] 20457 | assign sext_ln186_954_fu_21456_p1 = $signed(select_ln90_508_fu_21448_p3);
[2025-10-27 21:48:03,805]       |                                   ^
[2025-10-27 21:48:03,805] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20459:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,805]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,805] 20459 | assign sext_ln186_955_fu_21460_p1 = $signed(local_temp_V_1133_fu_20712_p4);
[2025-10-27 21:48:03,805]       |                                   ^
[2025-10-27 21:48:03,805] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20461:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,805]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,805] 20461 | assign sext_ln186_956_fu_21478_p1 = $signed(select_ln90_509_fu_21470_p3);
[2025-10-27 21:48:03,805]       |                                   ^
[2025-10-27 21:48:03,805] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20463:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,805]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,805] 20463 | assign sext_ln186_957_fu_21482_p1 = $signed(local_temp_V_1134_fu_20722_p4);
[2025-10-27 21:48:03,805]       |                                   ^
[2025-10-27 21:48:03,805] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20465:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,805]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,805] 20465 | assign sext_ln186_958_fu_21500_p1 = $signed(select_ln90_510_fu_21492_p3);
[2025-10-27 21:48:03,805]       |                                   ^
[2025-10-27 21:48:03,805] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20467:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,805]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,805] 20467 | assign sext_ln186_959_fu_21504_p1 = $signed(local_temp_V_1135_fu_20732_p4);
[2025-10-27 21:48:03,805]       |                                   ^
[2025-10-27 21:48:03,805] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20469:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,805]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,805] 20469 | assign sext_ln186_95_fu_5906_p1 = $signed(local_temp_V_692_fu_5170_p4);
[2025-10-27 21:48:03,805]       |                                 ^
[2025-10-27 21:48:03,805] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20471:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,805]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,805] 20471 | assign sext_ln186_960_fu_21522_p1 = $signed(select_ln90_511_fu_21514_p3);
[2025-10-27 21:48:03,806]       |                                   ^
[2025-10-27 21:48:03,806] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20473:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,806]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,806] 20473 | assign sext_ln186_961_fu_21526_p1 = $signed(local_temp_V_1136_fu_20742_p4);
[2025-10-27 21:48:03,806]       |                                   ^
[2025-10-27 21:48:03,806] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20475:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,806]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,806] 20475 | assign sext_ln186_962_fu_21544_p1 = $signed(select_ln90_512_fu_21536_p3);
[2025-10-27 21:48:03,806]       |                                   ^
[2025-10-27 21:48:03,806] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20477:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,806]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,806] 20477 | assign sext_ln186_963_fu_21548_p1 = $signed(local_temp_V_1137_fu_20752_p4);
[2025-10-27 21:48:03,806]       |                                   ^
[2025-10-27 21:48:03,806] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20479:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,806]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,806] 20479 | assign sext_ln186_964_fu_21566_p1 = $signed(select_ln90_513_fu_21558_p3);
[2025-10-27 21:48:03,806]       |                                   ^
[2025-10-27 21:48:03,806] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20481:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,806]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,806] 20481 | assign sext_ln186_965_fu_21570_p1 = $signed(local_temp_V_1138_fu_20762_p4);
[2025-10-27 21:48:03,806]       |                                   ^
[2025-10-27 21:48:03,806] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20483:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,806]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,806] 20483 | assign sext_ln186_966_fu_21588_p1 = $signed(select_ln90_514_fu_21580_p3);
[2025-10-27 21:48:03,806]       |                                   ^
[2025-10-27 21:48:03,806] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20485:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,806]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,806] 20485 | assign sext_ln186_967_fu_21592_p1 = $signed(local_temp_V_1139_fu_20772_p4);
[2025-10-27 21:48:03,806]       |                                   ^
[2025-10-27 21:48:03,806] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20487:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,806]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,806] 20487 | assign sext_ln186_968_fu_21610_p1 = $signed(select_ln90_515_fu_21602_p3);
[2025-10-27 21:48:03,806]       |                                   ^
[2025-10-27 21:48:03,806] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20489:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,806]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,806] 20489 | assign sext_ln186_969_fu_21614_p1 = $signed(local_temp_V_1140_fu_20782_p4);
[2025-10-27 21:48:03,806]       |                                   ^
[2025-10-27 21:48:03,806] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20491:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,806]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,806] 20491 | assign sext_ln186_96_fu_5924_p1 = $signed(select_ln90_68_fu_5916_p3);
[2025-10-27 21:48:03,806]       |                                 ^
[2025-10-27 21:48:03,806] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20493:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,806]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,806] 20493 | assign sext_ln186_970_fu_21632_p1 = $signed(select_ln90_516_fu_21624_p3);
[2025-10-27 21:48:03,806]       |                                   ^
[2025-10-27 21:48:03,806] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20495:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,806]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,806] 20495 | assign sext_ln186_971_fu_21636_p1 = $signed(local_temp_V_1141_fu_20792_p4);
[2025-10-27 21:48:03,806]       |                                   ^
[2025-10-27 21:48:03,806] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20497:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,806]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,806] 20497 | assign sext_ln186_972_fu_21646_p1 = $signed(local_temp_V_1142_fu_20802_p4);
[2025-10-27 21:48:03,806]       |                                   ^
[2025-10-27 21:48:03,806] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20499:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,806]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,806] 20499 | assign sext_ln186_973_fu_21664_p1 = $signed(select_ln90_518_fu_21656_p3);
[2025-10-27 21:48:03,806]       |                                   ^
[2025-10-27 21:48:03,806] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20501:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,806]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,806] 20501 | assign sext_ln186_974_fu_21668_p1 = $signed(local_temp_V_1143_fu_20812_p4);
[2025-10-27 21:48:03,806]       |                                   ^
[2025-10-27 21:48:03,806] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20503:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,806]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,806] 20503 | assign sext_ln186_975_fu_22234_p1 = $signed(local_temp_V_1144_fu_21834_p4);
[2025-10-27 21:48:03,806]       |                                   ^
[2025-10-27 21:48:03,806] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20505:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,806]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,806] 20505 | assign sext_ln186_976_fu_22252_p1 = $signed(select_ln90_520_fu_22244_p3);
[2025-10-27 21:48:03,806]       |                                   ^
[2025-10-27 21:48:03,806] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20507:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,806]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,806] 20507 | assign sext_ln186_977_fu_22256_p1 = $signed(local_temp_V_1145_fu_21844_p4);
[2025-10-27 21:48:03,806]       |                                   ^
[2025-10-27 21:48:03,806] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20509:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,806]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,806] 20509 | assign sext_ln186_978_fu_22274_p1 = $signed(select_ln90_521_fu_22266_p3);
[2025-10-27 21:48:03,806]       |                                   ^
[2025-10-27 21:48:03,806] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20511:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,806]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,806] 20511 | assign sext_ln186_979_fu_22278_p1 = $signed(local_temp_V_1146_fu_21854_p4);
[2025-10-27 21:48:03,806]       |                                   ^
[2025-10-27 21:48:03,806] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20513:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,806]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,806] 20513 | assign sext_ln186_97_fu_5928_p1 = $signed(local_temp_V_693_fu_5180_p4);
[2025-10-27 21:48:03,806]       |                                 ^
[2025-10-27 21:48:03,806] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20515:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,806]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,806] 20515 | assign sext_ln186_980_fu_22296_p1 = $signed(select_ln90_522_fu_22288_p3);
[2025-10-27 21:48:03,806]       |                                   ^
[2025-10-27 21:48:03,806] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20517:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,806]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,806] 20517 | assign sext_ln186_981_fu_22300_p1 = $signed(local_temp_V_1147_fu_21864_p4);
[2025-10-27 21:48:03,806]       |                                   ^
[2025-10-27 21:48:03,806] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20519:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,806]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,806] 20519 | assign sext_ln186_982_fu_22318_p1 = $signed(select_ln90_523_fu_22310_p3);
[2025-10-27 21:48:03,806]       |                                   ^
[2025-10-27 21:48:03,806] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20521:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,806]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,806] 20521 | assign sext_ln186_983_fu_22322_p1 = $signed(local_temp_V_1148_fu_21874_p4);
[2025-10-27 21:48:03,806]       |                                   ^
[2025-10-27 21:48:03,806] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20523:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,806]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,806] 20523 | assign sext_ln186_984_fu_22340_p1 = $signed(select_ln90_524_fu_22332_p3);
[2025-10-27 21:48:03,806]       |                                   ^
[2025-10-27 21:48:03,806] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20525:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,806]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,806] 20525 | assign sext_ln186_985_fu_22344_p1 = $signed(local_temp_V_1149_fu_21884_p4);
[2025-10-27 21:48:03,806]       |                                   ^
[2025-10-27 21:48:03,806] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20527:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,806]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,807] 20527 | assign sext_ln186_986_fu_22362_p1 = $signed(select_ln90_525_fu_22354_p3);
[2025-10-27 21:48:03,807]       |                                   ^
[2025-10-27 21:48:03,807] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20529:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,807]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,807] 20529 | assign sext_ln186_987_fu_22366_p1 = $signed(local_temp_V_1150_fu_21894_p4);
[2025-10-27 21:48:03,807]       |                                   ^
[2025-10-27 21:48:03,807] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20531:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,807]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,807] 20531 | assign sext_ln186_988_fu_22384_p1 = $signed(select_ln90_526_fu_22376_p3);
[2025-10-27 21:48:03,807]       |                                   ^
[2025-10-27 21:48:03,807] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20533:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,807]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,807] 20533 | assign sext_ln186_989_fu_22388_p1 = $signed(local_temp_V_1151_fu_21904_p4);
[2025-10-27 21:48:03,807]       |                                   ^
[2025-10-27 21:48:03,807] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20535:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,807]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,807] 20535 | assign sext_ln186_98_fu_5946_p1 = $signed(select_ln90_69_fu_5938_p3);
[2025-10-27 21:48:03,807]       |                                 ^
[2025-10-27 21:48:03,807] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20537:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,807]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,807] 20537 | assign sext_ln186_990_fu_22406_p1 = $signed(select_ln90_527_fu_22398_p3);
[2025-10-27 21:48:03,807]       |                                   ^
[2025-10-27 21:48:03,807] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20539:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,807]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,807] 20539 | assign sext_ln186_991_fu_22410_p1 = $signed(local_temp_V_1152_fu_21914_p4);
[2025-10-27 21:48:03,807]       |                                   ^
[2025-10-27 21:48:03,807] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20541:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,807]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,807] 20541 | assign sext_ln186_992_fu_22428_p1 = $signed(select_ln90_528_fu_22420_p3);
[2025-10-27 21:48:03,807]       |                                   ^
[2025-10-27 21:48:03,807] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20543:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,807]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,807] 20543 | assign sext_ln186_993_fu_22432_p1 = $signed(local_temp_V_1153_fu_21924_p4);
[2025-10-27 21:48:03,807]       |                                   ^
[2025-10-27 21:48:03,807] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20545:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,807]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,807] 20545 | assign sext_ln186_994_fu_22450_p1 = $signed(select_ln90_529_fu_22442_p3);
[2025-10-27 21:48:03,807]       |                                   ^
[2025-10-27 21:48:03,807] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20547:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,807]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,807] 20547 | assign sext_ln186_995_fu_22454_p1 = $signed(local_temp_V_1154_fu_21934_p4);
[2025-10-27 21:48:03,807]       |                                   ^
[2025-10-27 21:48:03,807] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20549:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,807]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,807] 20549 | assign sext_ln186_996_fu_22472_p1 = $signed(select_ln90_530_fu_22464_p3);
[2025-10-27 21:48:03,807]       |                                   ^
[2025-10-27 21:48:03,807] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20551:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,807]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,807] 20551 | assign sext_ln186_997_fu_22476_p1 = $signed(local_temp_V_1155_fu_21944_p4);
[2025-10-27 21:48:03,807]       |                                   ^
[2025-10-27 21:48:03,807] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20553:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,807]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,807] 20553 | assign sext_ln186_998_fu_22494_p1 = $signed(select_ln90_531_fu_22486_p3);
[2025-10-27 21:48:03,807]       |                                   ^
[2025-10-27 21:48:03,807] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20555:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,807]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,807] 20555 | assign sext_ln186_999_fu_22498_p1 = $signed(local_temp_V_1156_fu_21954_p4);
[2025-10-27 21:48:03,807]       |                                   ^
[2025-10-27 21:48:03,807] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20557:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,807]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,807] 20557 | assign sext_ln186_99_fu_5950_p1 = $signed(local_temp_V_694_fu_5190_p4);
[2025-10-27 21:48:03,807]       |                                 ^
[2025-10-27 21:48:03,807] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20559:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,807]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,807] 20559 | assign sext_ln186_9_fu_3866_p1 = $signed(local_temp_V_634_fu_3266_p4);
[2025-10-27 21:48:03,807]       |                                ^
[2025-10-27 21:48:03,807] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20561:30: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,807]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,807] 20561 | assign sext_ln186_fu_3596_p1 = $signed(local_temp_V_625_fu_3176_p4);
[2025-10-27 21:48:03,807]       |                              ^
[2025-10-27 21:48:03,807] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20563:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,807]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,807] 20563 | assign sext_ln780_10_fu_3884_p1 = $signed(select_ln90_10_fu_3876_p3);
[2025-10-27 21:48:03,807]       |                                 ^
[2025-10-27 21:48:03,807] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20565:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,807]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,807] 20565 | assign sext_ln780_11_fu_3914_p1 = $signed(select_ln90_11_fu_3906_p3);
[2025-10-27 21:48:03,807]       |                                 ^
[2025-10-27 21:48:03,807] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20567:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,807]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,807] 20567 | assign sext_ln780_12_fu_3944_p1 = $signed(select_ln90_12_fu_3936_p3);
[2025-10-27 21:48:03,807]       |                                 ^
[2025-10-27 21:48:03,807] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20569:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,807]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,807] 20569 | assign sext_ln780_13_fu_3974_p1 = $signed(select_ln90_13_fu_3966_p3);
[2025-10-27 21:48:03,807]       |                                 ^
[2025-10-27 21:48:03,807] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20571:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,807]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,807] 20571 | assign sext_ln780_14_fu_4004_p1 = $signed(select_ln90_14_fu_3996_p3);
[2025-10-27 21:48:03,807]       |                                 ^
[2025-10-27 21:48:03,807] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20573:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,807]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,807] 20573 | assign sext_ln780_15_fu_4034_p1 = $signed(select_ln90_15_fu_4026_p3);
[2025-10-27 21:48:03,807]       |                                 ^
[2025-10-27 21:48:03,807] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20575:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,807]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,807] 20575 | assign sext_ln780_16_fu_4064_p1 = $signed(select_ln90_16_fu_4056_p3);
[2025-10-27 21:48:03,807]       |                                 ^
[2025-10-27 21:48:03,807] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20577:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,807]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,807] 20577 | assign sext_ln780_17_fu_4094_p1 = $signed(select_ln90_17_fu_4086_p3);
[2025-10-27 21:48:03,807]       |                                 ^
[2025-10-27 21:48:03,807] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20579:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,807]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,807] 20579 | assign sext_ln780_18_fu_4124_p1 = $signed(select_ln90_18_fu_4116_p3);
[2025-10-27 21:48:03,807]       |                                 ^
[2025-10-27 21:48:03,807] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20581:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,807]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,807] 20581 | assign sext_ln780_19_fu_4154_p1 = $signed(select_ln90_19_fu_4146_p3);
[2025-10-27 21:48:03,807]       |                                 ^
[2025-10-27 21:48:03,808] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20583:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,808]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,808] 20583 | assign sext_ln780_1_fu_3614_p1 = $signed(select_ln90_1_fu_3606_p3);
[2025-10-27 21:48:03,808]       |                                ^
[2025-10-27 21:48:03,808] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20585:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,808]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,808] 20585 | assign sext_ln780_20_fu_4184_p1 = $signed(select_ln90_20_fu_4176_p3);
[2025-10-27 21:48:03,808]       |                                 ^
[2025-10-27 21:48:03,808] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20587:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,808]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,808] 20587 | assign sext_ln780_21_fu_4214_p1 = $signed(select_ln90_21_fu_4206_p3);
[2025-10-27 21:48:03,808]       |                                 ^
[2025-10-27 21:48:03,808] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20589:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,808]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,808] 20589 | assign sext_ln780_22_fu_4244_p1 = $signed(select_ln90_22_fu_4236_p3);
[2025-10-27 21:48:03,808]       |                                 ^
[2025-10-27 21:48:03,808] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20591:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,808]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,808] 20591 | assign sext_ln780_23_fu_4274_p1 = $signed(select_ln90_23_fu_4266_p3);
[2025-10-27 21:48:03,808]       |                                 ^
[2025-10-27 21:48:03,808] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20593:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,808]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,808] 20593 | assign sext_ln780_24_fu_4304_p1 = $signed(select_ln90_24_fu_4296_p3);
[2025-10-27 21:48:03,808]       |                                 ^
[2025-10-27 21:48:03,808] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20595:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,808]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,808] 20595 | assign sext_ln780_25_fu_4334_p1 = $signed(select_ln90_25_fu_4326_p3);
[2025-10-27 21:48:03,808]       |                                 ^
[2025-10-27 21:48:03,808] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20597:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,808]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,808] 20597 | assign sext_ln780_26_fu_4364_p1 = $signed(select_ln90_26_fu_4356_p3);
[2025-10-27 21:48:03,808]       |                                 ^
[2025-10-27 21:48:03,808] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20599:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,808]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,808] 20599 | assign sext_ln780_27_fu_4394_p1 = $signed(select_ln90_27_fu_4386_p3);
[2025-10-27 21:48:03,808]       |                                 ^
[2025-10-27 21:48:03,808] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20601:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,808]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,808] 20601 | assign sext_ln780_28_fu_4424_p1 = $signed(select_ln90_28_fu_4416_p3);
[2025-10-27 21:48:03,808]       |                                 ^
[2025-10-27 21:48:03,808] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20603:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,808]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,808] 20603 | assign sext_ln780_29_fu_4454_p1 = $signed(select_ln90_29_fu_4446_p3);
[2025-10-27 21:48:03,808]       |                                 ^
[2025-10-27 21:48:03,808] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20605:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,808]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,808] 20605 | assign sext_ln780_2_fu_3644_p1 = $signed(select_ln90_2_fu_3636_p3);
[2025-10-27 21:48:03,808]       |                                ^
[2025-10-27 21:48:03,808] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20607:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,808]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,808] 20607 | assign sext_ln780_30_fu_4484_p1 = $signed(select_ln90_30_fu_4476_p3);
[2025-10-27 21:48:03,808]       |                                 ^
[2025-10-27 21:48:03,808] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20609:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,808]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,808] 20609 | assign sext_ln780_31_fu_4514_p1 = $signed(select_ln90_31_fu_4506_p3);
[2025-10-27 21:48:03,808]       |                                 ^
[2025-10-27 21:48:03,808] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20611:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,808]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,808] 20611 | assign sext_ln780_32_fu_4544_p1 = $signed(select_ln90_32_fu_4536_p3);
[2025-10-27 21:48:03,808]       |                                 ^
[2025-10-27 21:48:03,808] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20613:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,808]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,808] 20613 | assign sext_ln780_33_fu_4574_p1 = $signed(select_ln90_33_fu_4566_p3);
[2025-10-27 21:48:03,808]       |                                 ^
[2025-10-27 21:48:03,808] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20615:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,808]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,808] 20615 | assign sext_ln780_34_fu_4604_p1 = $signed(select_ln90_34_fu_4596_p3);
[2025-10-27 21:48:03,808]       |                                 ^
[2025-10-27 21:48:03,808] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20617:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,808]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,808] 20617 | assign sext_ln780_35_fu_4634_p1 = $signed(select_ln90_35_fu_4626_p3);
[2025-10-27 21:48:03,808]       |                                 ^
[2025-10-27 21:48:03,808] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20619:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,808]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,808] 20619 | assign sext_ln780_36_fu_4664_p1 = $signed(select_ln90_36_fu_4656_p3);
[2025-10-27 21:48:03,808]       |                                 ^
[2025-10-27 21:48:03,808] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20621:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,808]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,808] 20621 | assign sext_ln780_37_fu_4712_p1 = $signed(select_ln90_38_fu_4704_p3);
[2025-10-27 21:48:03,808]       |                                 ^
[2025-10-27 21:48:03,808] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20623:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,808]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,808] 20623 | assign sext_ln780_3_fu_3674_p1 = $signed(select_ln90_3_fu_3666_p3);
[2025-10-27 21:48:03,808]       |                                ^
[2025-10-27 21:48:03,808] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20625:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,808]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,808] 20625 | assign sext_ln780_4_fu_3704_p1 = $signed(select_ln90_4_fu_3696_p3);
[2025-10-27 21:48:03,808]       |                                ^
[2025-10-27 21:48:03,808] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20627:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,808]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,808] 20627 | assign sext_ln780_5_fu_3734_p1 = $signed(select_ln90_5_fu_3726_p3);
[2025-10-27 21:48:03,808]       |                                ^
[2025-10-27 21:48:03,808] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20629:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,808]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,808] 20629 | assign sext_ln780_6_fu_3764_p1 = $signed(select_ln90_6_fu_3756_p3);
[2025-10-27 21:48:03,808]       |                                ^
[2025-10-27 21:48:03,808] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20631:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,808]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,808] 20631 | assign sext_ln780_7_fu_3794_p1 = $signed(select_ln90_7_fu_3786_p3);
[2025-10-27 21:48:03,808]       |                                ^
[2025-10-27 21:48:03,808] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20633:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,808]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,808] 20633 | assign sext_ln780_8_fu_3824_p1 = $signed(select_ln90_8_fu_3816_p3);
[2025-10-27 21:48:03,808]       |                                ^
[2025-10-27 21:48:03,808] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20635:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,808]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,808] 20635 | assign sext_ln780_9_fu_3854_p1 = $signed(select_ln90_9_fu_3846_p3);
[2025-10-27 21:48:03,808]       |                                ^
[2025-10-27 21:48:03,808] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20637:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,809]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,809] 20637 | assign sext_ln780_fu_3584_p1 = $signed(select_ln90_fu_3576_p3);
[2025-10-27 21:48:03,809]       |                              ^
[2025-10-27 21:48:03,809] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20639:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,809]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,809] 20639 | assign sext_ln840_100_fu_26978_p1 = $signed(add_ln840_143_reg_31613);
[2025-10-27 21:48:03,809]       |                                   ^
[2025-10-27 21:48:03,809] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20641:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,809]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,809] 20641 | assign sext_ln840_101_fu_26981_p1 = $signed(add_ln840_145_reg_31618);
[2025-10-27 21:48:03,809]       |                                   ^
[2025-10-27 21:48:03,809] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20643:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,809]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,809] 20643 | assign sext_ln840_102_fu_26990_p1 = $signed(add_ln840_146_fu_26984_p2);
[2025-10-27 21:48:03,809]       |                                   ^
[2025-10-27 21:48:03,809] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20645:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,809]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,809] 20645 | assign sext_ln840_103_fu_27000_p1 = $signed(add_ln840_147_fu_26994_p2);
[2025-10-27 21:48:03,809]       |                                   ^
[2025-10-27 21:48:03,809] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20647:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,809]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,809] 20647 | assign sext_ln840_104_fu_27004_p1 = $signed(add_ln840_148_reg_31623);
[2025-10-27 21:48:03,809]       |                                   ^
[2025-10-27 21:48:03,809] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20649:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,809]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,809] 20649 | assign sext_ln840_105_fu_27007_p1 = $signed(add_ln840_150_reg_31628);
[2025-10-27 21:48:03,809]       |                                   ^
[2025-10-27 21:48:03,809] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20651:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,809]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,809] 20651 | assign sext_ln840_106_fu_27016_p1 = $signed(add_ln840_151_fu_27010_p2);
[2025-10-27 21:48:03,809]       |                                   ^
[2025-10-27 21:48:03,809] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20653:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,809]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,809] 20653 | assign sext_ln840_107_fu_27020_p1 = $signed(add_ln840_153_reg_31633);
[2025-10-27 21:48:03,809]       |                                   ^
[2025-10-27 21:48:03,809] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20655:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,809]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,809] 20655 | assign sext_ln840_108_fu_27023_p1 = $signed(add_ln840_155_reg_31638);
[2025-10-27 21:48:03,809]       |                                   ^
[2025-10-27 21:48:03,809] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20657:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,809]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,809] 20657 | assign sext_ln840_109_fu_27032_p1 = $signed(add_ln840_156_fu_27026_p2);
[2025-10-27 21:48:03,809]       |                                   ^
[2025-10-27 21:48:03,809] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20659:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,809]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,809] 20659 | assign sext_ln840_10_fu_26351_p1 = $signed(add_ln840_15_reg_31343);
[2025-10-27 21:48:03,809]       |                                  ^
[2025-10-27 21:48:03,809] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20661:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,809]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,809] 20661 | assign sext_ln840_110_fu_27042_p1 = $signed(add_ln840_157_fu_27036_p2);
[2025-10-27 21:48:03,809]       |                                   ^
[2025-10-27 21:48:03,809] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20663:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:48:03,809]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,809] 20663 | assign sext_ln840_111_fu_27052_p1 = $signed(add_ln840_158_fu_27046_p2);
[2025-10-27 21:48:03,809]       |                                   ^
[2025-10-27 21:48:03,809] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20665:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,809]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,809] 20665 | assign sext_ln840_112_fu_27067_p1 = $signed(select_ln90_197_fu_27062_p3);
[2025-10-27 21:48:03,809]       |                                   ^
[2025-10-27 21:48:03,809] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20667:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,809]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,809] 20667 | assign sext_ln840_113_fu_10390_p1 = $signed(select_ln90_199_fu_10382_p3);
[2025-10-27 21:48:03,809]       |                                   ^
[2025-10-27 21:48:03,809] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20669:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,809]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,809] 20669 | assign sext_ln840_114_fu_27077_p1 = $signed(add_ln840_162_reg_31653);
[2025-10-27 21:48:03,809]       |                                   ^
[2025-10-27 21:48:03,809] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20671:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,809]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,809] 20671 | assign sext_ln840_115_fu_27086_p1 = $signed(add_ln840_164_reg_31658);
[2025-10-27 21:48:03,809]       |                                   ^
[2025-10-27 21:48:03,809] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20673:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,809]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,809] 20673 | assign sext_ln840_116_fu_27089_p1 = $signed(add_ln840_166_reg_31663);
[2025-10-27 21:48:03,809]       |                                   ^
[2025-10-27 21:48:03,809] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20675:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,809]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,809] 20675 | assign sext_ln840_117_fu_27098_p1 = $signed(add_ln840_167_fu_27092_p2);
[2025-10-27 21:48:03,809]       |                                   ^
[2025-10-27 21:48:03,809] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20677:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,809]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,809] 20677 | assign sext_ln840_118_fu_27108_p1 = $signed(add_ln840_169_reg_31668);
[2025-10-27 21:48:03,809]       |                                   ^
[2025-10-27 21:48:03,809] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20679:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,809]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,809] 20679 | assign sext_ln840_119_fu_27111_p1 = $signed(add_ln840_171_reg_31673);
[2025-10-27 21:48:03,809]       |                                   ^
[2025-10-27 21:48:03,809] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20681:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,809]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,809] 20681 | assign sext_ln840_11_fu_26360_p1 = $signed(add_ln840_16_fu_26354_p2);
[2025-10-27 21:48:03,809]       |                                  ^
[2025-10-27 21:48:03,809] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20683:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,809]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,809] 20683 | assign sext_ln840_120_fu_27120_p1 = $signed(add_ln840_172_fu_27114_p2);
[2025-10-27 21:48:03,809]       |                                   ^
[2025-10-27 21:48:03,809] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20685:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,809]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,809] 20685 | assign sext_ln840_121_fu_27124_p1 = $signed(add_ln840_173_reg_31678);
[2025-10-27 21:48:03,809]       |                                   ^
[2025-10-27 21:48:03,809] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20687:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,809]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,809] 20687 | assign sext_ln840_122_fu_27127_p1 = $signed(add_ln840_175_reg_31683);
[2025-10-27 21:48:03,809]       |                                   ^
[2025-10-27 21:48:03,809] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20689:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,809]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,809] 20689 | assign sext_ln840_123_fu_27136_p1 = $signed(add_ln840_176_fu_27130_p2);
[2025-10-27 21:48:03,809]       |                                   ^
[2025-10-27 21:48:03,809] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20691:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,809]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,809] 20691 | assign sext_ln840_124_fu_27146_p1 = $signed(add_ln840_177_fu_27140_p2);
[2025-10-27 21:48:03,810]       |                                   ^
[2025-10-27 21:48:03,810] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20693:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,810]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,810] 20693 | assign sext_ln840_125_fu_27156_p1 = $signed(add_ln840_179_reg_31688);
[2025-10-27 21:48:03,810]       |                                   ^
[2025-10-27 21:48:03,810] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20695:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,810]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,810] 20695 | assign sext_ln840_126_fu_27159_p1 = $signed(add_ln840_181_reg_31693);
[2025-10-27 21:48:03,810]       |                                   ^
[2025-10-27 21:48:03,810] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20697:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,810]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,810] 20697 | assign sext_ln840_127_fu_27168_p1 = $signed(add_ln840_182_fu_27162_p2);
[2025-10-27 21:48:03,810]       |                                   ^
[2025-10-27 21:48:03,810] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20699:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,810]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,810] 20699 | assign sext_ln840_128_fu_27172_p1 = $signed(add_ln840_183_reg_31698);
[2025-10-27 21:48:03,810]       |                                   ^
[2025-10-27 21:48:03,810] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20701:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,810]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,810] 20701 | assign sext_ln840_129_fu_27175_p1 = $signed(add_ln840_185_reg_31703);
[2025-10-27 21:48:03,810]       |                                   ^
[2025-10-27 21:48:03,810] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20703:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,810]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,810] 20703 | assign sext_ln840_12_fu_26370_p1 = $signed(add_ln840_17_fu_26364_p2);
[2025-10-27 21:48:03,810]       |                                  ^
[2025-10-27 21:48:03,810] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20705:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,810]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,810] 20705 | assign sext_ln840_130_fu_27184_p1 = $signed(add_ln840_186_fu_27178_p2);
[2025-10-27 21:48:03,810]       |                                   ^
[2025-10-27 21:48:03,810] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20707:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,810]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,810] 20707 | assign sext_ln840_131_fu_27194_p1 = $signed(add_ln840_187_fu_27188_p2);
[2025-10-27 21:48:03,810]       |                                   ^
[2025-10-27 21:48:03,810] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20709:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,810]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,810] 20709 | assign sext_ln840_132_fu_27198_p1 = $signed(add_ln840_188_reg_31708);
[2025-10-27 21:48:03,810]       |                                   ^
[2025-10-27 21:48:03,810] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20711:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,810]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,810] 20711 | assign sext_ln840_133_fu_27201_p1 = $signed(add_ln840_190_reg_31713);
[2025-10-27 21:48:03,810]       |                                   ^
[2025-10-27 21:48:03,810] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20713:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,810]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,810] 20713 | assign sext_ln840_134_fu_27210_p1 = $signed(add_ln840_191_fu_27204_p2);
[2025-10-27 21:48:03,810]       |                                   ^
[2025-10-27 21:48:03,810] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20715:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,810]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,810] 20715 | assign sext_ln840_135_fu_27214_p1 = $signed(add_ln840_193_reg_31718);
[2025-10-27 21:48:03,810]       |                                   ^
[2025-10-27 21:48:03,810] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20717:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,810]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,810] 20717 | assign sext_ln840_136_fu_27217_p1 = $signed(add_ln840_195_reg_31723);
[2025-10-27 21:48:03,810]       |                                   ^
[2025-10-27 21:48:03,810] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20719:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,810]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,810] 20719 | assign sext_ln840_137_fu_27226_p1 = $signed(add_ln840_196_fu_27220_p2);
[2025-10-27 21:48:03,810]       |                                   ^
[2025-10-27 21:48:03,810] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20721:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,810]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,810] 20721 | assign sext_ln840_138_fu_27236_p1 = $signed(add_ln840_197_fu_27230_p2);
[2025-10-27 21:48:03,810]       |                                   ^
[2025-10-27 21:48:03,810] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20723:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:48:03,810]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,810] 20723 | assign sext_ln840_139_fu_27246_p1 = $signed(add_ln840_198_fu_27240_p2);
[2025-10-27 21:48:03,810]       |                                   ^
[2025-10-27 21:48:03,810] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20725:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,810]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,810] 20725 | assign sext_ln840_13_fu_26380_p1 = $signed(add_ln840_19_reg_31348);
[2025-10-27 21:48:03,810]       |                                  ^
[2025-10-27 21:48:03,810] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20727:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,810]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,810] 20727 | assign sext_ln840_140_fu_27261_p1 = $signed(select_ln90_237_fu_27256_p3);
[2025-10-27 21:48:03,810]       |                                   ^
[2025-10-27 21:48:03,810] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20729:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,810]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,810] 20729 | assign sext_ln840_141_fu_11802_p1 = $signed(select_ln90_239_fu_11794_p3);
[2025-10-27 21:48:03,810]       |                                   ^
[2025-10-27 21:48:03,810] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20731:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,810]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,810] 20731 | assign sext_ln840_142_fu_27271_p1 = $signed(add_ln840_202_reg_31738);
[2025-10-27 21:48:03,810]       |                                   ^
[2025-10-27 21:48:03,810] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20733:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,810]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,810] 20733 | assign sext_ln840_143_fu_27280_p1 = $signed(add_ln840_204_reg_31743);
[2025-10-27 21:48:03,810]       |                                   ^
[2025-10-27 21:48:03,810] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20735:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,810]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,810] 20735 | assign sext_ln840_144_fu_27283_p1 = $signed(add_ln840_206_reg_31748);
[2025-10-27 21:48:03,810]       |                                   ^
[2025-10-27 21:48:03,810] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20737:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,810]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,810] 20737 | assign sext_ln840_145_fu_27292_p1 = $signed(add_ln840_207_fu_27286_p2);
[2025-10-27 21:48:03,810]       |                                   ^
[2025-10-27 21:48:03,810] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20739:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,810]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,810] 20739 | assign sext_ln840_146_fu_27302_p1 = $signed(add_ln840_209_reg_31753);
[2025-10-27 21:48:03,810]       |                                   ^
[2025-10-27 21:48:03,810] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20741:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,810]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,810] 20741 | assign sext_ln840_147_fu_27305_p1 = $signed(add_ln840_211_reg_31758);
[2025-10-27 21:48:03,810]       |                                   ^
[2025-10-27 21:48:03,810] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20743:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,810]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,810] 20743 | assign sext_ln840_148_fu_27314_p1 = $signed(add_ln840_212_fu_27308_p2);
[2025-10-27 21:48:03,810]       |                                   ^
[2025-10-27 21:48:03,810] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20745:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,810]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,810] 20745 | assign sext_ln840_149_fu_27318_p1 = $signed(add_ln840_213_reg_31763);
[2025-10-27 21:48:03,810]       |                                   ^
[2025-10-27 21:48:03,810] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20747:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,810]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,811] 20747 | assign sext_ln840_14_fu_26383_p1 = $signed(add_ln840_21_reg_31353);
[2025-10-27 21:48:03,811]       |                                  ^
[2025-10-27 21:48:03,811] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20749:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,811]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,811] 20749 | assign sext_ln840_150_fu_27321_p1 = $signed(add_ln840_215_reg_31768);
[2025-10-27 21:48:03,811]       |                                   ^
[2025-10-27 21:48:03,811] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20751:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,811]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,811] 20751 | assign sext_ln840_151_fu_27330_p1 = $signed(add_ln840_216_fu_27324_p2);
[2025-10-27 21:48:03,811]       |                                   ^
[2025-10-27 21:48:03,811] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20753:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,811]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,811] 20753 | assign sext_ln840_152_fu_27340_p1 = $signed(add_ln840_217_fu_27334_p2);
[2025-10-27 21:48:03,811]       |                                   ^
[2025-10-27 21:48:03,811] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20755:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,811]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,811] 20755 | assign sext_ln840_153_fu_27350_p1 = $signed(add_ln840_219_reg_31773);
[2025-10-27 21:48:03,811]       |                                   ^
[2025-10-27 21:48:03,811] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20757:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,811]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,811] 20757 | assign sext_ln840_154_fu_27353_p1 = $signed(add_ln840_221_reg_31778);
[2025-10-27 21:48:03,811]       |                                   ^
[2025-10-27 21:48:03,811] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20759:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,811]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,811] 20759 | assign sext_ln840_155_fu_27362_p1 = $signed(add_ln840_222_fu_27356_p2);
[2025-10-27 21:48:03,811]       |                                   ^
[2025-10-27 21:48:03,811] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20761:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,811]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,811] 20761 | assign sext_ln840_156_fu_27366_p1 = $signed(add_ln840_223_reg_31783);
[2025-10-27 21:48:03,811]       |                                   ^
[2025-10-27 21:48:03,811] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20763:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,811]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,811] 20763 | assign sext_ln840_157_fu_27369_p1 = $signed(add_ln840_225_reg_31788);
[2025-10-27 21:48:03,811]       |                                   ^
[2025-10-27 21:48:03,811] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20765:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,811]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,811] 20765 | assign sext_ln840_158_fu_27378_p1 = $signed(add_ln840_226_fu_27372_p2);
[2025-10-27 21:48:03,811]       |                                   ^
[2025-10-27 21:48:03,811] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20767:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,811]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,811] 20767 | assign sext_ln840_159_fu_27388_p1 = $signed(add_ln840_227_fu_27382_p2);
[2025-10-27 21:48:03,811]       |                                   ^
[2025-10-27 21:48:03,811] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20769:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,811]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,811] 20769 | assign sext_ln840_15_fu_26392_p1 = $signed(add_ln840_22_fu_26386_p2);
[2025-10-27 21:48:03,811]       |                                  ^
[2025-10-27 21:48:03,811] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20771:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,811]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,811] 20771 | assign sext_ln840_160_fu_27392_p1 = $signed(add_ln840_228_reg_31793);
[2025-10-27 21:48:03,811]       |                                   ^
[2025-10-27 21:48:03,811] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20773:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,811]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,811] 20773 | assign sext_ln840_161_fu_27395_p1 = $signed(add_ln840_230_reg_31798);
[2025-10-27 21:48:03,811]       |                                   ^
[2025-10-27 21:48:03,811] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20775:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,811]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,811] 20775 | assign sext_ln840_162_fu_27404_p1 = $signed(add_ln840_231_fu_27398_p2);
[2025-10-27 21:48:03,811]       |                                   ^
[2025-10-27 21:48:03,811] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20777:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,811]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,811] 20777 | assign sext_ln840_163_fu_27408_p1 = $signed(add_ln840_233_reg_31803);
[2025-10-27 21:48:03,811]       |                                   ^
[2025-10-27 21:48:03,811] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20779:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,811]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,811] 20779 | assign sext_ln840_164_fu_27411_p1 = $signed(add_ln840_235_reg_31808);
[2025-10-27 21:48:03,811]       |                                   ^
[2025-10-27 21:48:03,811] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20781:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,811]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,811] 20781 | assign sext_ln840_165_fu_27420_p1 = $signed(add_ln840_236_fu_27414_p2);
[2025-10-27 21:48:03,811]       |                                   ^
[2025-10-27 21:48:03,811] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20783:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,811]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,811] 20783 | assign sext_ln840_166_fu_27430_p1 = $signed(add_ln840_237_fu_27424_p2);
[2025-10-27 21:48:03,811]       |                                   ^
[2025-10-27 21:48:03,811] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20785:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:48:03,811]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,811] 20785 | assign sext_ln840_167_fu_27440_p1 = $signed(add_ln840_238_fu_27434_p2);
[2025-10-27 21:48:03,811]       |                                   ^
[2025-10-27 21:48:03,811] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20787:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,811]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,811] 20787 | assign sext_ln840_168_fu_27455_p1 = $signed(select_ln90_277_fu_27450_p3);
[2025-10-27 21:48:03,811]       |                                   ^
[2025-10-27 21:48:03,811] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20789:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,811]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,811] 20789 | assign sext_ln840_169_fu_13214_p1 = $signed(select_ln90_279_fu_13206_p3);
[2025-10-27 21:48:03,811]       |                                   ^
[2025-10-27 21:48:03,811] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20791:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,811]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,811] 20791 | assign sext_ln840_16_fu_26396_p1 = $signed(add_ln840_23_reg_31358);
[2025-10-27 21:48:03,811]       |                                  ^
[2025-10-27 21:48:03,811] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20793:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,811]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,811] 20793 | assign sext_ln840_170_fu_27465_p1 = $signed(add_ln840_242_reg_31823);
[2025-10-27 21:48:03,811]       |                                   ^
[2025-10-27 21:48:03,811] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20795:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,811]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,811] 20795 | assign sext_ln840_171_fu_27474_p1 = $signed(add_ln840_244_reg_31828);
[2025-10-27 21:48:03,811]       |                                   ^
[2025-10-27 21:48:03,811] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20797:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,811]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,811] 20797 | assign sext_ln840_172_fu_27477_p1 = $signed(add_ln840_246_reg_31833);
[2025-10-27 21:48:03,811]       |                                   ^
[2025-10-27 21:48:03,811] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20799:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,811]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,811] 20799 | assign sext_ln840_173_fu_27486_p1 = $signed(add_ln840_247_fu_27480_p2);
[2025-10-27 21:48:03,811]       |                                   ^
[2025-10-27 21:48:03,811] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20801:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,811]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,811] 20801 | assign sext_ln840_174_fu_27496_p1 = $signed(add_ln840_249_reg_31838);
[2025-10-27 21:48:03,811]       |                                   ^
[2025-10-27 21:48:03,811] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20803:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,811]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,812] 20803 | assign sext_ln840_175_fu_27499_p1 = $signed(add_ln840_251_reg_31843);
[2025-10-27 21:48:03,812]       |                                   ^
[2025-10-27 21:48:03,812] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20805:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,812]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,812] 20805 | assign sext_ln840_176_fu_27508_p1 = $signed(add_ln840_252_fu_27502_p2);
[2025-10-27 21:48:03,812]       |                                   ^
[2025-10-27 21:48:03,812] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20807:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,812]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,812] 20807 | assign sext_ln840_177_fu_27512_p1 = $signed(add_ln840_253_reg_31848);
[2025-10-27 21:48:03,812]       |                                   ^
[2025-10-27 21:48:03,812] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20809:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,812]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,812] 20809 | assign sext_ln840_178_fu_27515_p1 = $signed(add_ln840_255_reg_31853);
[2025-10-27 21:48:03,812]       |                                   ^
[2025-10-27 21:48:03,812] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20811:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,812]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,812] 20811 | assign sext_ln840_179_fu_27524_p1 = $signed(add_ln840_256_fu_27518_p2);
[2025-10-27 21:48:03,812]       |                                   ^
[2025-10-27 21:48:03,812] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20813:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,812]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,812] 20813 | assign sext_ln840_17_fu_26399_p1 = $signed(add_ln840_25_reg_31363);
[2025-10-27 21:48:03,812]       |                                  ^
[2025-10-27 21:48:03,812] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20815:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,812]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,812] 20815 | assign sext_ln840_180_fu_27534_p1 = $signed(add_ln840_257_fu_27528_p2);
[2025-10-27 21:48:03,812]       |                                   ^
[2025-10-27 21:48:03,812] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20817:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,812]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,812] 20817 | assign sext_ln840_181_fu_27544_p1 = $signed(add_ln840_259_reg_31858);
[2025-10-27 21:48:03,812]       |                                   ^
[2025-10-27 21:48:03,812] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20819:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,812]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,812] 20819 | assign sext_ln840_182_fu_27547_p1 = $signed(add_ln840_261_reg_31863);
[2025-10-27 21:48:03,812]       |                                   ^
[2025-10-27 21:48:03,812] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20821:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,812]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,812] 20821 | assign sext_ln840_183_fu_27556_p1 = $signed(add_ln840_262_fu_27550_p2);
[2025-10-27 21:48:03,812]       |                                   ^
[2025-10-27 21:48:03,812] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20823:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,812]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,812] 20823 | assign sext_ln840_184_fu_27560_p1 = $signed(add_ln840_263_reg_31868);
[2025-10-27 21:48:03,812]       |                                   ^
[2025-10-27 21:48:03,812] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20825:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,812]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,812] 20825 | assign sext_ln840_185_fu_27563_p1 = $signed(add_ln840_265_reg_31873);
[2025-10-27 21:48:03,812]       |                                   ^
[2025-10-27 21:48:03,812] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20827:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,812]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,812] 20827 | assign sext_ln840_186_fu_27572_p1 = $signed(add_ln840_266_fu_27566_p2);
[2025-10-27 21:48:03,812]       |                                   ^
[2025-10-27 21:48:03,812] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20829:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,812]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,812] 20829 | assign sext_ln840_187_fu_27582_p1 = $signed(add_ln840_267_fu_27576_p2);
[2025-10-27 21:48:03,812]       |                                   ^
[2025-10-27 21:48:03,812] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20831:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,812]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,812] 20831 | assign sext_ln840_188_fu_27586_p1 = $signed(add_ln840_268_reg_31878);
[2025-10-27 21:48:03,812]       |                                   ^
[2025-10-27 21:48:03,812] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20833:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,812]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,812] 20833 | assign sext_ln840_189_fu_27589_p1 = $signed(add_ln840_270_reg_31883);
[2025-10-27 21:48:03,812]       |                                   ^
[2025-10-27 21:48:03,812] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20835:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,812]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,812] 20835 | assign sext_ln840_18_fu_26408_p1 = $signed(add_ln840_26_fu_26402_p2);
[2025-10-27 21:48:03,812]       |                                  ^
[2025-10-27 21:48:03,812] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20837:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,812]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,812] 20837 | assign sext_ln840_190_fu_27598_p1 = $signed(add_ln840_271_fu_27592_p2);
[2025-10-27 21:48:03,812]       |                                   ^
[2025-10-27 21:48:03,812] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20839:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,812]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,812] 20839 | assign sext_ln840_191_fu_27602_p1 = $signed(add_ln840_273_reg_31888);
[2025-10-27 21:48:03,812]       |                                   ^
[2025-10-27 21:48:03,812] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20841:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,812]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,812] 20841 | assign sext_ln840_192_fu_27605_p1 = $signed(add_ln840_275_reg_31893);
[2025-10-27 21:48:03,812]       |                                   ^
[2025-10-27 21:48:03,812] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20843:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,812]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,812] 20843 | assign sext_ln840_193_fu_27614_p1 = $signed(add_ln840_276_fu_27608_p2);
[2025-10-27 21:48:03,812]       |                                   ^
[2025-10-27 21:48:03,812] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20845:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,812]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,812] 20845 | assign sext_ln840_194_fu_27624_p1 = $signed(add_ln840_277_fu_27618_p2);
[2025-10-27 21:48:03,812]       |                                   ^
[2025-10-27 21:48:03,812] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20847:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:48:03,812]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,812] 20847 | assign sext_ln840_195_fu_27634_p1 = $signed(add_ln840_278_fu_27628_p2);
[2025-10-27 21:48:03,812]       |                                   ^
[2025-10-27 21:48:03,812] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20849:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,812]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,812] 20849 | assign sext_ln840_196_fu_27649_p1 = $signed(select_ln90_317_fu_27644_p3);
[2025-10-27 21:48:03,812]       |                                   ^
[2025-10-27 21:48:03,812] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20851:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,812]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,812] 20851 | assign sext_ln840_197_fu_14626_p1 = $signed(select_ln90_319_fu_14618_p3);
[2025-10-27 21:48:03,812]       |                                   ^
[2025-10-27 21:48:03,812] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20853:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,812]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,812] 20853 | assign sext_ln840_198_fu_27659_p1 = $signed(add_ln840_282_reg_31908);
[2025-10-27 21:48:03,812]       |                                   ^
[2025-10-27 21:48:03,812] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20855:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,812]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,812] 20855 | assign sext_ln840_199_fu_27668_p1 = $signed(add_ln840_284_reg_31913);
[2025-10-27 21:48:03,812]       |                                   ^
[2025-10-27 21:48:03,812] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20857:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,812]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,812] 20857 | assign sext_ln840_19_fu_26418_p1 = $signed(add_ln840_27_fu_26412_p2);
[2025-10-27 21:48:03,812]       |                                  ^
[2025-10-27 21:48:03,812] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20859:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,813]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,813] 20859 | assign sext_ln840_1_fu_4742_p1 = $signed(select_ln90_39_fu_4734_p3);
[2025-10-27 21:48:03,813]       |                                ^
[2025-10-27 21:48:03,813] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20861:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,813]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,813] 20861 | assign sext_ln840_200_fu_27671_p1 = $signed(add_ln840_286_reg_31918);
[2025-10-27 21:48:03,813]       |                                   ^
[2025-10-27 21:48:03,813] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20863:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,813]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,813] 20863 | assign sext_ln840_201_fu_27680_p1 = $signed(add_ln840_287_fu_27674_p2);
[2025-10-27 21:48:03,813]       |                                   ^
[2025-10-27 21:48:03,813] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20865:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,813]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,813] 20865 | assign sext_ln840_202_fu_27690_p1 = $signed(add_ln840_289_reg_31923);
[2025-10-27 21:48:03,813]       |                                   ^
[2025-10-27 21:48:03,813] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20867:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,813]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,813] 20867 | assign sext_ln840_203_fu_27693_p1 = $signed(add_ln840_291_reg_31928);
[2025-10-27 21:48:03,813]       |                                   ^
[2025-10-27 21:48:03,813] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20869:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,813]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,813] 20869 | assign sext_ln840_204_fu_27702_p1 = $signed(add_ln840_292_fu_27696_p2);
[2025-10-27 21:48:03,813]       |                                   ^
[2025-10-27 21:48:03,813] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20871:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,813]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,813] 20871 | assign sext_ln840_205_fu_27706_p1 = $signed(add_ln840_293_reg_31933);
[2025-10-27 21:48:03,813]       |                                   ^
[2025-10-27 21:48:03,813] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20873:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,813]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,813] 20873 | assign sext_ln840_206_fu_27709_p1 = $signed(add_ln840_295_reg_31938);
[2025-10-27 21:48:03,813]       |                                   ^
[2025-10-27 21:48:03,813] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20875:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,813]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,813] 20875 | assign sext_ln840_207_fu_27718_p1 = $signed(add_ln840_296_fu_27712_p2);
[2025-10-27 21:48:03,813]       |                                   ^
[2025-10-27 21:48:03,813] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20877:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,813]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,813] 20877 | assign sext_ln840_208_fu_27728_p1 = $signed(add_ln840_297_fu_27722_p2);
[2025-10-27 21:48:03,813]       |                                   ^
[2025-10-27 21:48:03,813] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20879:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,813]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,813] 20879 | assign sext_ln840_209_fu_27738_p1 = $signed(add_ln840_299_reg_31943);
[2025-10-27 21:48:03,813]       |                                   ^
[2025-10-27 21:48:03,813] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20881:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,813]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,813] 20881 | assign sext_ln840_20_fu_26422_p1 = $signed(add_ln840_28_reg_31368);
[2025-10-27 21:48:03,813]       |                                  ^
[2025-10-27 21:48:03,813] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20883:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,813]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,813] 20883 | assign sext_ln840_210_fu_27741_p1 = $signed(add_ln840_301_reg_31948);
[2025-10-27 21:48:03,813]       |                                   ^
[2025-10-27 21:48:03,813] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20885:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,813]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,813] 20885 | assign sext_ln840_211_fu_27750_p1 = $signed(add_ln840_302_fu_27744_p2);
[2025-10-27 21:48:03,813]       |                                   ^
[2025-10-27 21:48:03,813] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20887:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,813]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,813] 20887 | assign sext_ln840_212_fu_27754_p1 = $signed(add_ln840_303_reg_31953);
[2025-10-27 21:48:03,813]       |                                   ^
[2025-10-27 21:48:03,813] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20889:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,813]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,813] 20889 | assign sext_ln840_213_fu_27757_p1 = $signed(add_ln840_305_reg_31958);
[2025-10-27 21:48:03,813]       |                                   ^
[2025-10-27 21:48:03,813] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20891:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,813]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,813] 20891 | assign sext_ln840_214_fu_27766_p1 = $signed(add_ln840_306_fu_27760_p2);
[2025-10-27 21:48:03,813]       |                                   ^
[2025-10-27 21:48:03,813] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20893:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,813]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,813] 20893 | assign sext_ln840_215_fu_27776_p1 = $signed(add_ln840_307_fu_27770_p2);
[2025-10-27 21:48:03,813]       |                                   ^
[2025-10-27 21:48:03,813] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20895:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,813]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,813] 20895 | assign sext_ln840_216_fu_27780_p1 = $signed(add_ln840_308_reg_31963);
[2025-10-27 21:48:03,813]       |                                   ^
[2025-10-27 21:48:03,813] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20897:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,813]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,813] 20897 | assign sext_ln840_217_fu_27783_p1 = $signed(add_ln840_310_reg_31968);
[2025-10-27 21:48:03,813]       |                                   ^
[2025-10-27 21:48:03,813] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20899:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,813]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,813] 20899 | assign sext_ln840_218_fu_27792_p1 = $signed(add_ln840_311_fu_27786_p2);
[2025-10-27 21:48:03,813]       |                                   ^
[2025-10-27 21:48:03,813] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20901:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,813]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,813] 20901 | assign sext_ln840_219_fu_27796_p1 = $signed(add_ln840_313_reg_31973);
[2025-10-27 21:48:03,813]       |                                   ^
[2025-10-27 21:48:03,813] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20903:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,813]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,813] 20903 | assign sext_ln840_21_fu_26425_p1 = $signed(add_ln840_30_reg_31373);
[2025-10-27 21:48:03,813]       |                                  ^
[2025-10-27 21:48:03,813] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20905:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,813]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,813] 20905 | assign sext_ln840_220_fu_27799_p1 = $signed(add_ln840_315_reg_31978);
[2025-10-27 21:48:03,813]       |                                   ^
[2025-10-27 21:48:03,813] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20907:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,813]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,813] 20907 | assign sext_ln840_221_fu_27808_p1 = $signed(add_ln840_316_fu_27802_p2);
[2025-10-27 21:48:03,813]       |                                   ^
[2025-10-27 21:48:03,813] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20909:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,813]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,813] 20909 | assign sext_ln840_222_fu_27818_p1 = $signed(add_ln840_317_fu_27812_p2);
[2025-10-27 21:48:03,813]       |                                   ^
[2025-10-27 21:48:03,813] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20911:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:48:03,813]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,813] 20911 | assign sext_ln840_223_fu_27828_p1 = $signed(add_ln840_318_fu_27822_p2);
[2025-10-27 21:48:03,813]       |                                   ^
[2025-10-27 21:48:03,813] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20913:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,813]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,813] 20913 | assign sext_ln840_224_fu_27843_p1 = $signed(select_ln90_357_fu_27838_p3);
[2025-10-27 21:48:03,813]       |                                   ^
[2025-10-27 21:48:03,814] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20915:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,814]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,814] 20915 | assign sext_ln840_225_fu_16038_p1 = $signed(select_ln90_359_fu_16030_p3);
[2025-10-27 21:48:03,814]       |                                   ^
[2025-10-27 21:48:03,814] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20917:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,814]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,814] 20917 | assign sext_ln840_226_fu_27853_p1 = $signed(add_ln840_322_reg_31993);
[2025-10-27 21:48:03,814]       |                                   ^
[2025-10-27 21:48:03,814] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20919:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,814]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,814] 20919 | assign sext_ln840_227_fu_27862_p1 = $signed(add_ln840_324_reg_31998);
[2025-10-27 21:48:03,814]       |                                   ^
[2025-10-27 21:48:03,814] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20921:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,814]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,814] 20921 | assign sext_ln840_228_fu_27865_p1 = $signed(add_ln840_326_reg_32003);
[2025-10-27 21:48:03,814]       |                                   ^
[2025-10-27 21:48:03,814] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20923:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,814]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,814] 20923 | assign sext_ln840_229_fu_27874_p1 = $signed(add_ln840_327_fu_27868_p2);
[2025-10-27 21:48:03,814]       |                                   ^
[2025-10-27 21:48:03,814] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20925:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,814]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,814] 20925 | assign sext_ln840_22_fu_26434_p1 = $signed(add_ln840_31_fu_26428_p2);
[2025-10-27 21:48:03,814]       |                                  ^
[2025-10-27 21:48:03,814] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20927:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,814]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,814] 20927 | assign sext_ln840_230_fu_27884_p1 = $signed(add_ln840_329_reg_32008);
[2025-10-27 21:48:03,814]       |                                   ^
[2025-10-27 21:48:03,814] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20929:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,814]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,814] 20929 | assign sext_ln840_231_fu_27887_p1 = $signed(add_ln840_331_reg_32013);
[2025-10-27 21:48:03,814]       |                                   ^
[2025-10-27 21:48:03,814] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20931:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,814]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,814] 20931 | assign sext_ln840_232_fu_27896_p1 = $signed(add_ln840_332_fu_27890_p2);
[2025-10-27 21:48:03,814]       |                                   ^
[2025-10-27 21:48:03,814] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20933:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,814]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,814] 20933 | assign sext_ln840_233_fu_27900_p1 = $signed(add_ln840_333_reg_32018);
[2025-10-27 21:48:03,814]       |                                   ^
[2025-10-27 21:48:03,814] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20935:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,814]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,814] 20935 | assign sext_ln840_234_fu_27903_p1 = $signed(add_ln840_335_reg_32023);
[2025-10-27 21:48:03,814]       |                                   ^
[2025-10-27 21:48:03,814] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20937:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,814]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,814] 20937 | assign sext_ln840_235_fu_27912_p1 = $signed(add_ln840_336_fu_27906_p2);
[2025-10-27 21:48:03,814]       |                                   ^
[2025-10-27 21:48:03,814] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20939:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,814]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,814] 20939 | assign sext_ln840_236_fu_27922_p1 = $signed(add_ln840_337_fu_27916_p2);
[2025-10-27 21:48:03,814]       |                                   ^
[2025-10-27 21:48:03,814] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20941:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,814]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,814] 20941 | assign sext_ln840_237_fu_27932_p1 = $signed(add_ln840_339_reg_32028);
[2025-10-27 21:48:03,814]       |                                   ^
[2025-10-27 21:48:03,814] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20943:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,814]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,814] 20943 | assign sext_ln840_238_fu_27935_p1 = $signed(add_ln840_341_reg_32033);
[2025-10-27 21:48:03,814]       |                                   ^
[2025-10-27 21:48:03,814] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20945:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,814]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,814] 20945 | assign sext_ln840_239_fu_27944_p1 = $signed(add_ln840_342_fu_27938_p2);
[2025-10-27 21:48:03,814]       |                                   ^
[2025-10-27 21:48:03,814] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20947:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,814]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,814] 20947 | assign sext_ln840_23_fu_26438_p1 = $signed(add_ln840_33_reg_31378);
[2025-10-27 21:48:03,814]       |                                  ^
[2025-10-27 21:48:03,814] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20949:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,814]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,814] 20949 | assign sext_ln840_240_fu_27948_p1 = $signed(add_ln840_343_reg_32038);
[2025-10-27 21:48:03,814]       |                                   ^
[2025-10-27 21:48:03,814] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20951:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,814]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,814] 20951 | assign sext_ln840_241_fu_27951_p1 = $signed(add_ln840_345_reg_32043);
[2025-10-27 21:48:03,814]       |                                   ^
[2025-10-27 21:48:03,814] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20953:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,814]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,814] 20953 | assign sext_ln840_242_fu_27960_p1 = $signed(add_ln840_346_fu_27954_p2);
[2025-10-27 21:48:03,814]       |                                   ^
[2025-10-27 21:48:03,814] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20955:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,814]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,814] 20955 | assign sext_ln840_243_fu_27970_p1 = $signed(add_ln840_347_fu_27964_p2);
[2025-10-27 21:48:03,814]       |                                   ^
[2025-10-27 21:48:03,814] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20957:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,814]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,814] 20957 | assign sext_ln840_244_fu_27974_p1 = $signed(add_ln840_348_reg_32048);
[2025-10-27 21:48:03,814]       |                                   ^
[2025-10-27 21:48:03,814] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20959:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,814]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,814] 20959 | assign sext_ln840_245_fu_27977_p1 = $signed(add_ln840_350_reg_32053);
[2025-10-27 21:48:03,814]       |                                   ^
[2025-10-27 21:48:03,814] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20961:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,814]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,814] 20961 | assign sext_ln840_246_fu_27986_p1 = $signed(add_ln840_351_fu_27980_p2);
[2025-10-27 21:48:03,814]       |                                   ^
[2025-10-27 21:48:03,814] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20963:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,814]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,814] 20963 | assign sext_ln840_247_fu_27990_p1 = $signed(add_ln840_353_reg_32058);
[2025-10-27 21:48:03,814]       |                                   ^
[2025-10-27 21:48:03,814] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20965:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,814]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,814] 20965 | assign sext_ln840_248_fu_27993_p1 = $signed(add_ln840_355_reg_32063);
[2025-10-27 21:48:03,814]       |                                   ^
[2025-10-27 21:48:03,814] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20967:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,814]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,814] 20967 | assign sext_ln840_249_fu_28002_p1 = $signed(add_ln840_356_fu_27996_p2);
[2025-10-27 21:48:03,814]       |                                   ^
[2025-10-27 21:48:03,814] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20969:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,814]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,814] 20969 | assign sext_ln840_24_fu_26441_p1 = $signed(add_ln840_35_reg_31383);
[2025-10-27 21:48:03,815]       |                                  ^
[2025-10-27 21:48:03,815] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20971:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,815]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,815] 20971 | assign sext_ln840_250_fu_28012_p1 = $signed(add_ln840_357_fu_28006_p2);
[2025-10-27 21:48:03,815]       |                                   ^
[2025-10-27 21:48:03,815] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20973:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:48:03,815]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,815] 20973 | assign sext_ln840_251_fu_28022_p1 = $signed(add_ln840_358_fu_28016_p2);
[2025-10-27 21:48:03,815]       |                                   ^
[2025-10-27 21:48:03,815] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20975:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,815]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,815] 20975 | assign sext_ln840_252_fu_28037_p1 = $signed(select_ln90_397_fu_28032_p3);
[2025-10-27 21:48:03,815]       |                                   ^
[2025-10-27 21:48:03,815] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20977:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,815]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,815] 20977 | assign sext_ln840_253_fu_17450_p1 = $signed(select_ln90_399_fu_17442_p3);
[2025-10-27 21:48:03,815]       |                                   ^
[2025-10-27 21:48:03,815] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20979:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,815]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,815] 20979 | assign sext_ln840_254_fu_28047_p1 = $signed(add_ln840_362_reg_32078);
[2025-10-27 21:48:03,815]       |                                   ^
[2025-10-27 21:48:03,815] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20981:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,815]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,815] 20981 | assign sext_ln840_255_fu_28056_p1 = $signed(add_ln840_364_reg_32083);
[2025-10-27 21:48:03,815]       |                                   ^
[2025-10-27 21:48:03,815] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20983:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,815]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,815] 20983 | assign sext_ln840_256_fu_28059_p1 = $signed(add_ln840_366_reg_32088);
[2025-10-27 21:48:03,815]       |                                   ^
[2025-10-27 21:48:03,815] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20985:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,815]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,815] 20985 | assign sext_ln840_257_fu_28068_p1 = $signed(add_ln840_367_fu_28062_p2);
[2025-10-27 21:48:03,815]       |                                   ^
[2025-10-27 21:48:03,815] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20987:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,815]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,815] 20987 | assign sext_ln840_258_fu_28078_p1 = $signed(add_ln840_369_reg_32093);
[2025-10-27 21:48:03,815]       |                                   ^
[2025-10-27 21:48:03,815] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20989:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,815]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,815] 20989 | assign sext_ln840_259_fu_28081_p1 = $signed(add_ln840_371_reg_32098);
[2025-10-27 21:48:03,815]       |                                   ^
[2025-10-27 21:48:03,815] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20991:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,815]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,815] 20991 | assign sext_ln840_25_fu_26450_p1 = $signed(add_ln840_36_fu_26444_p2);
[2025-10-27 21:48:03,815]       |                                  ^
[2025-10-27 21:48:03,815] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20993:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,815]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,815] 20993 | assign sext_ln840_260_fu_28090_p1 = $signed(add_ln840_372_fu_28084_p2);
[2025-10-27 21:48:03,815]       |                                   ^
[2025-10-27 21:48:03,815] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20995:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,815]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,815] 20995 | assign sext_ln840_261_fu_28094_p1 = $signed(add_ln840_373_reg_32103);
[2025-10-27 21:48:03,815]       |                                   ^
[2025-10-27 21:48:03,815] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20997:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,815]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,815] 20997 | assign sext_ln840_262_fu_28097_p1 = $signed(add_ln840_375_reg_32108);
[2025-10-27 21:48:03,815]       |                                   ^
[2025-10-27 21:48:03,815] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:20999:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,815]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,815] 20999 | assign sext_ln840_263_fu_28106_p1 = $signed(add_ln840_376_fu_28100_p2);
[2025-10-27 21:48:03,815]       |                                   ^
[2025-10-27 21:48:03,815] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21001:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,815]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,815] 21001 | assign sext_ln840_264_fu_28116_p1 = $signed(add_ln840_377_fu_28110_p2);
[2025-10-27 21:48:03,815]       |                                   ^
[2025-10-27 21:48:03,815] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21003:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,815]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,815] 21003 | assign sext_ln840_265_fu_28126_p1 = $signed(add_ln840_379_reg_32113);
[2025-10-27 21:48:03,815]       |                                   ^
[2025-10-27 21:48:03,815] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21005:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,815]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,815] 21005 | assign sext_ln840_266_fu_28129_p1 = $signed(add_ln840_381_reg_32118);
[2025-10-27 21:48:03,815]       |                                   ^
[2025-10-27 21:48:03,815] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21007:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,815]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,815] 21007 | assign sext_ln840_267_fu_28138_p1 = $signed(add_ln840_382_fu_28132_p2);
[2025-10-27 21:48:03,815]       |                                   ^
[2025-10-27 21:48:03,815] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21009:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,815]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,815] 21009 | assign sext_ln840_268_fu_28142_p1 = $signed(add_ln840_383_reg_32123);
[2025-10-27 21:48:03,815]       |                                   ^
[2025-10-27 21:48:03,815] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21011:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,815]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,815] 21011 | assign sext_ln840_269_fu_28145_p1 = $signed(add_ln840_385_reg_32128);
[2025-10-27 21:48:03,815]       |                                   ^
[2025-10-27 21:48:03,815] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21013:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,815]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,815] 21013 | assign sext_ln840_26_fu_26460_p1 = $signed(add_ln840_37_fu_26454_p2);
[2025-10-27 21:48:03,815]       |                                  ^
[2025-10-27 21:48:03,815] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21015:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,815]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,815] 21015 | assign sext_ln840_270_fu_28154_p1 = $signed(add_ln840_386_fu_28148_p2);
[2025-10-27 21:48:03,815]       |                                   ^
[2025-10-27 21:48:03,815] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21017:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,815]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,815] 21017 | assign sext_ln840_271_fu_28164_p1 = $signed(add_ln840_387_fu_28158_p2);
[2025-10-27 21:48:03,815]       |                                   ^
[2025-10-27 21:48:03,815] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21019:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,815]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,815] 21019 | assign sext_ln840_272_fu_28168_p1 = $signed(add_ln840_388_reg_32133);
[2025-10-27 21:48:03,815]       |                                   ^
[2025-10-27 21:48:03,815] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21021:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,815]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,815] 21021 | assign sext_ln840_273_fu_28171_p1 = $signed(add_ln840_390_reg_32138);
[2025-10-27 21:48:03,815]       |                                   ^
[2025-10-27 21:48:03,815] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21023:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,815]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,815] 21023 | assign sext_ln840_274_fu_28180_p1 = $signed(add_ln840_391_fu_28174_p2);
[2025-10-27 21:48:03,815]       |                                   ^
[2025-10-27 21:48:03,816] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21025:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,816]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,816] 21025 | assign sext_ln840_275_fu_28184_p1 = $signed(add_ln840_393_reg_32143);
[2025-10-27 21:48:03,816]       |                                   ^
[2025-10-27 21:48:03,816] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21027:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,816]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,816] 21027 | assign sext_ln840_276_fu_28187_p1 = $signed(add_ln840_395_reg_32148);
[2025-10-27 21:48:03,816]       |                                   ^
[2025-10-27 21:48:03,816] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21029:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,816]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,816] 21029 | assign sext_ln840_277_fu_28196_p1 = $signed(add_ln840_396_fu_28190_p2);
[2025-10-27 21:48:03,816]       |                                   ^
[2025-10-27 21:48:03,816] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21031:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,816]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,816] 21031 | assign sext_ln840_278_fu_28206_p1 = $signed(add_ln840_397_fu_28200_p2);
[2025-10-27 21:48:03,816]       |                                   ^
[2025-10-27 21:48:03,816] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21033:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:48:03,816]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,816] 21033 | assign sext_ln840_279_fu_28216_p1 = $signed(add_ln840_398_fu_28210_p2);
[2025-10-27 21:48:03,816]       |                                   ^
[2025-10-27 21:48:03,816] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21035:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:48:03,816]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,816] 21035 | assign sext_ln840_27_fu_26470_p1 = $signed(add_ln840_38_fu_26464_p2);
[2025-10-27 21:48:03,816]       |                                  ^
[2025-10-27 21:48:03,816] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21037:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,816]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,816] 21037 | assign sext_ln840_280_fu_28231_p1 = $signed(select_ln90_437_fu_28226_p3);
[2025-10-27 21:48:03,816]       |                                   ^
[2025-10-27 21:48:03,816] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21039:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,816]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,816] 21039 | assign sext_ln840_281_fu_18862_p1 = $signed(select_ln90_439_fu_18854_p3);
[2025-10-27 21:48:03,816]       |                                   ^
[2025-10-27 21:48:03,816] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21041:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,816]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,816] 21041 | assign sext_ln840_282_fu_28241_p1 = $signed(add_ln840_402_reg_32163);
[2025-10-27 21:48:03,816]       |                                   ^
[2025-10-27 21:48:03,816] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21043:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,816]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,816] 21043 | assign sext_ln840_283_fu_28250_p1 = $signed(add_ln840_404_reg_32168);
[2025-10-27 21:48:03,816]       |                                   ^
[2025-10-27 21:48:03,816] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21045:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,816]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,816] 21045 | assign sext_ln840_284_fu_28253_p1 = $signed(add_ln840_406_reg_32173);
[2025-10-27 21:48:03,816]       |                                   ^
[2025-10-27 21:48:03,816] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21047:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,816]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,816] 21047 | assign sext_ln840_285_fu_28262_p1 = $signed(add_ln840_407_fu_28256_p2);
[2025-10-27 21:48:03,816]       |                                   ^
[2025-10-27 21:48:03,816] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21049:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,816]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,816] 21049 | assign sext_ln840_286_fu_28272_p1 = $signed(add_ln840_409_reg_32178);
[2025-10-27 21:48:03,816]       |                                   ^
[2025-10-27 21:48:03,816] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21051:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,816]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,816] 21051 | assign sext_ln840_287_fu_28275_p1 = $signed(add_ln840_411_reg_32183);
[2025-10-27 21:48:03,816]       |                                   ^
[2025-10-27 21:48:03,816] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21053:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,816]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,816] 21053 | assign sext_ln840_288_fu_28284_p1 = $signed(add_ln840_412_fu_28278_p2);
[2025-10-27 21:48:03,816]       |                                   ^
[2025-10-27 21:48:03,816] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21055:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,816]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,816] 21055 | assign sext_ln840_289_fu_28288_p1 = $signed(add_ln840_413_reg_32188);
[2025-10-27 21:48:03,816]       |                                   ^
[2025-10-27 21:48:03,816] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21057:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,816]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,816] 21057 | assign sext_ln840_28_fu_26485_p1 = $signed(select_ln90_77_fu_26480_p3);
[2025-10-27 21:48:03,816]       |                                  ^
[2025-10-27 21:48:03,816] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21059:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,816]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,816] 21059 | assign sext_ln840_290_fu_28291_p1 = $signed(add_ln840_415_reg_32193);
[2025-10-27 21:48:03,816]       |                                   ^
[2025-10-27 21:48:03,816] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21061:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,816]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,816] 21061 | assign sext_ln840_291_fu_28300_p1 = $signed(add_ln840_416_fu_28294_p2);
[2025-10-27 21:48:03,816]       |                                   ^
[2025-10-27 21:48:03,816] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21063:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,816]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,816] 21063 | assign sext_ln840_292_fu_28310_p1 = $signed(add_ln840_417_fu_28304_p2);
[2025-10-27 21:48:03,816]       |                                   ^
[2025-10-27 21:48:03,816] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21065:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,816]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,816] 21065 | assign sext_ln840_293_fu_28320_p1 = $signed(add_ln840_419_reg_32198);
[2025-10-27 21:48:03,816]       |                                   ^
[2025-10-27 21:48:03,816] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21067:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,816]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,816] 21067 | assign sext_ln840_294_fu_28323_p1 = $signed(add_ln840_421_reg_32203);
[2025-10-27 21:48:03,816]       |                                   ^
[2025-10-27 21:48:03,816] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21069:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,816]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,816] 21069 | assign sext_ln840_295_fu_28332_p1 = $signed(add_ln840_422_fu_28326_p2);
[2025-10-27 21:48:03,816]       |                                   ^
[2025-10-27 21:48:03,816] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21071:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,816]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,816] 21071 | assign sext_ln840_296_fu_28336_p1 = $signed(add_ln840_423_reg_32208);
[2025-10-27 21:48:03,816]       |                                   ^
[2025-10-27 21:48:03,816] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21073:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,816]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,816] 21073 | assign sext_ln840_297_fu_28339_p1 = $signed(add_ln840_425_reg_32213);
[2025-10-27 21:48:03,816]       |                                   ^
[2025-10-27 21:48:03,816] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21075:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,816]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,816] 21075 | assign sext_ln840_298_fu_28348_p1 = $signed(add_ln840_426_fu_28342_p2);
[2025-10-27 21:48:03,816]       |                                   ^
[2025-10-27 21:48:03,816] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21077:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,816]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,816] 21077 | assign sext_ln840_299_fu_28358_p1 = $signed(add_ln840_427_fu_28352_p2);
[2025-10-27 21:48:03,816]       |                                   ^
[2025-10-27 21:48:03,817] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21079:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,817]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,817] 21079 | assign sext_ln840_29_fu_6154_p1 = $signed(select_ln90_79_fu_6146_p3);
[2025-10-27 21:48:03,817]       |                                 ^
[2025-10-27 21:48:03,817] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21081:33: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,817]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,817] 21081 | assign sext_ln840_2_fu_26301_p1 = $signed(add_ln840_2_reg_31313);
[2025-10-27 21:48:03,817]       |                                 ^
[2025-10-27 21:48:03,817] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21083:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,817]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,817] 21083 | assign sext_ln840_300_fu_28362_p1 = $signed(add_ln840_428_reg_32218);
[2025-10-27 21:48:03,817]       |                                   ^
[2025-10-27 21:48:03,817] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21085:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,817]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,817] 21085 | assign sext_ln840_301_fu_28365_p1 = $signed(add_ln840_430_reg_32223);
[2025-10-27 21:48:03,817]       |                                   ^
[2025-10-27 21:48:03,817] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21087:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,817]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,817] 21087 | assign sext_ln840_302_fu_28374_p1 = $signed(add_ln840_431_fu_28368_p2);
[2025-10-27 21:48:03,817]       |                                   ^
[2025-10-27 21:48:03,817] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21089:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,817]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,817] 21089 | assign sext_ln840_303_fu_28378_p1 = $signed(add_ln840_433_reg_32228);
[2025-10-27 21:48:03,817]       |                                   ^
[2025-10-27 21:48:03,817] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21091:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,817]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,817] 21091 | assign sext_ln840_304_fu_28381_p1 = $signed(add_ln840_435_reg_32233);
[2025-10-27 21:48:03,817]       |                                   ^
[2025-10-27 21:48:03,817] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21093:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,817]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,817] 21093 | assign sext_ln840_305_fu_28390_p1 = $signed(add_ln840_436_fu_28384_p2);
[2025-10-27 21:48:03,817]       |                                   ^
[2025-10-27 21:48:03,817] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21095:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,817]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,817] 21095 | assign sext_ln840_306_fu_28400_p1 = $signed(add_ln840_437_fu_28394_p2);
[2025-10-27 21:48:03,817]       |                                   ^
[2025-10-27 21:48:03,817] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21097:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:48:03,817]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,817] 21097 | assign sext_ln840_307_fu_28410_p1 = $signed(add_ln840_438_fu_28404_p2);
[2025-10-27 21:48:03,817]       |                                   ^
[2025-10-27 21:48:03,817] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21099:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,817]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,817] 21099 | assign sext_ln840_308_fu_28425_p1 = $signed(select_ln90_477_fu_28420_p3);
[2025-10-27 21:48:03,817]       |                                   ^
[2025-10-27 21:48:03,817] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21101:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,817]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,817] 21101 | assign sext_ln840_309_fu_20274_p1 = $signed(select_ln90_479_fu_20266_p3);
[2025-10-27 21:48:03,817]       |                                   ^
[2025-10-27 21:48:03,817] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21103:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,817]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,817] 21103 | assign sext_ln840_30_fu_26495_p1 = $signed(add_ln840_42_reg_31398);
[2025-10-27 21:48:03,817]       |                                  ^
[2025-10-27 21:48:03,817] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21105:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,817]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,817] 21105 | assign sext_ln840_310_fu_28435_p1 = $signed(add_ln840_442_reg_32248);
[2025-10-27 21:48:03,817]       |                                   ^
[2025-10-27 21:48:03,817] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21107:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,817]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,817] 21107 | assign sext_ln840_311_fu_28444_p1 = $signed(add_ln840_444_reg_32253);
[2025-10-27 21:48:03,817]       |                                   ^
[2025-10-27 21:48:03,817] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21109:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,817]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,817] 21109 | assign sext_ln840_312_fu_28447_p1 = $signed(add_ln840_446_reg_32258);
[2025-10-27 21:48:03,817]       |                                   ^
[2025-10-27 21:48:03,817] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21111:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,817]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,817] 21111 | assign sext_ln840_313_fu_28456_p1 = $signed(add_ln840_447_fu_28450_p2);
[2025-10-27 21:48:03,817]       |                                   ^
[2025-10-27 21:48:03,817] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21113:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,817]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,817] 21113 | assign sext_ln840_314_fu_28466_p1 = $signed(add_ln840_449_reg_32263);
[2025-10-27 21:48:03,817]       |                                   ^
[2025-10-27 21:48:03,817] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21115:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,817]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,817] 21115 | assign sext_ln840_315_fu_28469_p1 = $signed(add_ln840_451_reg_32268);
[2025-10-27 21:48:03,817]       |                                   ^
[2025-10-27 21:48:03,817] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21117:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,817]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,817] 21117 | assign sext_ln840_316_fu_28478_p1 = $signed(add_ln840_452_fu_28472_p2);
[2025-10-27 21:48:03,817]       |                                   ^
[2025-10-27 21:48:03,817] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21119:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,817]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,817] 21119 | assign sext_ln840_317_fu_28482_p1 = $signed(add_ln840_453_reg_32273);
[2025-10-27 21:48:03,817]       |                                   ^
[2025-10-27 21:48:03,817] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21121:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,817]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,817] 21121 | assign sext_ln840_318_fu_28485_p1 = $signed(add_ln840_455_reg_32278);
[2025-10-27 21:48:03,817]       |                                   ^
[2025-10-27 21:48:03,817] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21123:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,817]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,817] 21123 | assign sext_ln840_319_fu_28494_p1 = $signed(add_ln840_456_fu_28488_p2);
[2025-10-27 21:48:03,817]       |                                   ^
[2025-10-27 21:48:03,817] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21125:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,817]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,817] 21125 | assign sext_ln840_31_fu_26504_p1 = $signed(add_ln840_44_reg_31403);
[2025-10-27 21:48:03,817]       |                                  ^
[2025-10-27 21:48:03,817] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21127:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,817]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,817] 21127 | assign sext_ln840_320_fu_28504_p1 = $signed(add_ln840_457_fu_28498_p2);
[2025-10-27 21:48:03,817]       |                                   ^
[2025-10-27 21:48:03,817] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21129:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,817]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,817] 21129 | assign sext_ln840_321_fu_28514_p1 = $signed(add_ln840_459_reg_32283);
[2025-10-27 21:48:03,817]       |                                   ^
[2025-10-27 21:48:03,817] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21131:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,817]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,817] 21131 | assign sext_ln840_322_fu_28517_p1 = $signed(add_ln840_461_reg_32288);
[2025-10-27 21:48:03,817]       |                                   ^
[2025-10-27 21:48:03,817] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21133:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,818]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,818] 21133 | assign sext_ln840_323_fu_28526_p1 = $signed(add_ln840_462_fu_28520_p2);
[2025-10-27 21:48:03,818]       |                                   ^
[2025-10-27 21:48:03,818] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21135:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,818]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,818] 21135 | assign sext_ln840_324_fu_28530_p1 = $signed(add_ln840_463_reg_32293);
[2025-10-27 21:48:03,818]       |                                   ^
[2025-10-27 21:48:03,818] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21137:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,818]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,818] 21137 | assign sext_ln840_325_fu_28533_p1 = $signed(add_ln840_465_reg_32298);
[2025-10-27 21:48:03,818]       |                                   ^
[2025-10-27 21:48:03,818] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21139:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,818]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,818] 21139 | assign sext_ln840_326_fu_28542_p1 = $signed(add_ln840_466_fu_28536_p2);
[2025-10-27 21:48:03,818]       |                                   ^
[2025-10-27 21:48:03,818] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21141:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,818]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,818] 21141 | assign sext_ln840_327_fu_28552_p1 = $signed(add_ln840_467_fu_28546_p2);
[2025-10-27 21:48:03,818]       |                                   ^
[2025-10-27 21:48:03,818] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21143:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,818]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,818] 21143 | assign sext_ln840_328_fu_28556_p1 = $signed(add_ln840_468_reg_32303);
[2025-10-27 21:48:03,818]       |                                   ^
[2025-10-27 21:48:03,818] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21145:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,818]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,818] 21145 | assign sext_ln840_329_fu_28559_p1 = $signed(add_ln840_470_reg_32308);
[2025-10-27 21:48:03,818]       |                                   ^
[2025-10-27 21:48:03,818] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21147:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,818]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,818] 21147 | assign sext_ln840_32_fu_26507_p1 = $signed(add_ln840_46_reg_31408);
[2025-10-27 21:48:03,818]       |                                  ^
[2025-10-27 21:48:03,818] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21149:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,818]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,818] 21149 | assign sext_ln840_330_fu_28568_p1 = $signed(add_ln840_471_fu_28562_p2);
[2025-10-27 21:48:03,818]       |                                   ^
[2025-10-27 21:48:03,818] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21151:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,818]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,818] 21151 | assign sext_ln840_331_fu_28572_p1 = $signed(add_ln840_473_reg_32313);
[2025-10-27 21:48:03,818]       |                                   ^
[2025-10-27 21:48:03,818] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21153:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,818]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,818] 21153 | assign sext_ln840_332_fu_28575_p1 = $signed(add_ln840_475_reg_32318);
[2025-10-27 21:48:03,818]       |                                   ^
[2025-10-27 21:48:03,818] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21155:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,818]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,818] 21155 | assign sext_ln840_333_fu_28584_p1 = $signed(add_ln840_476_fu_28578_p2);
[2025-10-27 21:48:03,818]       |                                   ^
[2025-10-27 21:48:03,818] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21157:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,818]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,818] 21157 | assign sext_ln840_334_fu_28594_p1 = $signed(add_ln840_477_fu_28588_p2);
[2025-10-27 21:48:03,818]       |                                   ^
[2025-10-27 21:48:03,818] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21159:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:48:03,818]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,818] 21159 | assign sext_ln840_335_fu_28604_p1 = $signed(add_ln840_478_fu_28598_p2);
[2025-10-27 21:48:03,818]       |                                   ^
[2025-10-27 21:48:03,818] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21161:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,818]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,818] 21161 | assign sext_ln840_336_fu_28619_p1 = $signed(select_ln90_517_fu_28614_p3);
[2025-10-27 21:48:03,818]       |                                   ^
[2025-10-27 21:48:03,818] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21163:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,818]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,818] 21163 | assign sext_ln840_337_fu_21686_p1 = $signed(select_ln90_519_fu_21678_p3);
[2025-10-27 21:48:03,818]       |                                   ^
[2025-10-27 21:48:03,818] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21165:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,818]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,818] 21165 | assign sext_ln840_338_fu_28629_p1 = $signed(add_ln840_482_reg_32333);
[2025-10-27 21:48:03,818]       |                                   ^
[2025-10-27 21:48:03,818] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21167:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,818]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,818] 21167 | assign sext_ln840_339_fu_28638_p1 = $signed(add_ln840_484_reg_32338);
[2025-10-27 21:48:03,818]       |                                   ^
[2025-10-27 21:48:03,818] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21169:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,818]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,818] 21169 | assign sext_ln840_33_fu_26516_p1 = $signed(add_ln840_47_fu_26510_p2);
[2025-10-27 21:48:03,818]       |                                  ^
[2025-10-27 21:48:03,818] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21171:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,818]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,818] 21171 | assign sext_ln840_340_fu_28641_p1 = $signed(add_ln840_486_reg_32343);
[2025-10-27 21:48:03,818]       |                                   ^
[2025-10-27 21:48:03,818] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21173:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,818]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,818] 21173 | assign sext_ln840_341_fu_28650_p1 = $signed(add_ln840_487_fu_28644_p2);
[2025-10-27 21:48:03,818]       |                                   ^
[2025-10-27 21:48:03,818] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21175:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,818]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,818] 21175 | assign sext_ln840_342_fu_28660_p1 = $signed(add_ln840_489_reg_32348);
[2025-10-27 21:48:03,818]       |                                   ^
[2025-10-27 21:48:03,818] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21177:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,818]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,818] 21177 | assign sext_ln840_343_fu_28663_p1 = $signed(add_ln840_491_reg_32353);
[2025-10-27 21:48:03,818]       |                                   ^
[2025-10-27 21:48:03,818] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21179:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,818]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,818] 21179 | assign sext_ln840_344_fu_28672_p1 = $signed(add_ln840_492_fu_28666_p2);
[2025-10-27 21:48:03,818]       |                                   ^
[2025-10-27 21:48:03,818] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21181:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,818]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,818] 21181 | assign sext_ln840_345_fu_28676_p1 = $signed(add_ln840_493_reg_32358);
[2025-10-27 21:48:03,818]       |                                   ^
[2025-10-27 21:48:03,818] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21183:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,818]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,818] 21183 | assign sext_ln840_346_fu_28679_p1 = $signed(add_ln840_495_reg_32363);
[2025-10-27 21:48:03,818]       |                                   ^
[2025-10-27 21:48:03,818] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21185:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,818]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,818] 21185 | assign sext_ln840_347_fu_28688_p1 = $signed(add_ln840_496_fu_28682_p2);
[2025-10-27 21:48:03,818]       |                                   ^
[2025-10-27 21:48:03,818] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21187:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,818]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,819] 21187 | assign sext_ln840_348_fu_28698_p1 = $signed(add_ln840_497_fu_28692_p2);
[2025-10-27 21:48:03,819]       |                                   ^
[2025-10-27 21:48:03,819] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21189:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,819]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,819] 21189 | assign sext_ln840_349_fu_28708_p1 = $signed(add_ln840_499_reg_32368);
[2025-10-27 21:48:03,819]       |                                   ^
[2025-10-27 21:48:03,819] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21191:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,819]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,819] 21191 | assign sext_ln840_34_fu_26526_p1 = $signed(add_ln840_49_reg_31413);
[2025-10-27 21:48:03,819]       |                                  ^
[2025-10-27 21:48:03,819] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21193:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,819]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,819] 21193 | assign sext_ln840_350_fu_28711_p1 = $signed(add_ln840_501_reg_32373);
[2025-10-27 21:48:03,819]       |                                   ^
[2025-10-27 21:48:03,819] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21195:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,819]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,819] 21195 | assign sext_ln840_351_fu_28720_p1 = $signed(add_ln840_502_fu_28714_p2);
[2025-10-27 21:48:03,819]       |                                   ^
[2025-10-27 21:48:03,819] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21197:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,819]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,819] 21197 | assign sext_ln840_352_fu_28724_p1 = $signed(add_ln840_503_reg_32378);
[2025-10-27 21:48:03,819]       |                                   ^
[2025-10-27 21:48:03,819] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21199:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,819]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,819] 21199 | assign sext_ln840_353_fu_28727_p1 = $signed(add_ln840_505_reg_32383);
[2025-10-27 21:48:03,819]       |                                   ^
[2025-10-27 21:48:03,819] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21201:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,819]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,819] 21201 | assign sext_ln840_354_fu_28736_p1 = $signed(add_ln840_506_fu_28730_p2);
[2025-10-27 21:48:03,819]       |                                   ^
[2025-10-27 21:48:03,819] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21203:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,819]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,819] 21203 | assign sext_ln840_355_fu_28746_p1 = $signed(add_ln840_507_fu_28740_p2);
[2025-10-27 21:48:03,819]       |                                   ^
[2025-10-27 21:48:03,819] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21205:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,819]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,819] 21205 | assign sext_ln840_356_fu_28750_p1 = $signed(add_ln840_508_reg_32388);
[2025-10-27 21:48:03,819]       |                                   ^
[2025-10-27 21:48:03,819] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21207:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,819]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,819] 21207 | assign sext_ln840_357_fu_28753_p1 = $signed(add_ln840_510_reg_32393);
[2025-10-27 21:48:03,819]       |                                   ^
[2025-10-27 21:48:03,819] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21209:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,819]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,819] 21209 | assign sext_ln840_358_fu_28762_p1 = $signed(add_ln840_511_fu_28756_p2);
[2025-10-27 21:48:03,819]       |                                   ^
[2025-10-27 21:48:03,819] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21211:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,819]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,819] 21211 | assign sext_ln840_359_fu_28766_p1 = $signed(add_ln840_513_reg_32398);
[2025-10-27 21:48:03,819]       |                                   ^
[2025-10-27 21:48:03,819] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21213:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,819]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,819] 21213 | assign sext_ln840_35_fu_26529_p1 = $signed(add_ln840_51_reg_31418);
[2025-10-27 21:48:03,819]       |                                  ^
[2025-10-27 21:48:03,819] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21215:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,819]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,819] 21215 | assign sext_ln840_360_fu_28769_p1 = $signed(add_ln840_515_reg_32403);
[2025-10-27 21:48:03,819]       |                                   ^
[2025-10-27 21:48:03,819] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21217:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,819]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,819] 21217 | assign sext_ln840_361_fu_28778_p1 = $signed(add_ln840_516_fu_28772_p2);
[2025-10-27 21:48:03,819]       |                                   ^
[2025-10-27 21:48:03,819] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21219:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,819]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,819] 21219 | assign sext_ln840_362_fu_28788_p1 = $signed(add_ln840_517_fu_28782_p2);
[2025-10-27 21:48:03,819]       |                                   ^
[2025-10-27 21:48:03,819] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21221:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:48:03,819]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,819] 21221 | assign sext_ln840_363_fu_28798_p1 = $signed(add_ln840_518_fu_28792_p2);
[2025-10-27 21:48:03,819]       |                                   ^
[2025-10-27 21:48:03,819] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21223:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,819]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,819] 21223 | assign sext_ln840_364_fu_28813_p1 = $signed(select_ln90_557_fu_28808_p3);
[2025-10-27 21:48:03,819]       |                                   ^
[2025-10-27 21:48:03,819] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21225:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,819]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,819] 21225 | assign sext_ln840_365_fu_23098_p1 = $signed(select_ln90_559_fu_23090_p3);
[2025-10-27 21:48:03,819]       |                                   ^
[2025-10-27 21:48:03,819] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21227:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,819]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,819] 21227 | assign sext_ln840_366_fu_28823_p1 = $signed(add_ln840_522_reg_32418);
[2025-10-27 21:48:03,819]       |                                   ^
[2025-10-27 21:48:03,819] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21229:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,819]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,819] 21229 | assign sext_ln840_367_fu_28832_p1 = $signed(add_ln840_524_reg_32423);
[2025-10-27 21:48:03,819]       |                                   ^
[2025-10-27 21:48:03,819] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21231:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,819]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,819] 21231 | assign sext_ln840_368_fu_28835_p1 = $signed(add_ln840_526_reg_32428);
[2025-10-27 21:48:03,819]       |                                   ^
[2025-10-27 21:48:03,819] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21233:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,819]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,819] 21233 | assign sext_ln840_369_fu_28844_p1 = $signed(add_ln840_527_fu_28838_p2);
[2025-10-27 21:48:03,819]       |                                   ^
[2025-10-27 21:48:03,819] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21235:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,819]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,819] 21235 | assign sext_ln840_36_fu_26538_p1 = $signed(add_ln840_52_fu_26532_p2);
[2025-10-27 21:48:03,819]       |                                  ^
[2025-10-27 21:48:03,819] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21237:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,819]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,819] 21237 | assign sext_ln840_370_fu_28854_p1 = $signed(add_ln840_529_reg_32433);
[2025-10-27 21:48:03,819]       |                                   ^
[2025-10-27 21:48:03,819] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21239:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,819]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,819] 21239 | assign sext_ln840_371_fu_28857_p1 = $signed(add_ln840_531_reg_32438);
[2025-10-27 21:48:03,819]       |                                   ^
[2025-10-27 21:48:03,819] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21241:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,819]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,819] 21241 | assign sext_ln840_372_fu_28866_p1 = $signed(add_ln840_532_fu_28860_p2);
[2025-10-27 21:48:03,820]       |                                   ^
[2025-10-27 21:48:03,820] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21243:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,820]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,820] 21243 | assign sext_ln840_373_fu_28870_p1 = $signed(add_ln840_533_reg_32443);
[2025-10-27 21:48:03,820]       |                                   ^
[2025-10-27 21:48:03,820] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21245:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,820]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,820] 21245 | assign sext_ln840_374_fu_28873_p1 = $signed(add_ln840_535_reg_32448);
[2025-10-27 21:48:03,820]       |                                   ^
[2025-10-27 21:48:03,820] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21247:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,820]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,820] 21247 | assign sext_ln840_375_fu_28882_p1 = $signed(add_ln840_536_fu_28876_p2);
[2025-10-27 21:48:03,820]       |                                   ^
[2025-10-27 21:48:03,820] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21249:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,820]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,820] 21249 | assign sext_ln840_376_fu_28892_p1 = $signed(add_ln840_537_fu_28886_p2);
[2025-10-27 21:48:03,820]       |                                   ^
[2025-10-27 21:48:03,820] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21251:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,820]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,820] 21251 | assign sext_ln840_377_fu_28902_p1 = $signed(add_ln840_539_reg_32453);
[2025-10-27 21:48:03,820]       |                                   ^
[2025-10-27 21:48:03,820] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21253:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,820]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,820] 21253 | assign sext_ln840_378_fu_28905_p1 = $signed(add_ln840_541_reg_32458);
[2025-10-27 21:48:03,820]       |                                   ^
[2025-10-27 21:48:03,820] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21255:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,820]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,820] 21255 | assign sext_ln840_379_fu_28914_p1 = $signed(add_ln840_542_fu_28908_p2);
[2025-10-27 21:48:03,820]       |                                   ^
[2025-10-27 21:48:03,820] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21257:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,820]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,820] 21257 | assign sext_ln840_37_fu_26542_p1 = $signed(add_ln840_53_reg_31423);
[2025-10-27 21:48:03,820]       |                                  ^
[2025-10-27 21:48:03,820] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21259:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,820]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,820] 21259 | assign sext_ln840_380_fu_28918_p1 = $signed(add_ln840_543_reg_32463);
[2025-10-27 21:48:03,820]       |                                   ^
[2025-10-27 21:48:03,820] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21261:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,820]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,820] 21261 | assign sext_ln840_381_fu_28921_p1 = $signed(add_ln840_545_reg_32468);
[2025-10-27 21:48:03,820]       |                                   ^
[2025-10-27 21:48:03,820] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21263:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,820]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,820] 21263 | assign sext_ln840_382_fu_28930_p1 = $signed(add_ln840_546_fu_28924_p2);
[2025-10-27 21:48:03,820]       |                                   ^
[2025-10-27 21:48:03,820] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21265:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,820]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,820] 21265 | assign sext_ln840_383_fu_28940_p1 = $signed(add_ln840_547_fu_28934_p2);
[2025-10-27 21:48:03,820]       |                                   ^
[2025-10-27 21:48:03,820] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21267:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,820]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,820] 21267 | assign sext_ln840_384_fu_28944_p1 = $signed(add_ln840_548_reg_32473);
[2025-10-27 21:48:03,820]       |                                   ^
[2025-10-27 21:48:03,820] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21269:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,820]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,820] 21269 | assign sext_ln840_385_fu_28947_p1 = $signed(add_ln840_550_reg_32478);
[2025-10-27 21:48:03,820]       |                                   ^
[2025-10-27 21:48:03,820] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21271:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,820]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,820] 21271 | assign sext_ln840_386_fu_28956_p1 = $signed(add_ln840_551_fu_28950_p2);
[2025-10-27 21:48:03,820]       |                                   ^
[2025-10-27 21:48:03,820] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21273:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,820]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,820] 21273 | assign sext_ln840_387_fu_28960_p1 = $signed(add_ln840_553_reg_32483);
[2025-10-27 21:48:03,820]       |                                   ^
[2025-10-27 21:48:03,820] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21275:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,820]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,820] 21275 | assign sext_ln840_388_fu_28963_p1 = $signed(add_ln840_555_reg_32488);
[2025-10-27 21:48:03,820]       |                                   ^
[2025-10-27 21:48:03,820] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21277:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,820]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,820] 21277 | assign sext_ln840_389_fu_28972_p1 = $signed(add_ln840_556_fu_28966_p2);
[2025-10-27 21:48:03,820]       |                                   ^
[2025-10-27 21:48:03,820] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21279:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,820]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,820] 21279 | assign sext_ln840_38_fu_26545_p1 = $signed(add_ln840_55_reg_31428);
[2025-10-27 21:48:03,820]       |                                  ^
[2025-10-27 21:48:03,820] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21281:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,820]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,820] 21281 | assign sext_ln840_390_fu_28982_p1 = $signed(add_ln840_557_fu_28976_p2);
[2025-10-27 21:48:03,820]       |                                   ^
[2025-10-27 21:48:03,820] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21283:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:48:03,820]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,820] 21283 | assign sext_ln840_391_fu_28992_p1 = $signed(add_ln840_558_fu_28986_p2);
[2025-10-27 21:48:03,820]       |                                   ^
[2025-10-27 21:48:03,820] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21285:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,820]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,820] 21285 | assign sext_ln840_392_fu_29007_p1 = $signed(select_ln90_597_fu_29002_p3);
[2025-10-27 21:48:03,820]       |                                   ^
[2025-10-27 21:48:03,820] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21287:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,820]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,820] 21287 | assign sext_ln840_393_fu_24510_p1 = $signed(select_ln90_599_fu_24502_p3);
[2025-10-27 21:48:03,820]       |                                   ^
[2025-10-27 21:48:03,820] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21289:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,820]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,820] 21289 | assign sext_ln840_394_fu_29017_p1 = $signed(add_ln840_562_reg_32503);
[2025-10-27 21:48:03,820]       |                                   ^
[2025-10-27 21:48:03,820] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21291:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,820]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,820] 21291 | assign sext_ln840_395_fu_29026_p1 = $signed(add_ln840_564_reg_32508);
[2025-10-27 21:48:03,820]       |                                   ^
[2025-10-27 21:48:03,820] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21293:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,820]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,820] 21293 | assign sext_ln840_396_fu_29029_p1 = $signed(add_ln840_566_reg_32513);
[2025-10-27 21:48:03,820]       |                                   ^
[2025-10-27 21:48:03,820] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21295:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,820]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,820] 21295 | assign sext_ln840_397_fu_29038_p1 = $signed(add_ln840_567_fu_29032_p2);
[2025-10-27 21:48:03,820]       |                                   ^
[2025-10-27 21:48:03,821] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21297:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,821]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,821] 21297 | assign sext_ln840_398_fu_29048_p1 = $signed(add_ln840_569_reg_32518);
[2025-10-27 21:48:03,821]       |                                   ^
[2025-10-27 21:48:03,821] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21299:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,821]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,821] 21299 | assign sext_ln840_399_fu_29051_p1 = $signed(add_ln840_571_reg_32523);
[2025-10-27 21:48:03,821]       |                                   ^
[2025-10-27 21:48:03,821] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21301:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,821]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,821] 21301 | assign sext_ln840_39_fu_26554_p1 = $signed(add_ln840_56_fu_26548_p2);
[2025-10-27 21:48:03,821]       |                                  ^
[2025-10-27 21:48:03,821] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21303:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,821]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,821] 21303 | assign sext_ln840_3_fu_26310_p1 = $signed(add_ln840_4_reg_31318);
[2025-10-27 21:48:03,821]       |                                 ^
[2025-10-27 21:48:03,821] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21305:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,821]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,821] 21305 | assign sext_ln840_400_fu_29060_p1 = $signed(add_ln840_572_fu_29054_p2);
[2025-10-27 21:48:03,821]       |                                   ^
[2025-10-27 21:48:03,821] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21307:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,821]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,821] 21307 | assign sext_ln840_401_fu_29064_p1 = $signed(add_ln840_573_reg_32528);
[2025-10-27 21:48:03,821]       |                                   ^
[2025-10-27 21:48:03,821] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21309:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,821]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,821] 21309 | assign sext_ln840_402_fu_29067_p1 = $signed(add_ln840_575_reg_32533);
[2025-10-27 21:48:03,821]       |                                   ^
[2025-10-27 21:48:03,821] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21311:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,821]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,821] 21311 | assign sext_ln840_403_fu_29076_p1 = $signed(add_ln840_576_fu_29070_p2);
[2025-10-27 21:48:03,821]       |                                   ^
[2025-10-27 21:48:03,821] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21313:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,821]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,821] 21313 | assign sext_ln840_404_fu_29086_p1 = $signed(add_ln840_577_fu_29080_p2);
[2025-10-27 21:48:03,821]       |                                   ^
[2025-10-27 21:48:03,821] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21315:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,821]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,821] 21315 | assign sext_ln840_405_fu_29096_p1 = $signed(add_ln840_579_reg_32538);
[2025-10-27 21:48:03,821]       |                                   ^
[2025-10-27 21:48:03,821] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21317:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,821]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,821] 21317 | assign sext_ln840_406_fu_29099_p1 = $signed(add_ln840_581_reg_32543);
[2025-10-27 21:48:03,821]       |                                   ^
[2025-10-27 21:48:03,821] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21319:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,821]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,821] 21319 | assign sext_ln840_407_fu_29108_p1 = $signed(add_ln840_582_fu_29102_p2);
[2025-10-27 21:48:03,821]       |                                   ^
[2025-10-27 21:48:03,821] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21321:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,821]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,821] 21321 | assign sext_ln840_408_fu_29112_p1 = $signed(add_ln840_583_reg_32548);
[2025-10-27 21:48:03,821]       |                                   ^
[2025-10-27 21:48:03,821] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21323:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,821]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,821] 21323 | assign sext_ln840_409_fu_29115_p1 = $signed(add_ln840_585_reg_32553);
[2025-10-27 21:48:03,821]       |                                   ^
[2025-10-27 21:48:03,821] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21325:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,821]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,821] 21325 | assign sext_ln840_40_fu_26564_p1 = $signed(add_ln840_57_fu_26558_p2);
[2025-10-27 21:48:03,821]       |                                  ^
[2025-10-27 21:48:03,821] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21327:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,821]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,821] 21327 | assign sext_ln840_410_fu_29124_p1 = $signed(add_ln840_586_fu_29118_p2);
[2025-10-27 21:48:03,821]       |                                   ^
[2025-10-27 21:48:03,821] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21329:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,821]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,821] 21329 | assign sext_ln840_411_fu_29134_p1 = $signed(add_ln840_587_fu_29128_p2);
[2025-10-27 21:48:03,821]       |                                   ^
[2025-10-27 21:48:03,821] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21331:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,821]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,821] 21331 | assign sext_ln840_412_fu_29138_p1 = $signed(add_ln840_588_reg_32558);
[2025-10-27 21:48:03,821]       |                                   ^
[2025-10-27 21:48:03,821] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21333:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,821]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,821] 21333 | assign sext_ln840_413_fu_29141_p1 = $signed(add_ln840_590_reg_32563);
[2025-10-27 21:48:03,821]       |                                   ^
[2025-10-27 21:48:03,821] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21335:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,821]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,821] 21335 | assign sext_ln840_414_fu_29150_p1 = $signed(add_ln840_591_fu_29144_p2);
[2025-10-27 21:48:03,821]       |                                   ^
[2025-10-27 21:48:03,821] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21337:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,821]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,821] 21337 | assign sext_ln840_415_fu_29154_p1 = $signed(add_ln840_593_reg_32568);
[2025-10-27 21:48:03,821]       |                                   ^
[2025-10-27 21:48:03,821] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21339:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,821]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,821] 21339 | assign sext_ln840_416_fu_29157_p1 = $signed(add_ln840_595_reg_32573);
[2025-10-27 21:48:03,821]       |                                   ^
[2025-10-27 21:48:03,821] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21341:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,821]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,821] 21341 | assign sext_ln840_417_fu_29166_p1 = $signed(add_ln840_596_fu_29160_p2);
[2025-10-27 21:48:03,821]       |                                   ^
[2025-10-27 21:48:03,821] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21343:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,821]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,821] 21343 | assign sext_ln840_418_fu_29176_p1 = $signed(add_ln840_597_fu_29170_p2);
[2025-10-27 21:48:03,821]       |                                   ^
[2025-10-27 21:48:03,821] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21345:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:48:03,821]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,821] 21345 | assign sext_ln840_419_fu_29186_p1 = $signed(add_ln840_598_fu_29180_p2);
[2025-10-27 21:48:03,821]       |                                   ^
[2025-10-27 21:48:03,821] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21347:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,821]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,821] 21347 | assign sext_ln840_41_fu_26574_p1 = $signed(add_ln840_59_reg_31433);
[2025-10-27 21:48:03,821]       |                                  ^
[2025-10-27 21:48:03,821] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21349:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,821]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,821] 21349 | assign sext_ln840_420_fu_29201_p1 = $signed(select_ln90_637_fu_29196_p3);
[2025-10-27 21:48:03,821]       |                                   ^
[2025-10-27 21:48:03,821] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21351:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,822]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,822] 21351 | assign sext_ln840_421_fu_25922_p1 = $signed(select_ln90_639_fu_25914_p3);
[2025-10-27 21:48:03,822]       |                                   ^
[2025-10-27 21:48:03,822] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21353:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,822]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,822] 21353 | assign sext_ln840_422_fu_29211_p1 = $signed(add_ln840_602_reg_32588);
[2025-10-27 21:48:03,822]       |                                   ^
[2025-10-27 21:48:03,822] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21355:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,822]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,822] 21355 | assign sext_ln840_423_fu_29220_p1 = $signed(add_ln840_604_reg_32593);
[2025-10-27 21:48:03,822]       |                                   ^
[2025-10-27 21:48:03,822] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21357:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,822]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,822] 21357 | assign sext_ln840_424_fu_29223_p1 = $signed(add_ln840_606_reg_32598);
[2025-10-27 21:48:03,822]       |                                   ^
[2025-10-27 21:48:03,822] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21359:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,822]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,822] 21359 | assign sext_ln840_425_fu_29232_p1 = $signed(add_ln840_607_fu_29226_p2);
[2025-10-27 21:48:03,822]       |                                   ^
[2025-10-27 21:48:03,822] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21361:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,822]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,822] 21361 | assign sext_ln840_426_fu_29242_p1 = $signed(add_ln840_609_reg_32603);
[2025-10-27 21:48:03,822]       |                                   ^
[2025-10-27 21:48:03,822] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21363:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,822]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,822] 21363 | assign sext_ln840_427_fu_29245_p1 = $signed(add_ln840_611_reg_32608);
[2025-10-27 21:48:03,822]       |                                   ^
[2025-10-27 21:48:03,822] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21365:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,822]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,822] 21365 | assign sext_ln840_428_fu_29254_p1 = $signed(add_ln840_612_fu_29248_p2);
[2025-10-27 21:48:03,822]       |                                   ^
[2025-10-27 21:48:03,822] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21367:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,822]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,822] 21367 | assign sext_ln840_429_fu_29258_p1 = $signed(add_ln840_613_reg_32613);
[2025-10-27 21:48:03,822]       |                                   ^
[2025-10-27 21:48:03,822] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21369:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,822]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,822] 21369 | assign sext_ln840_42_fu_26577_p1 = $signed(add_ln840_61_reg_31438);
[2025-10-27 21:48:03,822]       |                                  ^
[2025-10-27 21:48:03,822] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21371:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,822]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,822] 21371 | assign sext_ln840_430_fu_29261_p1 = $signed(add_ln840_615_reg_32618);
[2025-10-27 21:48:03,822]       |                                   ^
[2025-10-27 21:48:03,822] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21373:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,822]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,822] 21373 | assign sext_ln840_431_fu_29270_p1 = $signed(add_ln840_616_fu_29264_p2);
[2025-10-27 21:48:03,822]       |                                   ^
[2025-10-27 21:48:03,822] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21375:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,822]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,822] 21375 | assign sext_ln840_432_fu_29280_p1 = $signed(add_ln840_617_fu_29274_p2);
[2025-10-27 21:48:03,822]       |                                   ^
[2025-10-27 21:48:03,822] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21377:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,822]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,822] 21377 | assign sext_ln840_433_fu_29290_p1 = $signed(add_ln840_619_reg_32623);
[2025-10-27 21:48:03,822]       |                                   ^
[2025-10-27 21:48:03,822] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21379:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,822]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,822] 21379 | assign sext_ln840_434_fu_29293_p1 = $signed(add_ln840_621_reg_32628);
[2025-10-27 21:48:03,822]       |                                   ^
[2025-10-27 21:48:03,822] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21381:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,822]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,822] 21381 | assign sext_ln840_435_fu_29302_p1 = $signed(add_ln840_622_fu_29296_p2);
[2025-10-27 21:48:03,822]       |                                   ^
[2025-10-27 21:48:03,822] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21383:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,822]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,822] 21383 | assign sext_ln840_436_fu_29306_p1 = $signed(add_ln840_623_reg_32633);
[2025-10-27 21:48:03,822]       |                                   ^
[2025-10-27 21:48:03,822] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21385:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,822]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,822] 21385 | assign sext_ln840_437_fu_29309_p1 = $signed(add_ln840_625_reg_32638);
[2025-10-27 21:48:03,822]       |                                   ^
[2025-10-27 21:48:03,822] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21387:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,822]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,822] 21387 | assign sext_ln840_438_fu_29318_p1 = $signed(add_ln840_626_fu_29312_p2);
[2025-10-27 21:48:03,822]       |                                   ^
[2025-10-27 21:48:03,822] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21389:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,822]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,822] 21389 | assign sext_ln840_439_fu_29328_p1 = $signed(add_ln840_627_fu_29322_p2);
[2025-10-27 21:48:03,822]       |                                   ^
[2025-10-27 21:48:03,822] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21391:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,822]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,822] 21391 | assign sext_ln840_43_fu_26586_p1 = $signed(add_ln840_62_fu_26580_p2);
[2025-10-27 21:48:03,822]       |                                  ^
[2025-10-27 21:48:03,822] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21393:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,822]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,822] 21393 | assign sext_ln840_440_fu_29332_p1 = $signed(add_ln840_628_reg_32643);
[2025-10-27 21:48:03,822]       |                                   ^
[2025-10-27 21:48:03,822] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21395:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,822]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,822] 21395 | assign sext_ln840_441_fu_29335_p1 = $signed(add_ln840_630_reg_32648);
[2025-10-27 21:48:03,822]       |                                   ^
[2025-10-27 21:48:03,822] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21397:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,822]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,822] 21397 | assign sext_ln840_442_fu_29344_p1 = $signed(add_ln840_631_fu_29338_p2);
[2025-10-27 21:48:03,822]       |                                   ^
[2025-10-27 21:48:03,822] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21399:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,822]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,822] 21399 | assign sext_ln840_443_fu_29348_p1 = $signed(add_ln840_633_reg_32653);
[2025-10-27 21:48:03,822]       |                                   ^
[2025-10-27 21:48:03,822] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21401:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,822]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,822] 21401 | assign sext_ln840_444_fu_29351_p1 = $signed(add_ln840_635_reg_32658);
[2025-10-27 21:48:03,822]       |                                   ^
[2025-10-27 21:48:03,822] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21403:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,822]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,822] 21403 | assign sext_ln840_445_fu_29360_p1 = $signed(add_ln840_636_fu_29354_p2);
[2025-10-27 21:48:03,822]       |                                   ^
[2025-10-27 21:48:03,822] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21405:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,822]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,822] 21405 | assign sext_ln840_446_fu_29370_p1 = $signed(add_ln840_637_fu_29364_p2);
[2025-10-27 21:48:03,823]       |                                   ^
[2025-10-27 21:48:03,823] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21407:35: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:48:03,823]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,823] 21407 | assign sext_ln840_447_fu_29380_p1 = $signed(add_ln840_638_fu_29374_p2);
[2025-10-27 21:48:03,823]       |                                   ^
[2025-10-27 21:48:03,823] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21409:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,823]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,823] 21409 | assign sext_ln840_44_fu_26590_p1 = $signed(add_ln840_63_reg_31443);
[2025-10-27 21:48:03,823]       |                                  ^
[2025-10-27 21:48:03,823] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21411:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,823]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,823] 21411 | assign sext_ln840_45_fu_26593_p1 = $signed(add_ln840_65_reg_31448);
[2025-10-27 21:48:03,823]       |                                  ^
[2025-10-27 21:48:03,823] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21413:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,823]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,823] 21413 | assign sext_ln840_46_fu_26602_p1 = $signed(add_ln840_66_fu_26596_p2);
[2025-10-27 21:48:03,823]       |                                  ^
[2025-10-27 21:48:03,823] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21415:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,823]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,823] 21415 | assign sext_ln840_47_fu_26612_p1 = $signed(add_ln840_67_fu_26606_p2);
[2025-10-27 21:48:03,823]       |                                  ^
[2025-10-27 21:48:03,823] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21417:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,823]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,823] 21417 | assign sext_ln840_48_fu_26616_p1 = $signed(add_ln840_68_reg_31453);
[2025-10-27 21:48:03,823]       |                                  ^
[2025-10-27 21:48:03,823] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21419:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,823]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,823] 21419 | assign sext_ln840_49_fu_26619_p1 = $signed(add_ln840_70_reg_31458);
[2025-10-27 21:48:03,823]       |                                  ^
[2025-10-27 21:48:03,823] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21421:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,823]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,823] 21421 | assign sext_ln840_4_fu_26313_p1 = $signed(add_ln840_6_reg_31323);
[2025-10-27 21:48:03,823]       |                                 ^
[2025-10-27 21:48:03,823] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21423:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,823]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,823] 21423 | assign sext_ln840_50_fu_26628_p1 = $signed(add_ln840_71_fu_26622_p2);
[2025-10-27 21:48:03,823]       |                                  ^
[2025-10-27 21:48:03,823] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21425:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,823]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,823] 21425 | assign sext_ln840_51_fu_26632_p1 = $signed(add_ln840_73_reg_31463);
[2025-10-27 21:48:03,823]       |                                  ^
[2025-10-27 21:48:03,823] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21427:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,823]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,823] 21427 | assign sext_ln840_52_fu_26635_p1 = $signed(add_ln840_75_reg_31468);
[2025-10-27 21:48:03,823]       |                                  ^
[2025-10-27 21:48:03,823] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21429:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,823]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,823] 21429 | assign sext_ln840_53_fu_26644_p1 = $signed(add_ln840_76_fu_26638_p2);
[2025-10-27 21:48:03,823]       |                                  ^
[2025-10-27 21:48:03,823] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21431:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,823]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,823] 21431 | assign sext_ln840_54_fu_26654_p1 = $signed(add_ln840_77_fu_26648_p2);
[2025-10-27 21:48:03,823]       |                                  ^
[2025-10-27 21:48:03,823] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21433:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:48:03,823]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,823] 21433 | assign sext_ln840_55_fu_26664_p1 = $signed(add_ln840_78_fu_26658_p2);
[2025-10-27 21:48:03,823]       |                                  ^
[2025-10-27 21:48:03,823] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21435:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,823]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,823] 21435 | assign sext_ln840_56_fu_26679_p1 = $signed(select_ln90_117_fu_26674_p3);
[2025-10-27 21:48:03,823]       |                                  ^
[2025-10-27 21:48:03,823] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21437:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,823]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,823] 21437 | assign sext_ln840_57_fu_7566_p1 = $signed(select_ln90_119_fu_7558_p3);
[2025-10-27 21:48:03,823]       |                                 ^
[2025-10-27 21:48:03,823] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21439:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,823]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,823] 21439 | assign sext_ln840_58_fu_26689_p1 = $signed(add_ln840_82_reg_31483);
[2025-10-27 21:48:03,823]       |                                  ^
[2025-10-27 21:48:03,823] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21441:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,823]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,823] 21441 | assign sext_ln840_59_fu_26698_p1 = $signed(add_ln840_84_reg_31488);
[2025-10-27 21:48:03,823]       |                                  ^
[2025-10-27 21:48:03,823] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21443:33: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,823]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,823] 21443 | assign sext_ln840_5_fu_26322_p1 = $signed(add_ln840_7_fu_26316_p2);
[2025-10-27 21:48:03,823]       |                                 ^
[2025-10-27 21:48:03,823] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21445:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,823]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,823] 21445 | assign sext_ln840_60_fu_26701_p1 = $signed(add_ln840_86_reg_31493);
[2025-10-27 21:48:03,823]       |                                  ^
[2025-10-27 21:48:03,823] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21447:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,823]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,823] 21447 | assign sext_ln840_61_fu_26710_p1 = $signed(add_ln840_87_fu_26704_p2);
[2025-10-27 21:48:03,823]       |                                  ^
[2025-10-27 21:48:03,823] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21449:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,823]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,823] 21449 | assign sext_ln840_62_fu_26720_p1 = $signed(add_ln840_89_reg_31498);
[2025-10-27 21:48:03,823]       |                                  ^
[2025-10-27 21:48:03,823] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21451:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,823]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,823] 21451 | assign sext_ln840_63_fu_26723_p1 = $signed(add_ln840_91_reg_31503);
[2025-10-27 21:48:03,823]       |                                  ^
[2025-10-27 21:48:03,823] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21453:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,823]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,823] 21453 | assign sext_ln840_64_fu_26732_p1 = $signed(add_ln840_92_fu_26726_p2);
[2025-10-27 21:48:03,823]       |                                  ^
[2025-10-27 21:48:03,823] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21455:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,823]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,823] 21455 | assign sext_ln840_65_fu_26736_p1 = $signed(add_ln840_93_reg_31508);
[2025-10-27 21:48:03,823]       |                                  ^
[2025-10-27 21:48:03,823] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21457:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,823]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,823] 21457 | assign sext_ln840_66_fu_26739_p1 = $signed(add_ln840_95_reg_31513);
[2025-10-27 21:48:03,823]       |                                  ^
[2025-10-27 21:48:03,823] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21459:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,823]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,823] 21459 | assign sext_ln840_67_fu_26748_p1 = $signed(add_ln840_96_fu_26742_p2);
[2025-10-27 21:48:03,823]       |                                  ^
[2025-10-27 21:48:03,823] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21461:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,824]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,824] 21461 | assign sext_ln840_68_fu_26758_p1 = $signed(add_ln840_97_fu_26752_p2);
[2025-10-27 21:48:03,824]       |                                  ^
[2025-10-27 21:48:03,824] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21463:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,824]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,824] 21463 | assign sext_ln840_69_fu_26768_p1 = $signed(add_ln840_99_reg_31518);
[2025-10-27 21:48:03,824]       |                                  ^
[2025-10-27 21:48:03,824] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21465:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,824]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,824] 21465 | assign sext_ln840_6_fu_26332_p1 = $signed(add_ln840_9_reg_31328);
[2025-10-27 21:48:03,824]       |                                 ^
[2025-10-27 21:48:03,824] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21467:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,824]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,824] 21467 | assign sext_ln840_70_fu_26771_p1 = $signed(add_ln840_101_reg_31523);
[2025-10-27 21:48:03,824]       |                                  ^
[2025-10-27 21:48:03,824] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21469:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,824]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,824] 21469 | assign sext_ln840_71_fu_26780_p1 = $signed(add_ln840_102_fu_26774_p2);
[2025-10-27 21:48:03,824]       |                                  ^
[2025-10-27 21:48:03,824] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21471:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,824]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,824] 21471 | assign sext_ln840_72_fu_26784_p1 = $signed(add_ln840_103_reg_31528);
[2025-10-27 21:48:03,824]       |                                  ^
[2025-10-27 21:48:03,824] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21473:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,824]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,824] 21473 | assign sext_ln840_73_fu_26787_p1 = $signed(add_ln840_105_reg_31533);
[2025-10-27 21:48:03,824]       |                                  ^
[2025-10-27 21:48:03,824] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21475:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,824]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,824] 21475 | assign sext_ln840_74_fu_26796_p1 = $signed(add_ln840_106_fu_26790_p2);
[2025-10-27 21:48:03,824]       |                                  ^
[2025-10-27 21:48:03,824] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21477:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,824]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,824] 21477 | assign sext_ln840_75_fu_26806_p1 = $signed(add_ln840_107_fu_26800_p2);
[2025-10-27 21:48:03,824]       |                                  ^
[2025-10-27 21:48:03,824] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21479:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,824]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,824] 21479 | assign sext_ln840_76_fu_26810_p1 = $signed(add_ln840_108_reg_31538);
[2025-10-27 21:48:03,824]       |                                  ^
[2025-10-27 21:48:03,824] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21481:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,824]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,824] 21481 | assign sext_ln840_77_fu_26813_p1 = $signed(add_ln840_110_reg_31543);
[2025-10-27 21:48:03,824]       |                                  ^
[2025-10-27 21:48:03,824] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21483:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,824]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,824] 21483 | assign sext_ln840_78_fu_26822_p1 = $signed(add_ln840_111_fu_26816_p2);
[2025-10-27 21:48:03,824]       |                                  ^
[2025-10-27 21:48:03,824] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21485:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,824]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,824] 21485 | assign sext_ln840_79_fu_26826_p1 = $signed(add_ln840_113_reg_31548);
[2025-10-27 21:48:03,824]       |                                  ^
[2025-10-27 21:48:03,824] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21487:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,824]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,824] 21487 | assign sext_ln840_7_fu_26335_p1 = $signed(add_ln840_11_reg_31333);
[2025-10-27 21:48:03,824]       |                                 ^
[2025-10-27 21:48:03,824] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21489:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,824]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,824] 21489 | assign sext_ln840_80_fu_26829_p1 = $signed(add_ln840_115_reg_31553);
[2025-10-27 21:48:03,824]       |                                  ^
[2025-10-27 21:48:03,824] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21491:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,824]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,824] 21491 | assign sext_ln840_81_fu_26838_p1 = $signed(add_ln840_116_fu_26832_p2);
[2025-10-27 21:48:03,824]       |                                  ^
[2025-10-27 21:48:03,824] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21493:34: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,824]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,824] 21493 | assign sext_ln840_82_fu_26848_p1 = $signed(add_ln840_117_fu_26842_p2);
[2025-10-27 21:48:03,824]       |                                  ^
[2025-10-27 21:48:03,824] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21495:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2025-10-27 21:48:03,824]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,824] 21495 | assign sext_ln840_83_fu_26858_p1 = $signed(add_ln840_118_fu_26852_p2);
[2025-10-27 21:48:03,824]       |                                  ^
[2025-10-27 21:48:03,824] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21497:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,824]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,824] 21497 | assign sext_ln840_84_fu_26873_p1 = $signed(select_ln90_157_fu_26868_p3);
[2025-10-27 21:48:03,824]       |                                  ^
[2025-10-27 21:48:03,824] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21499:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,824]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,824] 21499 | assign sext_ln840_85_fu_8978_p1 = $signed(select_ln90_159_fu_8970_p3);
[2025-10-27 21:48:03,824]       |                                 ^
[2025-10-27 21:48:03,824] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21501:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,824]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,824] 21501 | assign sext_ln840_86_fu_26883_p1 = $signed(add_ln840_122_reg_31568);
[2025-10-27 21:48:03,824]       |                                  ^
[2025-10-27 21:48:03,824] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21503:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,824]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,824] 21503 | assign sext_ln840_87_fu_26892_p1 = $signed(add_ln840_124_reg_31573);
[2025-10-27 21:48:03,824]       |                                  ^
[2025-10-27 21:48:03,824] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21505:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,824]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,824] 21505 | assign sext_ln840_88_fu_26895_p1 = $signed(add_ln840_126_reg_31578);
[2025-10-27 21:48:03,824]       |                                  ^
[2025-10-27 21:48:03,824] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21507:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,824]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,824] 21507 | assign sext_ln840_89_fu_26904_p1 = $signed(add_ln840_127_fu_26898_p2);
[2025-10-27 21:48:03,824]       |                                  ^
[2025-10-27 21:48:03,824] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21509:33: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,824]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,824] 21509 | assign sext_ln840_8_fu_26344_p1 = $signed(add_ln840_12_fu_26338_p2);
[2025-10-27 21:48:03,824]       |                                 ^
[2025-10-27 21:48:03,824] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21511:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,824]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,824] 21511 | assign sext_ln840_90_fu_26914_p1 = $signed(add_ln840_129_reg_31583);
[2025-10-27 21:48:03,824]       |                                  ^
[2025-10-27 21:48:03,824] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21513:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,824]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,824] 21513 | assign sext_ln840_91_fu_26917_p1 = $signed(add_ln840_131_reg_31588);
[2025-10-27 21:48:03,824]       |                                  ^
[2025-10-27 21:48:03,824] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21515:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,825]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,825] 21515 | assign sext_ln840_92_fu_26926_p1 = $signed(add_ln840_132_fu_26920_p2);
[2025-10-27 21:48:03,825]       |                                  ^
[2025-10-27 21:48:03,825] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21517:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,825]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,825] 21517 | assign sext_ln840_93_fu_26930_p1 = $signed(add_ln840_133_reg_31593);
[2025-10-27 21:48:03,825]       |                                  ^
[2025-10-27 21:48:03,825] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21519:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,825]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,825] 21519 | assign sext_ln840_94_fu_26933_p1 = $signed(add_ln840_135_reg_31598);
[2025-10-27 21:48:03,825]       |                                  ^
[2025-10-27 21:48:03,825] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21521:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,825]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,825] 21521 | assign sext_ln840_95_fu_26942_p1 = $signed(add_ln840_136_fu_26936_p2);
[2025-10-27 21:48:03,825]       |                                  ^
[2025-10-27 21:48:03,825] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21523:34: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2025-10-27 21:48:03,825]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,825] 21523 | assign sext_ln840_96_fu_26952_p1 = $signed(add_ln840_137_fu_26946_p2);
[2025-10-27 21:48:03,825]       |                                  ^
[2025-10-27 21:48:03,825] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21525:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,825]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,825] 21525 | assign sext_ln840_97_fu_26962_p1 = $signed(add_ln840_139_reg_31603);
[2025-10-27 21:48:03,825]       |                                  ^
[2025-10-27 21:48:03,825] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21527:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,825]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,825] 21527 | assign sext_ln840_98_fu_26965_p1 = $signed(add_ln840_141_reg_31608);
[2025-10-27 21:48:03,825]       |                                  ^
[2025-10-27 21:48:03,825] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21529:34: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-10-27 21:48:03,825]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,825] 21529 | assign sext_ln840_99_fu_26974_p1 = $signed(add_ln840_142_fu_26968_p2);
[2025-10-27 21:48:03,825]       |                                  ^
[2025-10-27 21:48:03,825] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21531:33: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-10-27 21:48:03,825]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,825] 21531 | assign sext_ln840_9_fu_26348_p1 = $signed(add_ln840_13_reg_31338);
[2025-10-27 21:48:03,825]       |                                 ^
[2025-10-27 21:48:03,825] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21533:31: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2025-10-27 21:48:03,825]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,825] 21533 | assign sext_ln840_fu_26291_p1 = $signed(select_ln90_37_fu_26286_p3);
[2025-10-27 21:48:03,825]       |                               ^
[2025-10-27 21:48:03,825] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21535:29: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-10-27 21:48:03,825]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,825] 21535 | assign sext_ln90_fu_3566_p1 = $signed(local_temp_V_fu_3172_p1);
[2025-10-27 21:48:03,825]       |                             ^
[2025-10-27 21:48:03,825] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21609:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_10_fu_29832_p2' generates 1 bits.
[2025-10-27 21:48:03,825]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,825] 21609 | assign zext_ln840_10_fu_29838_p1 = xor_ln1039_10_fu_29832_p2;
[2025-10-27 21:48:03,825]       |                                  ^
[2025-10-27 21:48:03,825] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21611:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_6_fu_29776_p2' generates 1 bits.
[2025-10-27 21:48:03,825]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,825] 21611 | assign zext_ln840_11_fu_29782_p1 = result_V_6_fu_29776_p2;
[2025-10-27 21:48:03,825]       |                                  ^
[2025-10-27 21:48:03,825] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21613:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_12_fu_29900_p2' generates 1 bits.
[2025-10-27 21:48:03,825]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,825] 21613 | assign zext_ln840_12_fu_29906_p1 = xor_ln1039_12_fu_29900_p2;
[2025-10-27 21:48:03,825]       |                                  ^
[2025-10-27 21:48:03,825] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21615:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_13_fu_29928_p2' generates 1 bits.
[2025-10-27 21:48:03,825]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,825] 21615 | assign zext_ln840_13_fu_29934_p1 = xor_ln1039_13_fu_29928_p2;
[2025-10-27 21:48:03,825]       |                                  ^
[2025-10-27 21:48:03,825] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21617:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_8_fu_29872_p2' generates 1 bits.
[2025-10-27 21:48:03,825]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,825] 21617 | assign zext_ln840_14_fu_29878_p1 = result_V_8_fu_29872_p2;
[2025-10-27 21:48:03,825]       |                                  ^
[2025-10-27 21:48:03,825] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21619:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_15_fu_29996_p2' generates 1 bits.
[2025-10-27 21:48:03,825]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,825] 21619 | assign zext_ln840_15_fu_30002_p1 = xor_ln1039_15_fu_29996_p2;
[2025-10-27 21:48:03,825]       |                                  ^
[2025-10-27 21:48:03,825] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21621:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_16_fu_30024_p2' generates 1 bits.
[2025-10-27 21:48:03,825]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,825] 21621 | assign zext_ln840_16_fu_30030_p1 = xor_ln1039_16_fu_30024_p2;
[2025-10-27 21:48:03,825]       |                                  ^
[2025-10-27 21:48:03,825] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21623:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_10_fu_29968_p2' generates 1 bits.
[2025-10-27 21:48:03,825]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,825] 21623 | assign zext_ln840_17_fu_29974_p1 = result_V_10_fu_29968_p2;
[2025-10-27 21:48:03,825]       |                                  ^
[2025-10-27 21:48:03,825] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21625:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_18_fu_30092_p2' generates 1 bits.
[2025-10-27 21:48:03,825]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,825] 21625 | assign zext_ln840_18_fu_30098_p1 = xor_ln1039_18_fu_30092_p2;
[2025-10-27 21:48:03,825]       |                                  ^
[2025-10-27 21:48:03,825] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21627:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_19_fu_30120_p2' generates 1 bits.
[2025-10-27 21:48:03,825]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,825] 21627 | assign zext_ln840_19_fu_30126_p1 = xor_ln1039_19_fu_30120_p2;
[2025-10-27 21:48:03,825]       |                                  ^
[2025-10-27 21:48:03,825] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21629:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_29544_p2' generates 1 bits.
[2025-10-27 21:48:03,825]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,825] 21629 | assign zext_ln840_1_fu_29550_p1 = xor_ln1039_1_fu_29544_p2;
[2025-10-27 21:48:03,825]       |                                 ^
[2025-10-27 21:48:03,825] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21631:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_12_fu_30064_p2' generates 1 bits.
[2025-10-27 21:48:03,825]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,825] 21631 | assign zext_ln840_20_fu_30070_p1 = result_V_12_fu_30064_p2;
[2025-10-27 21:48:03,825]       |                                  ^
[2025-10-27 21:48:03,825] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21633:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_21_fu_30188_p2' generates 1 bits.
[2025-10-27 21:48:03,825]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,825] 21633 | assign zext_ln840_21_fu_30194_p1 = xor_ln1039_21_fu_30188_p2;
[2025-10-27 21:48:03,825]       |                                  ^
[2025-10-27 21:48:03,825] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21635:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_22_fu_30216_p2' generates 1 bits.
[2025-10-27 21:48:03,825]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,825] 21635 | assign zext_ln840_22_fu_30222_p1 = xor_ln1039_22_fu_30216_p2;
[2025-10-27 21:48:03,825]       |                                  ^
[2025-10-27 21:48:03,825] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21637:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_14_fu_30160_p2' generates 1 bits.
[2025-10-27 21:48:03,825]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,825] 21637 | assign zext_ln840_23_fu_30166_p1 = result_V_14_fu_30160_p2;
[2025-10-27 21:48:03,825]       |                                  ^
[2025-10-27 21:48:03,825] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21639:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_24_fu_30284_p2' generates 1 bits.
[2025-10-27 21:48:03,825]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,825] 21639 | assign zext_ln840_24_fu_30290_p1 = xor_ln1039_24_fu_30284_p2;
[2025-10-27 21:48:03,825]       |                                  ^
[2025-10-27 21:48:03,825] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21641:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_25_fu_30312_p2' generates 1 bits.
[2025-10-27 21:48:03,826]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,826] 21641 | assign zext_ln840_25_fu_30318_p1 = xor_ln1039_25_fu_30312_p2;
[2025-10-27 21:48:03,826]       |                                  ^
[2025-10-27 21:48:03,826] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21643:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_16_fu_30256_p2' generates 1 bits.
[2025-10-27 21:48:03,826]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,826] 21643 | assign zext_ln840_26_fu_30262_p1 = result_V_16_fu_30256_p2;
[2025-10-27 21:48:03,826]       |                                  ^
[2025-10-27 21:48:03,826] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21645:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_27_fu_30380_p2' generates 1 bits.
[2025-10-27 21:48:03,826]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,826] 21645 | assign zext_ln840_27_fu_30386_p1 = xor_ln1039_27_fu_30380_p2;
[2025-10-27 21:48:03,826]       |                                  ^
[2025-10-27 21:48:03,826] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21647:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_28_fu_30408_p2' generates 1 bits.
[2025-10-27 21:48:03,826]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,826] 21647 | assign zext_ln840_28_fu_30414_p1 = xor_ln1039_28_fu_30408_p2;
[2025-10-27 21:48:03,826]       |                                  ^
[2025-10-27 21:48:03,826] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21649:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_18_fu_30352_p2' generates 1 bits.
[2025-10-27 21:48:03,826]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,826] 21649 | assign zext_ln840_29_fu_30358_p1 = result_V_18_fu_30352_p2;
[2025-10-27 21:48:03,826]       |                                  ^
[2025-10-27 21:48:03,826] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21651:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_29488_p2' generates 1 bits.
[2025-10-27 21:48:03,826]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,826] 21651 | assign zext_ln840_2_fu_29494_p1 = result_V_fu_29488_p2;
[2025-10-27 21:48:03,826]       |                                 ^
[2025-10-27 21:48:03,826] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21653:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_30_fu_30476_p2' generates 1 bits.
[2025-10-27 21:48:03,826]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,826] 21653 | assign zext_ln840_30_fu_30482_p1 = xor_ln1039_30_fu_30476_p2;
[2025-10-27 21:48:03,826]       |                                  ^
[2025-10-27 21:48:03,826] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21655:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_31_fu_30504_p2' generates 1 bits.
[2025-10-27 21:48:03,826]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,826] 21655 | assign zext_ln840_31_fu_30510_p1 = xor_ln1039_31_fu_30504_p2;
[2025-10-27 21:48:03,826]       |                                  ^
[2025-10-27 21:48:03,826] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21657:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_20_fu_30448_p2' generates 1 bits.
[2025-10-27 21:48:03,826]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,826] 21657 | assign zext_ln840_32_fu_30454_p1 = result_V_20_fu_30448_p2;
[2025-10-27 21:48:03,826]       |                                  ^
[2025-10-27 21:48:03,826] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21659:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_33_fu_30572_p2' generates 1 bits.
[2025-10-27 21:48:03,826]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,826] 21659 | assign zext_ln840_33_fu_30578_p1 = xor_ln1039_33_fu_30572_p2;
[2025-10-27 21:48:03,826]       |                                  ^
[2025-10-27 21:48:03,826] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21661:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_34_fu_30600_p2' generates 1 bits.
[2025-10-27 21:48:03,826]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,826] 21661 | assign zext_ln840_34_fu_30606_p1 = xor_ln1039_34_fu_30600_p2;
[2025-10-27 21:48:03,826]       |                                  ^
[2025-10-27 21:48:03,826] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21663:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_22_fu_30544_p2' generates 1 bits.
[2025-10-27 21:48:03,826]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,826] 21663 | assign zext_ln840_35_fu_30550_p1 = result_V_22_fu_30544_p2;
[2025-10-27 21:48:03,826]       |                                  ^
[2025-10-27 21:48:03,826] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21665:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_36_fu_30668_p2' generates 1 bits.
[2025-10-27 21:48:03,826]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,826] 21665 | assign zext_ln840_36_fu_30674_p1 = xor_ln1039_36_fu_30668_p2;
[2025-10-27 21:48:03,826]       |                                  ^
[2025-10-27 21:48:03,826] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21667:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_37_fu_30696_p2' generates 1 bits.
[2025-10-27 21:48:03,826]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,826] 21667 | assign zext_ln840_37_fu_30702_p1 = xor_ln1039_37_fu_30696_p2;
[2025-10-27 21:48:03,826]       |                                  ^
[2025-10-27 21:48:03,826] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21669:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_24_fu_30640_p2' generates 1 bits.
[2025-10-27 21:48:03,826]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,826] 21669 | assign zext_ln840_38_fu_30646_p1 = result_V_24_fu_30640_p2;
[2025-10-27 21:48:03,826]       |                                  ^
[2025-10-27 21:48:03,826] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21671:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_39_fu_30764_p2' generates 1 bits.
[2025-10-27 21:48:03,826]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,826] 21671 | assign zext_ln840_39_fu_30770_p1 = xor_ln1039_39_fu_30764_p2;
[2025-10-27 21:48:03,826]       |                                  ^
[2025-10-27 21:48:03,826] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21673:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_3_fu_29612_p2' generates 1 bits.
[2025-10-27 21:48:03,826]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,826] 21673 | assign zext_ln840_3_fu_29618_p1 = xor_ln1039_3_fu_29612_p2;
[2025-10-27 21:48:03,826]       |                                 ^
[2025-10-27 21:48:03,826] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21675:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_40_fu_30792_p2' generates 1 bits.
[2025-10-27 21:48:03,826]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,826] 21675 | assign zext_ln840_40_fu_30798_p1 = xor_ln1039_40_fu_30792_p2;
[2025-10-27 21:48:03,826]       |                                  ^
[2025-10-27 21:48:03,826] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21677:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_26_fu_30736_p2' generates 1 bits.
[2025-10-27 21:48:03,826]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,826] 21677 | assign zext_ln840_41_fu_30742_p1 = result_V_26_fu_30736_p2;
[2025-10-27 21:48:03,826]       |                                  ^
[2025-10-27 21:48:03,826] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21679:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_42_fu_30860_p2' generates 1 bits.
[2025-10-27 21:48:03,826]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,826] 21679 | assign zext_ln840_42_fu_30866_p1 = xor_ln1039_42_fu_30860_p2;
[2025-10-27 21:48:03,826]       |                                  ^
[2025-10-27 21:48:03,826] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21681:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_43_fu_30888_p2' generates 1 bits.
[2025-10-27 21:48:03,826]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,826] 21681 | assign zext_ln840_43_fu_30894_p1 = xor_ln1039_43_fu_30888_p2;
[2025-10-27 21:48:03,826]       |                                  ^
[2025-10-27 21:48:03,826] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21683:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_28_fu_30832_p2' generates 1 bits.
[2025-10-27 21:48:03,826]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,826] 21683 | assign zext_ln840_44_fu_30838_p1 = result_V_28_fu_30832_p2;
[2025-10-27 21:48:03,826]       |                                  ^
[2025-10-27 21:48:03,826] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21685:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_45_fu_30956_p2' generates 1 bits.
[2025-10-27 21:48:03,826]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,826] 21685 | assign zext_ln840_45_fu_30962_p1 = xor_ln1039_45_fu_30956_p2;
[2025-10-27 21:48:03,826]       |                                  ^
[2025-10-27 21:48:03,826] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21687:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_46_fu_30984_p2' generates 1 bits.
[2025-10-27 21:48:03,826]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,826] 21687 | assign zext_ln840_46_fu_30990_p1 = xor_ln1039_46_fu_30984_p2;
[2025-10-27 21:48:03,826]       |                                  ^
[2025-10-27 21:48:03,826] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21689:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_30_fu_30928_p2' generates 1 bits.
[2025-10-27 21:48:03,826]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,826] 21689 | assign zext_ln840_47_fu_30934_p1 = result_V_30_fu_30928_p2;
[2025-10-27 21:48:03,826]       |                                  ^
[2025-10-27 21:48:03,826] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21691:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_4_fu_29640_p2' generates 1 bits.
[2025-10-27 21:48:03,826]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,826] 21691 | assign zext_ln840_4_fu_29646_p1 = xor_ln1039_4_fu_29640_p2;
[2025-10-27 21:48:03,827]       |                                 ^
[2025-10-27 21:48:03,827] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21693:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_29584_p2' generates 1 bits.
[2025-10-27 21:48:03,827]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,827] 21693 | assign zext_ln840_5_fu_29590_p1 = result_V_2_fu_29584_p2;
[2025-10-27 21:48:03,827]       |                                 ^
[2025-10-27 21:48:03,827] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21695:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_6_fu_29708_p2' generates 1 bits.
[2025-10-27 21:48:03,827]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,827] 21695 | assign zext_ln840_6_fu_29714_p1 = xor_ln1039_6_fu_29708_p2;
[2025-10-27 21:48:03,827]       |                                 ^
[2025-10-27 21:48:03,827] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21697:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_7_fu_29736_p2' generates 1 bits.
[2025-10-27 21:48:03,827]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,827] 21697 | assign zext_ln840_7_fu_29742_p1 = xor_ln1039_7_fu_29736_p2;
[2025-10-27 21:48:03,827]       |                                 ^
[2025-10-27 21:48:03,827] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21699:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_4_fu_29680_p2' generates 1 bits.
[2025-10-27 21:48:03,827]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,827] 21699 | assign zext_ln840_8_fu_29686_p1 = result_V_4_fu_29680_p2;
[2025-10-27 21:48:03,827]       |                                 ^
[2025-10-27 21:48:03,827] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21701:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_9_fu_29804_p2' generates 1 bits.
[2025-10-27 21:48:03,827]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,827] 21701 | assign zext_ln840_9_fu_29810_p1 = xor_ln1039_9_fu_29804_p2;
[2025-10-27 21:48:03,827]       |                                 ^
[2025-10-27 21:48:03,827] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:21703:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_fu_29516_p2' generates 1 bits.
[2025-10-27 21:48:03,827]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-10-27 21:48:03,827] 21703 | assign zext_ln840_fu_29522_p1 = xor_ln1039_fu_29516_p2;
[2025-10-27 21:48:03,827]       |                               ^
[2025-10-27 21:48:03,827] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2642:54: Operator EQ expects 32 or 2 bits on the LHS, but LHS's VARREF 'addr_' generates 1 bits.
[2025-10-27 21:48:03,827]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-10-27 21:48:03,827]  2642 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-10-27 21:48:03,827]       |                                                      ^~
[2025-10-27 21:48:03,827] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2699:10: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 2 bits.
[2025-10-27 21:48:03,827]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-10-27 21:48:03,827]  2699 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-10-27 21:48:03,827]       |          ^
[2025-10-27 21:48:03,827] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2707:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,827]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-10-27 21:48:03,827]  2707 |         srlo_       <=  'bx;
[2025-10-27 21:48:03,827]       |                     ^~
[2025-10-27 21:48:03,827] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2710:21: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,827]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-10-27 21:48:03,827]  2710 |         addr_       <=  'bx;
[2025-10-27 21:48:03,827]       |                     ^~
[2025-10-27 21:48:03,827] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2723:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,827]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-10-27 21:48:03,827]  2723 |    srlo_       <= 'bx;
[2025-10-27 21:48:03,827]       |                ^~
[2025-10-27 21:48:03,827] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2733:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,827]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-10-27 21:48:03,827]  2733 |    srlo_       <= 'bx;
[2025-10-27 21:48:03,827]       |                ^~
[2025-10-27 21:48:03,827] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2747:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,827]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-10-27 21:48:03,827]  2747 |    srlo_       <= 'bx;
[2025-10-27 21:48:03,827]       |                ^~
[2025-10-27 21:48:03,827] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2754:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,827]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-10-27 21:48:03,827]  2754 |    srlo_       <= 'bx;
[2025-10-27 21:48:03,827]       |                ^~
[2025-10-27 21:48:03,827] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2767:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,827]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-10-27 21:48:03,827]  2767 |    srlo_       <= 'bx;
[2025-10-27 21:48:03,827]       |                ^~
[2025-10-27 21:48:03,827] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2785:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,827]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-10-27 21:48:03,827]  2785 |    srlo_       <= 'bx;
[2025-10-27 21:48:03,827]       |                ^~
[2025-10-27 21:48:03,827] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2799:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,827]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-10-27 21:48:03,827]  2799 |    srlo_       <= 'bx;
[2025-10-27 21:48:03,827]       |                ^~
[2025-10-27 21:48:03,827] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2816:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,827]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-10-27 21:48:03,827]  2816 |    srlo_       <=  'bx;
[2025-10-27 21:48:03,827]       |                ^~
[2025-10-27 21:48:03,827] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2819:16: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,827]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-10-27 21:48:03,827]  2819 |    addr_       <=  'bx;
[2025-10-27 21:48:03,827]       |                ^~
[2025-10-27 21:48:03,827] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2707:25: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:48:03,827]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-27 21:48:03,827]  2707 |         srlo_       <=  'bx;
[2025-10-27 21:48:03,827]       |                         ^~~
[2025-10-27 21:48:03,827] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2723:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:48:03,827]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-27 21:48:03,827]  2723 |    srlo_       <= 'bx;
[2025-10-27 21:48:03,827]       |                   ^~~
[2025-10-27 21:48:03,827] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2733:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:48:03,827]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-27 21:48:03,827]  2733 |    srlo_       <= 'bx;
[2025-10-27 21:48:03,827]       |                   ^~~
[2025-10-27 21:48:03,827] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2747:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:48:03,827]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-27 21:48:03,827]  2747 |    srlo_       <= 'bx;
[2025-10-27 21:48:03,827]       |                   ^~~
[2025-10-27 21:48:03,827] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2754:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:48:03,827]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-27 21:48:03,827]  2754 |    srlo_       <= 'bx;
[2025-10-27 21:48:03,827]       |                   ^~~
[2025-10-27 21:48:03,827] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2767:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:48:03,827]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-27 21:48:03,827]  2767 |    srlo_       <= 'bx;
[2025-10-27 21:48:03,827]       |                   ^~~
[2025-10-27 21:48:03,827] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2785:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:48:03,827]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-27 21:48:03,827]  2785 |    srlo_       <= 'bx;
[2025-10-27 21:48:03,827]       |                   ^~~
[2025-10-27 21:48:03,827] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2799:19: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:48:03,827]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-27 21:48:03,827]  2799 |    srlo_       <= 'bx;
[2025-10-27 21:48:03,828]       |                   ^~~
[2025-10-27 21:48:03,828] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2816:20: Unsized constant being X/Z extended to 128 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:48:03,828]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-10-27 21:48:03,828]  2816 |    srlo_       <=  'bx;
[2025-10-27 21:48:03,828]       |                    ^~~
[2025-10-27 21:48:03,828] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2642:54: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.
[2025-10-27 21:48:03,828]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-10-27 21:48:03,828]  2642 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-10-27 21:48:03,828]       |                                                      ^~
[2025-10-27 21:48:03,828] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2699:10: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.
[2025-10-27 21:48:03,828]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-10-27 21:48:03,828]  2699 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-10-27 21:48:03,828]       |          ^
[2025-10-27 21:48:03,828] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2707:25: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:48:03,828]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-10-27 21:48:03,828]  2707 |         srlo_       <=  'bx;
[2025-10-27 21:48:03,828]       |                         ^~~
[2025-10-27 21:48:03,828] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2710:21: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,828]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-10-27 21:48:03,828]  2710 |         addr_       <=  'bx;
[2025-10-27 21:48:03,828]       |                     ^~
[2025-10-27 21:48:03,828] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2723:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:48:03,828]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-10-27 21:48:03,828]  2723 |    srlo_       <= 'bx;
[2025-10-27 21:48:03,828]       |                   ^~~
[2025-10-27 21:48:03,828] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2733:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:48:03,828]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-10-27 21:48:03,828]  2733 |    srlo_       <= 'bx;
[2025-10-27 21:48:03,828]       |                   ^~~
[2025-10-27 21:48:03,828] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2747:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:48:03,828]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-10-27 21:48:03,828]  2747 |    srlo_       <= 'bx;
[2025-10-27 21:48:03,828]       |                   ^~~
[2025-10-27 21:48:03,828] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2754:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:48:03,828]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-10-27 21:48:03,828]  2754 |    srlo_       <= 'bx;
[2025-10-27 21:48:03,828]       |                   ^~~
[2025-10-27 21:48:03,828] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2767:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:48:03,828]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-10-27 21:48:03,828]  2767 |    srlo_       <= 'bx;
[2025-10-27 21:48:03,828]       |                   ^~~
[2025-10-27 21:48:03,828] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2785:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:48:03,828]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-10-27 21:48:03,828]  2785 |    srlo_       <= 'bx;
[2025-10-27 21:48:03,828]       |                   ^~~
[2025-10-27 21:48:03,828] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2799:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:48:03,828]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-10-27 21:48:03,828]  2799 |    srlo_       <= 'bx;
[2025-10-27 21:48:03,828]       |                   ^~~
[2025-10-27 21:48:03,828] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2816:20: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-10-27 21:48:03,828]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-10-27 21:48:03,828]  2816 |    srlo_       <=  'bx;
[2025-10-27 21:48:03,828]       |                    ^~~
[2025-10-27 21:48:03,828] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2819:16: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,828]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-10-27 21:48:03,828]  2819 |    addr_       <=  'bx;
[2025-10-27 21:48:03,828]       |                ^~
[2025-10-27 21:48:03,828] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30983:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,828]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-10-27 21:48:03,828] 30983 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;
[2025-10-27 21:48:03,828]       |  ^
[2025-10-27 21:48:03,828] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:30984:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,828]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-10-27 21:48:03,828] 30984 | #0 ap_CS_fsm = 4'd1;
[2025-10-27 21:48:03,828]       |  ^
[2025-10-27 21:48:03,828] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:31126:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,828]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-10-27 21:48:03,828] 31126 |             ap_NS_fsm = 'bx;
[2025-10-27 21:48:03,828]       |                       ^
[2025-10-27 21:48:03,828] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:26794:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,828]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-10-27 21:48:03,828] 26794 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_36_ap_start_reg = 1'b0;
[2025-10-27 21:48:03,828]       |  ^
[2025-10-27 21:48:03,828] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:26795:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,828]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-10-27 21:48:03,828] 26795 | #0 ap_CS_fsm = 4'd1;
[2025-10-27 21:48:03,828]       |  ^
[2025-10-27 21:48:03,828] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:26937:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,828]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-10-27 21:48:03,828] 26937 |             ap_NS_fsm = 'bx;
[2025-10-27 21:48:03,828]       |                       ^
[2025-10-27 21:48:03,828] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:26543:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,828]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-10-27 21:48:03,828] 26543 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_36_ap_start_reg = 1'b0;
[2025-10-27 21:48:03,828]       |  ^
[2025-10-27 21:48:03,828] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:26544:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,828]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-10-27 21:48:03,828] 26544 | #0 ap_CS_fsm = 4'd1;
[2025-10-27 21:48:03,828]       |  ^
[2025-10-27 21:48:03,828] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:26686:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,828]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-10-27 21:48:03,828] 26686 |             ap_NS_fsm = 'bx;
[2025-10-27 21:48:03,828]       |                       ^
[2025-10-27 21:48:03,828] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:846:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,828]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:48:03,828]   846 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-10-27 21:48:03,828]       |  ^
[2025-10-27 21:48:03,828] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:847:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,828]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:48:03,828]   847 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-10-27 21:48:03,828]       |  ^
[2025-10-27 21:48:03,828] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:848:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,828]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:48:03,828]   848 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-10-27 21:48:03,828]       |  ^
[2025-10-27 21:48:03,828] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:849:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,828]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:48:03,828]   849 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-10-27 21:48:03,828]       |  ^
[2025-10-27 21:48:03,828] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:850:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,829]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:48:03,829]   850 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-10-27 21:48:03,829]       |  ^
[2025-10-27 21:48:03,829] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:851:2: Unsupported: Ignoring delay on this delayed statement.
[2025-10-27 21:48:03,829]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:48:03,829]   851 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-10-27 21:48:03,829]       |  ^
[2025-10-27 21:48:03,829] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:1180:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,829]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:48:03,829]  1180 |             ap_NS_iter0_fsm = 'bx;
[2025-10-27 21:48:03,829]       |                             ^
[2025-10-27 21:48:03,829] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:1204:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,829]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:48:03,829]  1204 |             ap_NS_iter1_fsm = 'bx;
[2025-10-27 21:48:03,829]       |                             ^
[2025-10-27 21:48:03,829] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:1228:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,829]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:48:03,829]  1228 |             ap_NS_iter2_fsm = 'bx;
[2025-10-27 21:48:03,829]       |                             ^
[2025-10-27 21:48:03,829] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:1252:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,829]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:48:03,829]  1252 |             ap_NS_iter3_fsm = 'bx;
[2025-10-27 21:48:03,829]       |                             ^
[2025-10-27 21:48:03,829] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:1276:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,829]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:48:03,829]  1276 |             ap_NS_iter4_fsm = 'bx;
[2025-10-27 21:48:03,829]       |                             ^
[2025-10-27 21:48:03,829] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:1289:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.
[2025-10-27 21:48:03,829]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:48:03,829]  1289 |                 ap_NS_iter5_fsm = ap_ST_iter0_fsm_state1;
[2025-10-27 21:48:03,829]       |                                 ^
[2025-10-27 21:48:03,829] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:1302:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-10-27 21:48:03,829]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:48:03,829]  1302 |             ap_NS_iter5_fsm = 'bx;
[2025-10-27 21:48:03,829]       |                             ^
[2025-10-27 21:48:03,829] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:1367:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_199_p00' generates 4 bits.
[2025-10-27 21:48:03,829]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:48:03,829]  1367 | assign grp_fu_199_p0 = grp_fu_199_p00;
[2025-10-27 21:48:03,829]       |                      ^
[2025-10-27 21:48:03,829] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:1369:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'inElem_reg_234' generates 2 bits.
[2025-10-27 21:48:03,829]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:48:03,829]  1369 | assign grp_fu_199_p00 = inElem_reg_234;
[2025-10-27 21:48:03,829]       |                       ^
[2025-10-27 21:48:03,829] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:1385:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_184_p2' generates 1 bits.
[2025-10-27 21:48:03,829]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-10-27 21:48:03,829]  1385 | assign out_V_TDATA_int_regslice = result_V_fu_184_p2;
[2025-10-27 21:48:03,829]       |                                 ^
[2025-10-27 21:48:03,829] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2707:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,829]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,829]  2707 |         srlo_       <=  'bx;
[2025-10-27 21:48:03,829]       |                     ^~
[2025-10-27 21:48:03,829]                   *** See https://verilator.org/warn/COMBDLY before disabling this,
[2025-10-27 21:48:03,829]                   else you may end up with different sim results.
[2025-10-27 21:48:03,829] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2708:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,829]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,829]  2708 |         shift_en_o_ <= 1'bx;
[2025-10-27 21:48:03,829]       |                     ^~
[2025-10-27 21:48:03,829] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2709:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,829]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,829]  2709 |         shift_en_   <= 1'bx;
[2025-10-27 21:48:03,829]       |                     ^~
[2025-10-27 21:48:03,829] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2710:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,829]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,829]  2710 |         addr_       <=  'bx;
[2025-10-27 21:48:03,829]       |                     ^~
[2025-10-27 21:48:03,829] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2711:21: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,829]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,829]  2711 |         state_      <= 2'bx;
[2025-10-27 21:48:03,829]       |                     ^~
[2025-10-27 21:48:03,829] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2716:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,829]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,829]  2716 |    srlo_       <= i_d;
[2025-10-27 21:48:03,829]       |                ^~
[2025-10-27 21:48:03,829] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2717:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,829]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,829]  2717 |    shift_en_o_ <= 1;
[2025-10-27 21:48:03,829]       |                ^~
[2025-10-27 21:48:03,829] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2718:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,829]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,829]  2718 |    shift_en_   <= 1'bx;
[2025-10-27 21:48:03,829]       |                ^~
[2025-10-27 21:48:03,829] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2719:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,829]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,829]  2719 |    addr_       <= 0;
[2025-10-27 21:48:03,829]       |                ^~
[2025-10-27 21:48:03,829] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2720:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,829]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,829]  2720 |    state_      <= state_one;
[2025-10-27 21:48:03,829]       |                ^~
[2025-10-27 21:48:03,829] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2723:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,829]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,829]  2723 |    srlo_       <= 'bx;
[2025-10-27 21:48:03,829]       |                ^~
[2025-10-27 21:48:03,829] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2724:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,829]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,829]  2724 |    shift_en_o_ <= 0;
[2025-10-27 21:48:03,829]       |                ^~
[2025-10-27 21:48:03,829] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2725:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,829]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,829]  2725 |    shift_en_   <= 1'bx;
[2025-10-27 21:48:03,829]       |                ^~
[2025-10-27 21:48:03,829] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2726:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,829]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,829]  2726 |    addr_       <= 0;
[2025-10-27 21:48:03,829]       |                ^~
[2025-10-27 21:48:03,829] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2727:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,829]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,829]  2727 |    state_      <= state_empty;
[2025-10-27 21:48:03,829]       |                ^~
[2025-10-27 21:48:03,829] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2733:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,829]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,830]  2733 |    srlo_       <= 'bx;
[2025-10-27 21:48:03,830]       |                ^~
[2025-10-27 21:48:03,830] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2734:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,830]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,830]  2734 |    shift_en_o_ <= 0;
[2025-10-27 21:48:03,830]       |                ^~
[2025-10-27 21:48:03,830] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2735:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,830]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,830]  2735 |    shift_en_   <= 1;
[2025-10-27 21:48:03,830]       |                ^~
[2025-10-27 21:48:03,830] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2736:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,830]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,830]  2736 |    addr_       <= 0;
[2025-10-27 21:48:03,830]       |                ^~
[2025-10-27 21:48:03,830] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2737:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,830]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,830]  2737 |    state_      <= state_more;
[2025-10-27 21:48:03,830]       |                ^~
[2025-10-27 21:48:03,830] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2740:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,830]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,830]  2740 |    srlo_       <= i_d;
[2025-10-27 21:48:03,830]       |                ^~
[2025-10-27 21:48:03,830] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2741:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,830]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,830]  2741 |    shift_en_o_ <= 1;
[2025-10-27 21:48:03,830]       |                ^~
[2025-10-27 21:48:03,830] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2742:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,830]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,830]  2742 |    shift_en_   <= 1;
[2025-10-27 21:48:03,830]       |                ^~
[2025-10-27 21:48:03,830] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2743:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,830]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,830]  2743 |    addr_       <= 0;
[2025-10-27 21:48:03,830]       |                ^~
[2025-10-27 21:48:03,830] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2744:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,830]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,830]  2744 |    state_      <= state_one;
[2025-10-27 21:48:03,830]       |                ^~
[2025-10-27 21:48:03,830] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2747:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,830]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,830]  2747 |    srlo_       <= 'bx;
[2025-10-27 21:48:03,830]       |                ^~
[2025-10-27 21:48:03,830] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2748:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,830]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,830]  2748 |    shift_en_o_ <= 0;
[2025-10-27 21:48:03,830]       |                ^~
[2025-10-27 21:48:03,830] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2749:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,830]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,830]  2749 |    shift_en_   <= 1'bx;
[2025-10-27 21:48:03,830]       |                ^~
[2025-10-27 21:48:03,830] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2750:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,830]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,830]  2750 |    addr_       <= 0;
[2025-10-27 21:48:03,830]       |                ^~
[2025-10-27 21:48:03,830] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2751:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,830]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,830]  2751 |    state_      <= state_one;
[2025-10-27 21:48:03,830]       |                ^~
[2025-10-27 21:48:03,830] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2754:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,830]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,830]  2754 |    srlo_       <= 'bx;
[2025-10-27 21:48:03,830]       |                ^~
[2025-10-27 21:48:03,830] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2755:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,830]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,830]  2755 |    shift_en_o_ <= 0;
[2025-10-27 21:48:03,830]       |                ^~
[2025-10-27 21:48:03,830] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2756:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,830]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,830]  2756 |    shift_en_   <= 1'bx;
[2025-10-27 21:48:03,830]       |                ^~
[2025-10-27 21:48:03,830] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2757:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,830]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,830]  2757 |    addr_       <= 0;
[2025-10-27 21:48:03,830]       |                ^~
[2025-10-27 21:48:03,830] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2758:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,830]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,830]  2758 |    state_      <= state_empty;
[2025-10-27 21:48:03,830]       |                ^~
[2025-10-27 21:48:03,830] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2767:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,830]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,830]  2767 |    srlo_       <= 'bx;
[2025-10-27 21:48:03,830]       |                ^~
[2025-10-27 21:48:03,830] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2768:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,830]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,830]  2768 |    shift_en_o_ <= 0;
[2025-10-27 21:48:03,830]       |                ^~
[2025-10-27 21:48:03,830] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2769:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,830]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,830]  2769 |    shift_en_   <= 0;
[2025-10-27 21:48:03,830]       |                ^~
[2025-10-27 21:48:03,830] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2770:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,830]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,830]  2770 |    addr_       <= addr;
[2025-10-27 21:48:03,830]       |                ^~
[2025-10-27 21:48:03,830] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2771:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,830]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,830]  2771 |    state_      <= state_more;
[2025-10-27 21:48:03,830]       |                ^~
[2025-10-27 21:48:03,830] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2774:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,830]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,830]  2774 |    srlo_       <= srl[addr];
[2025-10-27 21:48:03,830]       |                ^~
[2025-10-27 21:48:03,830] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2775:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,830]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,830]  2775 |    shift_en_o_ <= 1;
[2025-10-27 21:48:03,830]       |                ^~
[2025-10-27 21:48:03,830] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2776:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,830]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,830]  2776 |    shift_en_   <= 0;
[2025-10-27 21:48:03,830]       |                ^~
[2025-10-27 21:48:03,830] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2779:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,830]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,831]  2779 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2025-10-27 21:48:03,831]       |                ^~
[2025-10-27 21:48:03,831] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2780:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,831]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,831]  2780 |    state_      <= addr_zero_ ? state_one : state_more;
[2025-10-27 21:48:03,831]       |                ^~
[2025-10-27 21:48:03,831] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2785:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,831]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,831]  2785 |    srlo_       <= 'bx;
[2025-10-27 21:48:03,831]       |                ^~
[2025-10-27 21:48:03,831] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2786:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,831]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,831]  2786 |    shift_en_o_ <= 0;
[2025-10-27 21:48:03,831]       |                ^~
[2025-10-27 21:48:03,831] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2787:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,831]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,831]  2787 |    shift_en_   <= 1;
[2025-10-27 21:48:03,831]       |                ^~
[2025-10-27 21:48:03,831] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2788:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,831]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,831]  2788 |    addr_       <= addr+1;
[2025-10-27 21:48:03,831]       |                ^~
[2025-10-27 21:48:03,831] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2789:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,831]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,831]  2789 |    state_      <= state_more;
[2025-10-27 21:48:03,831]       |                ^~
[2025-10-27 21:48:03,831] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2792:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,831]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,831]  2792 |    srlo_       <= srl[addr];
[2025-10-27 21:48:03,831]       |                ^~
[2025-10-27 21:48:03,831] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2793:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,831]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,831]  2793 |    shift_en_o_ <= 1;
[2025-10-27 21:48:03,831]       |                ^~
[2025-10-27 21:48:03,831] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2794:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,831]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,831]  2794 |    shift_en_   <= 1;
[2025-10-27 21:48:03,831]       |                ^~
[2025-10-27 21:48:03,831] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2795:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,831]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,831]  2795 |    addr_       <= addr;
[2025-10-27 21:48:03,831]       |                ^~
[2025-10-27 21:48:03,831] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2796:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,831]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,831]  2796 |    state_      <= state_more;
[2025-10-27 21:48:03,831]       |                ^~
[2025-10-27 21:48:03,831] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2799:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,831]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,831]  2799 |    srlo_       <= 'bx;
[2025-10-27 21:48:03,831]       |                ^~
[2025-10-27 21:48:03,831] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2800:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,831]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,831]  2800 |    shift_en_o_ <= 0;
[2025-10-27 21:48:03,831]       |                ^~
[2025-10-27 21:48:03,831] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2801:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,831]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,831]  2801 |    shift_en_   <= 0;
[2025-10-27 21:48:03,831]       |                ^~
[2025-10-27 21:48:03,831] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2802:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,831]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,831]  2802 |    addr_       <= addr;
[2025-10-27 21:48:03,831]       |                ^~
[2025-10-27 21:48:03,831] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2803:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,831]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,831]  2803 |    state_      <= state_more;
[2025-10-27 21:48:03,831]       |                ^~
[2025-10-27 21:48:03,831] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2806:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,831]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,831]  2806 |    srlo_       <= srl[addr];
[2025-10-27 21:48:03,831]       |                ^~
[2025-10-27 21:48:03,831] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2807:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,831]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,831]  2807 |    shift_en_o_ <= 1;
[2025-10-27 21:48:03,831]       |                ^~
[2025-10-27 21:48:03,831] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2808:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,831]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,831]  2808 |    shift_en_   <= 0;
[2025-10-27 21:48:03,831]       |                ^~
[2025-10-27 21:48:03,831] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2809:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,831]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,831]  2809 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2025-10-27 21:48:03,831]       |                ^~
[2025-10-27 21:48:03,831] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2810:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,831]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,831]  2810 |    state_      <= addr_zero_ ? state_one : state_more;
[2025-10-27 21:48:03,831]       |                ^~
[2025-10-27 21:48:03,831] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2816:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,831]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,831]  2816 |    srlo_       <=  'bx;
[2025-10-27 21:48:03,831]       |                ^~
[2025-10-27 21:48:03,831] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2817:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,831]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,831]  2817 |    shift_en_o_ <= 1'bx;
[2025-10-27 21:48:03,831]       |                ^~
[2025-10-27 21:48:03,831] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2818:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,831]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,831]  2818 |    shift_en_   <= 1'bx;
[2025-10-27 21:48:03,831]       |                ^~
[2025-10-27 21:48:03,831] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2819:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,831]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,831]  2819 |    addr_       <=  'bx;
[2025-10-27 21:48:03,831]       |                ^~
[2025-10-27 21:48:03,831] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_hpzv0ql8/finn_design_wrapper.v:2820:16: Non-blocking assignment '<=' in combinational logic process
[2025-10-27 21:48:03,831]                                                                                               : ... This will be executed as a blocking assignment '='!
[2025-10-27 21:48:03,831]  2820 |    state_      <= 2'bx;
[2025-10-27 21:48:03,831]       |                ^~
[2025-10-27 21:48:05,649] make: Entering directory '/tmp/finn_dev_root/verilator_fifosim_k8nrys0w'
[2025-10-27 21:48:05,649] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilator_fifosim.o verilator_fifosim.cpp
[2025-10-27 21:48:05,649] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
[2025-10-27 21:48:05,649] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
[2025-10-27 21:48:05,649] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper.o Vfinn_design_wrapper.cpp
[2025-10-27 21:48:05,649] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.cpp
[2025-10-27 21:48:05,649] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.cpp
[2025-10-27 21:48:05,649] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.cpp
[2025-10-27 21:48:05,649] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.cpp
[2025-10-27 21:48:05,649] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper__ConstPool_0.cpp
[2025-10-27 21:48:05,649] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__Slow.cpp
[2025-10-27 21:48:05,649] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.cpp
[2025-10-27 21:48:05,649] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Syms.cpp
[2025-10-27 21:48:05,649] echo "" > Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-10-27 21:48:05,649] Archive ar -rcs Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper__Syms.o
[2025-10-27 21:48:05,649] g++    verilator_fifosim.o verilated.o verilated_threads.o Vfinn_design_wrapper__ALL.a    -pthread -lpthread -latomic   -o Vfinn_design_wrapper
[2025-10-27 21:48:05,649] rm Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-10-27 21:48:05,649] make: Leaving directory '/tmp/finn_dev_root/verilator_fifosim_k8nrys0w'
[2025-10-27 21:48:05,656] Simulation starting
[2025-10-27 21:48:05,656] Number of inputs to write 15
[2025-10-27 21:48:05,656] Number of outputs to expect 1
[2025-10-27 21:48:05,656] No-output timeout clock cycles 100000000
[2025-10-27 21:48:05,656] All inputs written at cycle 15
[2025-10-27 21:48:05,656] Simulation finished
[2025-10-27 21:48:05,656] Number of inputs consumed 15
[2025-10-27 21:48:05,656] Number of outputs produced 1
[2025-10-27 21:48:05,656] Number of clock cycles 223
[2025-10-27 21:48:05,658] Running step: step_out_of_context_synthesis [16/19]
[2025-10-27 21:50:59,406] ap_clk
[2025-10-27 21:50:59,406] xc7z020clg400-1
[2025-10-27 21:50:59,406] 10.000000
[2025-10-27 21:50:59,406] 0
[2025-10-27 21:50:59,406] 
[2025-10-27 21:50:59,406] ****** Vivado v2022.2 (64-bit)
[2025-10-27 21:50:59,406]   **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
[2025-10-27 21:50:59,406]   **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
[2025-10-27 21:50:59,406]     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-10-27 21:50:59,406] 
[2025-10-27 21:50:59,406] source finn_design_wrapper.tcl
[2025-10-27 21:50:59,406] # set fpga_part "xc7z020clg400-1"
[2025-10-27 21:50:59,406] # set origin_dir "."
[2025-10-27 21:50:59,407] # if { [info exists ::origin_dir_loc] } {
[2025-10-27 21:50:59,407] #   set origin_dir $::origin_dir_loc
[2025-10-27 21:50:59,407] # }
[2025-10-27 21:50:59,407] # variable script_file
[2025-10-27 21:50:59,407] # set script_file "vivadocompile.tcl"
[2025-10-27 21:50:59,407] # proc help {} {
[2025-10-27 21:50:59,407] #   variable script_file
[2025-10-27 21:50:59,407] #   puts "\nDescription:"
[2025-10-27 21:50:59,407] #   puts "Recreate a Vivado project from this script. The created project will be"
[2025-10-27 21:50:59,407] #   puts "functionally equivalent to the original project for which this script was"
[2025-10-27 21:50:59,407] #   puts "generated. The script contains commands for creating a project, filesets,"
[2025-10-27 21:50:59,407] #   puts "runs, adding/importing sources and setting properties on various objects.\n"
[2025-10-27 21:50:59,407] #   puts "Syntax:"
[2025-10-27 21:50:59,407] #   puts "$script_file"
[2025-10-27 21:50:59,407] #   puts "$script_file -tclargs \[--origin_dir <path>\]"
[2025-10-27 21:50:59,407] #   puts "$script_file -tclargs \[--help\]\n"
[2025-10-27 21:50:59,407] #   puts "Usage:"
[2025-10-27 21:50:59,407] #   puts "Name                   Description"
[2025-10-27 21:50:59,407] #   puts "-------------------------------------------------------------------------"
[2025-10-27 21:50:59,407] #   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
[2025-10-27 21:50:59,407] #   puts "                       origin_dir path value is \".\", otherwise, the value"
[2025-10-27 21:50:59,407] #   puts "                       that was set with the \"-paths_relative_to\" switch"
[2025-10-27 21:50:59,407] #   puts "                       when this script was generated.\n"
[2025-10-27 21:50:59,407] #   puts "\[--help\]               Print help information for this script"
[2025-10-27 21:50:59,407] #   puts "-------------------------------------------------------------------------\n"
[2025-10-27 21:50:59,407] #   exit 0
[2025-10-27 21:50:59,407] # }
[2025-10-27 21:50:59,407] # if { $::argc > 0 } {
[2025-10-27 21:50:59,407] #   for {set i 0} {$i < [llength $::argc]} {incr i} {
[2025-10-27 21:50:59,407] #     set option [string trim [lindex $::argv $i]]
[2025-10-27 21:50:59,407] #     switch -regexp -- $option {
[2025-10-27 21:50:59,407] #       "--origin_dir" { incr i; set origin_dir [lindex $::argv $i] }
[2025-10-27 21:50:59,407] #       "--help"       { help }
[2025-10-27 21:50:59,407] #       default {
[2025-10-27 21:50:59,407] #         if { [regexp {^-} $option] } {
[2025-10-27 21:50:59,407] #           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
[2025-10-27 21:50:59,407] #           return 1
[2025-10-27 21:50:59,407] #         }
[2025-10-27 21:50:59,407] #       }
[2025-10-27 21:50:59,407] #     }
[2025-10-27 21:50:59,407] #   }
[2025-10-27 21:50:59,407] # }
[2025-10-27 21:50:59,407] # set orig_proj_dir "[file normalize "$origin_dir/vivadocompile"]"
[2025-10-27 21:50:59,407] # create_project -force vivadocompile ./vivadocompile -part $fpga_part
[2025-10-27 21:50:59,407] # set proj_dir [get_property directory [current_project]]
[2025-10-27 21:50:59,407] # set obj [get_projects vivadocompile]
[2025-10-27 21:50:59,407] # set_property "default_lib" "xil_defaultlib" $obj
[2025-10-27 21:50:59,407] # set_property "sim.ip.auto_export_scripts" "1" $obj
[2025-10-27 21:50:59,407] # set_property "simulator_language" "Mixed" $obj
[2025-10-27 21:50:59,407] # if {[string equal [get_filesets -quiet sources_1] ""]} {
[2025-10-27 21:50:59,407] #   create_fileset -srcset sources_1
[2025-10-27 21:50:59,407] # }
[2025-10-27 21:50:59,407] # set obj [get_filesets sources_1]
[2025-10-27 21:50:59,407] # source sources.tcl
[2025-10-27 21:50:59,407] ## set files [list \
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/dummy_nachiket_fooling_zsh_for_loops.h"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/axilite_if.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_0_0.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_0_wstrm_0.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_1_0.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_1_wstrm_0.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_2_0.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_2_wstrm_0.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_3_0.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_3_wstrm_0.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_0_0.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_1_0.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_0_0.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_1_0.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_2_0.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_3_0.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_4_0.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_5_0.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_6_0.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/finn_design.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/finn_design_wrapper.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/memstream_axi_wrapper.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_0_hls_deadlock_idx0_monitor.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_0_hls_deadlock_idx1_monitor.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_0_mux_154_40_1_1.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_0_mux_42_9_1_1.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_0_regslice_both.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_0.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_1_hls_deadlock_idx0_monitor.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_1_hls_deadlock_idx1_monitor.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_1_mul_2ns_2s_4_1_1.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_1_regslice_both.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_1.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_2_hls_deadlock_idx0_monitor.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_2_hls_deadlock_idx1_monitor.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_2_mac_muladd_2ns_2s_4s_5_4_1.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_2_mul_2ns_2s_4_1_1.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_2_regslice_both.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_2.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_3_flow_control_loop_pipe_no_ap_cont.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_3_hls_deadlock_idx0_monitor.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_3_mac_muladd_2ns_2s_7s_7_4_1.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_3_regslice_both.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/MVAU_hls_3.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/Q_srl.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_0.v"]"\
[2025-10-27 21:50:59,407] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_1.v"]"\
[2025-10-27 21:50:59,408] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_0.v"]"\
[2025-10-27 21:50:59,408] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_1.v"]"\
[2025-10-27 21:50:59,408] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_2.v"]"\
[2025-10-27 21:50:59,408] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_3.v"]"\
[2025-10-27 21:50:59,408] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_4.v"]"\
[2025-10-27 21:50:59,408] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_5.v"]"\
[2025-10-27 21:50:59,408] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_6.v"]"\
[2025-10-27 21:50:59,408] ## "[file normalize "$origin_dir/dummy_sv_file.sv"]"\
[2025-10-27 21:50:59,408] ## "[file normalize "$origin_dir/dwc_axi.sv"]"\
[2025-10-27 21:50:59,408] ## "[file normalize "$origin_dir/dwc.sv"]"\
[2025-10-27 21:50:59,408] ## "[file normalize "$origin_dir/memstream_axi.sv"]"\
[2025-10-27 21:50:59,408] ## "[file normalize "$origin_dir/memstream.sv"]"\
[2025-10-27 21:50:59,408] ## "[file normalize "$origin_dir/dummy_vhdl_file.vhd"]"\
[2025-10-27 21:50:59,408] ## ]
[2025-10-27 21:50:59,408] ## add_files -norecurse -fileset $obj $files
[2025-10-27 21:50:59,408] # add_files -norecurse -fileset $obj $files
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/dummy_nachiket_fooling_zsh_for_loops.h' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/axilite_if.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/finn_design_MVAU_hls_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/finn_design_MVAU_hls_0_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/finn_design_MVAU_hls_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/finn_design_MVAU_hls_1_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/finn_design_MVAU_hls_2_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/finn_design_MVAU_hls_2_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/finn_design_MVAU_hls_3_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/finn_design_MVAU_hls_3_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_2_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_3_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_4_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_5_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_6_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/finn_design.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/finn_design_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/memstream_axi_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_0_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_0_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_0_mux_154_40_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_0_mux_42_9_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_0_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_1_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_1_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_1_mul_2ns_2s_4_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_1_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_2_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_2_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_2_mac_muladd_2ns_2s_4s_5_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_2_mul_2ns_2s_4_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_2_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_2.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_3_flow_control_loop_pipe_no_ap_cont.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_3_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_3_mac_muladd_2ns_2s_7s_7_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_3_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/MVAU_hls_3.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/Q_srl.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/StreamingFIFO_rtl_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/StreamingFIFO_rtl_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/StreamingFIFO_rtl_2.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/StreamingFIFO_rtl_3.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/StreamingFIFO_rtl_4.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/StreamingFIFO_rtl_5.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/StreamingFIFO_rtl_6.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/dummy_sv_file.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/dwc_axi.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/dwc.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/memstream_axi.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/memstream.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/dummy_vhdl_file.vhd' cannot be added to the project because it already exists in the project, skipping this file
[2025-10-27 21:50:59,408] # source headers.tcl
[2025-10-27 21:50:59,408] ## set file "$origin_dir/dummy_nachiket_fooling_zsh_for_loops.h"
[2025-10-27 21:50:59,408] ## set file [file normalize $file]
[2025-10-27 21:50:59,408] ## set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
[2025-10-27 21:50:59,408] ## set_property "file_type" "Verilog Header" $file_obj
[2025-10-27 21:50:59,408] # set obj [get_filesets sources_1]
[2025-10-27 21:50:59,408] # set_property "top" "$argv" $obj
[2025-10-27 21:50:59,408] # if {[string equal [get_filesets -quiet constrs_1] ""]} {
[2025-10-27 21:50:59,408] #   create_fileset -constrset constrs_1
[2025-10-27 21:50:59,409] # }
[2025-10-27 21:50:59,409] # set obj [get_filesets constrs_1]
[2025-10-27 21:50:59,409] # set file "[file normalize "$origin_dir/$argv.xdc"]"
[2025-10-27 21:50:59,409] # set file_added [add_files -norecurse -fileset $obj $file]
[2025-10-27 21:50:59,409] # set file "$origin_dir/$argv.xdc"
[2025-10-27 21:50:59,409] # set file [file normalize $file]
[2025-10-27 21:50:59,409] # set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
[2025-10-27 21:50:59,409] # set_property "file_type" "XDC" $file_obj
[2025-10-27 21:50:59,409] # set obj [get_filesets constrs_1]
[2025-10-27 21:50:59,409] # if {[string equal [get_filesets -quiet sim_1] ""]} {
[2025-10-27 21:50:59,409] #   create_fileset -simset sim_1
[2025-10-27 21:50:59,409] # }
[2025-10-27 21:50:59,409] # set obj [get_filesets sim_1]
[2025-10-27 21:50:59,409] # set obj [get_filesets sim_1]
[2025-10-27 21:50:59,409] # set_property "top" "$argv" $obj
[2025-10-27 21:50:59,409] # set_property "xelab.nosort" "1" $obj
[2025-10-27 21:50:59,409] # set_property "xelab.unifast" "" $obj
[2025-10-27 21:50:59,409] # set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
[2025-10-27 21:50:59,409] # set_property strategy "Flow_PerfOptimized_high" [get_runs synth_1]
[2025-10-27 21:50:59,409] # set_param synth.elaboration.rodinMoreOptions {rt::set_parameter ignoreVhdlAssertStmts false}
[2025-10-27 21:50:59,409] # set obj [get_runs synth_1]
[2025-10-27 21:50:59,409] # set_property -name {steps.synth_design.args.more options} -value {-mode out_of_context} -objects $obj
[2025-10-27 21:50:59,409] # set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_1]
[2025-10-27 21:50:59,409] # current_run -synthesis [get_runs synth_1]
[2025-10-27 21:50:59,409] # set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
[2025-10-27 21:50:59,409] # current_run -implementation [get_runs impl_1]
[2025-10-27 21:50:59,409] # puts "INFO: Project created:vivadocompile"
[2025-10-27 21:50:59,409] INFO: Project created:vivadocompile
[2025-10-27 21:50:59,409] # launch_runs -jobs 8 impl_1 -to_step route_design
[2025-10-27 21:50:59,409] [Mon Oct 27 21:48:14 2025] Launched synth_1...
[2025-10-27 21:50:59,409] Run output will be captured here: /tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/synth_1/runme.log
[2025-10-27 21:50:59,409] [Mon Oct 27 21:48:14 2025] Launched impl_1...
[2025-10-27 21:50:59,409] Run output will be captured here: /tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/runme.log
[2025-10-27 21:50:59,409] # wait_on_run impl_1
[2025-10-27 21:50:59,409] [Mon Oct 27 21:48:14 2025] Waiting for impl_1 to finish...
[2025-10-27 21:50:59,409] 
[2025-10-27 21:50:59,409] *** Running vivado
[2025-10-27 21:50:59,409]     with args -log finn_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source finn_design_wrapper.tcl -notrace
[2025-10-27 21:50:59,409] 
[2025-10-27 21:50:59,409] 
[2025-10-27 21:50:59,409] ****** Vivado v2022.2 (64-bit)
[2025-10-27 21:50:59,409]   **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
[2025-10-27 21:50:59,409]   **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
[2025-10-27 21:50:59,409]     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-10-27 21:50:59,409] 
[2025-10-27 21:50:59,409] source finn_design_wrapper.tcl -notrace
[2025-10-27 21:50:59,409] Command: link_design -top finn_design_wrapper -part xc7z020clg400-1
[2025-10-27 21:50:59,409] Design is defaulting to srcset: sources_1
[2025-10-27 21:50:59,409] Design is defaulting to constrset: constrs_1
[2025-10-27 21:50:59,409] INFO: [Device 21-403] Loading part xc7z020clg400-1
[2025-10-27 21:50:59,409] Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2369.062 ; gain = 0.000 ; free physical = 9768 ; free virtual = 27124
[2025-10-27 21:50:59,409] INFO: [Netlist 29-17] Analyzing 543 Unisim elements for replacement
[2025-10-27 21:50:59,409] INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
[2025-10-27 21:50:59,409] INFO: [Project 1-479] Netlist was created with Vivado 2022.2
[2025-10-27 21:50:59,409] INFO: [Project 1-570] Preparing netlist for logic optimization
[2025-10-27 21:50:59,409] Parsing XDC File [/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/finn_design_wrapper.xdc]
[2025-10-27 21:50:59,409] Finished Parsing XDC File [/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/finn_design_wrapper.xdc]
[2025-10-27 21:50:59,409] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
[2025-10-27 21:50:59,409] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2561.402 ; gain = 0.000 ; free physical = 9668 ; free virtual = 27024
[2025-10-27 21:50:59,409] INFO: [Project 1-111] Unisim Transformation Summary:
[2025-10-27 21:50:59,409]   A total of 2 instances were transformed.
[2025-10-27 21:50:59,409]   RAM64X1S => RAM64X1S (RAMS64E): 2 instances
[2025-10-27 21:50:59,409] 
[2025-10-27 21:50:59,409] 7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-10-27 21:50:59,409] link_design completed successfully
[2025-10-27 21:50:59,409] Command: opt_design
[2025-10-27 21:50:59,409] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
[2025-10-27 21:50:59,409] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
[2025-10-27 21:50:59,409] Running DRC as a precondition to command opt_design
[2025-10-27 21:50:59,409] 
[2025-10-27 21:50:59,409] Starting DRC Task
[2025-10-27 21:50:59,409] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-10-27 21:50:59,409] INFO: [Project 1-461] DRC finished with 0 Errors
[2025-10-27 21:50:59,409] INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
[2025-10-27 21:50:59,409] 
[2025-10-27 21:50:59,409] Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2649.215 ; gain = 87.812 ; free physical = 9641 ; free virtual = 26998
[2025-10-27 21:50:59,409] 
[2025-10-27 21:50:59,409] Starting Cache Timing Information Task
[2025-10-27 21:50:59,409] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-10-27 21:50:59,409] Ending Cache Timing Information Task | Checksum: 1067cd308
[2025-10-27 21:50:59,409] 
[2025-10-27 21:50:59,409] Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3109.066 ; gain = 459.852 ; free physical = 9231 ; free virtual = 26602
[2025-10-27 21:50:59,409] 
[2025-10-27 21:50:59,409] Starting Logic Optimization Task
[2025-10-27 21:50:59,409] 
[2025-10-27 21:50:59,409] Phase 1 Retarget
[2025-10-27 21:50:59,409] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/flow_control_loop_pipe_sequential_init_U/i_fu_308[6]_i_1 into driver instance finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/flow_control_loop_pipe_sequential_init_U/i_fu_308[6]_i_3, which resulted in an inversion of 4 pins
[2025-10-27 21:50:59,409] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/flow_control_loop_pipe_sequential_init_U/i_fu_308[6]_i_1__0 into driver instance finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_36/flow_control_loop_pipe_sequential_init_U/i_fu_308[6]_i_3__0, which resulted in an inversion of 4 pins
[2025-10-27 21:50:59,409] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
[2025-10-27 21:50:59,409] INFO: [Opt 31-49] Retargeted 0 cell(s).
[2025-10-27 21:50:59,409] Phase 1 Retarget | Checksum: e770e89f
[2025-10-27 21:50:59,409] 
[2025-10-27 21:50:59,409] Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3391.855 ; gain = 0.000 ; free physical = 8969 ; free virtual = 26340
[2025-10-27 21:50:59,409] INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells
[2025-10-27 21:50:59,409] 
[2025-10-27 21:50:59,409] Phase 2 Constant propagation
[2025-10-27 21:50:59,409] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
[2025-10-27 21:50:59,409] Phase 2 Constant propagation | Checksum: 14786b470
[2025-10-27 21:50:59,409] 
[2025-10-27 21:50:59,409] Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3391.855 ; gain = 0.000 ; free physical = 8969 ; free virtual = 26340
[2025-10-27 21:50:59,409] INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
[2025-10-27 21:50:59,409] 
[2025-10-27 21:50:59,409] Phase 3 Sweep
[2025-10-27 21:50:59,409] Phase 3 Sweep | Checksum: 13349c4b0
[2025-10-27 21:50:59,409] 
[2025-10-27 21:50:59,409] Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3391.855 ; gain = 0.000 ; free physical = 8969 ; free virtual = 26340
[2025-10-27 21:50:59,409] INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
[2025-10-27 21:50:59,409] 
[2025-10-27 21:50:59,409] Phase 4 BUFG optimization
[2025-10-27 21:50:59,409] Phase 4 BUFG optimization | Checksum: 13349c4b0
[2025-10-27 21:50:59,409] 
[2025-10-27 21:50:59,409] Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3423.871 ; gain = 32.016 ; free physical = 8969 ; free virtual = 26339
[2025-10-27 21:50:59,409] INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
[2025-10-27 21:50:59,409] 
[2025-10-27 21:50:59,410] Phase 5 Shift Register Optimization
[2025-10-27 21:50:59,410] INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
[2025-10-27 21:50:59,410] Phase 5 Shift Register Optimization | Checksum: 13349c4b0
[2025-10-27 21:50:59,410] 
[2025-10-27 21:50:59,410] Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3423.871 ; gain = 32.016 ; free physical = 8969 ; free virtual = 26339
[2025-10-27 21:50:59,410] INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
[2025-10-27 21:50:59,410] 
[2025-10-27 21:50:59,410] Phase 6 Post Processing Netlist
[2025-10-27 21:50:59,410] Phase 6 Post Processing Netlist | Checksum: 13349c4b0
[2025-10-27 21:50:59,410] 
[2025-10-27 21:50:59,410] Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3423.871 ; gain = 32.016 ; free physical = 8969 ; free virtual = 26339
[2025-10-27 21:50:59,410] INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
[2025-10-27 21:50:59,410] Opt_design Change Summary
[2025-10-27 21:50:59,410] =========================
[2025-10-27 21:50:59,410] 
[2025-10-27 21:50:59,410] 
[2025-10-27 21:50:59,410] -------------------------------------------------------------------------------------------------------------------------
[2025-10-27 21:50:59,410] |  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
[2025-10-27 21:50:59,410] -------------------------------------------------------------------------------------------------------------------------
[2025-10-27 21:50:59,410] |  Retarget                     |               0  |               2  |                                              0  |
[2025-10-27 21:50:59,410] |  Constant propagation         |               0  |               0  |                                              0  |
[2025-10-27 21:50:59,410] |  Sweep                        |               0  |               0  |                                              0  |
[2025-10-27 21:50:59,410] |  BUFG optimization            |               0  |               0  |                                              0  |
[2025-10-27 21:50:59,410] |  Shift Register Optimization  |               0  |               0  |                                              0  |
[2025-10-27 21:50:59,410] |  Post Processing Netlist      |               0  |               0  |                                              0  |
[2025-10-27 21:50:59,410] -------------------------------------------------------------------------------------------------------------------------
[2025-10-27 21:50:59,410] 
[2025-10-27 21:50:59,410] 
[2025-10-27 21:50:59,410] 
[2025-10-27 21:50:59,410] Starting Connectivity Check Task
[2025-10-27 21:50:59,410] 
[2025-10-27 21:50:59,410] Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3423.871 ; gain = 0.000 ; free physical = 8969 ; free virtual = 26339
[2025-10-27 21:50:59,410] Ending Logic Optimization Task | Checksum: 1533b06ec
[2025-10-27 21:50:59,410] 
[2025-10-27 21:50:59,410] Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3423.871 ; gain = 32.016 ; free physical = 8969 ; free virtual = 26339
[2025-10-27 21:50:59,410] 
[2025-10-27 21:50:59,410] Starting Power Optimization Task
[2025-10-27 21:50:59,410] INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
[2025-10-27 21:50:59,410] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-10-27 21:50:59,410] INFO: [Pwropt 34-9] Applying IDT optimizations ...
[2025-10-27 21:50:59,410] INFO: [Pwropt 34-10] Applying ODC optimizations ...
[2025-10-27 21:50:59,410] Running Vector-less Activity Propagation...
[2025-10-27 21:50:59,410] 
[2025-10-27 21:50:59,410] Finished Running Vector-less Activity Propagation
[2025-10-27 21:50:59,410] 
[2025-10-27 21:50:59,410] 
[2025-10-27 21:50:59,410] Starting PowerOpt Patch Enables Task
[2025-10-27 21:50:59,410] INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 22 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
[2025-10-27 21:50:59,410] INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
[2025-10-27 21:50:59,410] Number of BRAM Ports augmented: 36 newly gated: 0 Total Ports: 44
[2025-10-27 21:50:59,410] Number of Flops added for Enable Generation: 19
[2025-10-27 21:50:59,410] 
[2025-10-27 21:50:59,410] Ending PowerOpt Patch Enables Task | Checksum: 18bdc3ac7
[2025-10-27 21:50:59,410] 
[2025-10-27 21:50:59,410] Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8837 ; free virtual = 26212
[2025-10-27 21:50:59,410] Ending Power Optimization Task | Checksum: 18bdc3ac7
[2025-10-27 21:50:59,410] 
[2025-10-27 21:50:59,410] Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3669.809 ; gain = 245.938 ; free physical = 8848 ; free virtual = 26223
[2025-10-27 21:50:59,410] 
[2025-10-27 21:50:59,410] Starting Final Cleanup Task
[2025-10-27 21:50:59,410] 
[2025-10-27 21:50:59,410] Starting Logic Optimization Task
[2025-10-27 21:50:59,410] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-10-27 21:50:59,410] Ending Logic Optimization Task | Checksum: 13cac6303
[2025-10-27 21:50:59,410] 
[2025-10-27 21:50:59,410] Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8837 ; free virtual = 26212
[2025-10-27 21:50:59,410] Ending Final Cleanup Task | Checksum: 13cac6303
[2025-10-27 21:50:59,410] 
[2025-10-27 21:50:59,410] Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8837 ; free virtual = 26212
[2025-10-27 21:50:59,410] 
[2025-10-27 21:50:59,410] Starting Netlist Obfuscation Task
[2025-10-27 21:50:59,410] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8837 ; free virtual = 26212
[2025-10-27 21:50:59,410] Ending Netlist Obfuscation Task | Checksum: 13cac6303
[2025-10-27 21:50:59,410] 
[2025-10-27 21:50:59,410] Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8837 ; free virtual = 26212
[2025-10-27 21:50:59,410] INFO: [Common 17-83] Releasing license: Implementation
[2025-10-27 21:50:59,410] 32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-10-27 21:50:59,410] opt_design completed successfully
[2025-10-27 21:50:59,410] opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3669.809 ; gain = 1108.406 ; free physical = 8837 ; free virtual = 26212
[2025-10-27 21:50:59,410] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-10-27 21:50:59,410] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-10-27 21:50:59,410] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_opt.dcp' has been generated.
[2025-10-27 21:50:59,410] INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
[2025-10-27 21:50:59,410] Command: report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
[2025-10-27 21:50:59,410] INFO: [IP_Flow 19-234] Refreshing IP repositories
[2025-10-27 21:50:59,410] INFO: [IP_Flow 19-1704] No user IP repositories specified
[2025-10-27 21:50:59,410] INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
[2025-10-27 21:50:59,410] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-10-27 21:50:59,410] INFO: [Vivado_Tcl 2-168] The results of DRC are in file /tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_drc_opted.rpt.
[2025-10-27 21:50:59,410] report_drc completed successfully
[2025-10-27 21:50:59,410] Command: place_design
[2025-10-27 21:50:59,410] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
[2025-10-27 21:50:59,410] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
[2025-10-27 21:50:59,410] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-10-27 21:50:59,410] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-10-27 21:50:59,410] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-10-27 21:50:59,410] Running DRC as a precondition to command place_design
[2025-10-27 21:50:59,410] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-10-27 21:50:59,410] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-10-27 21:50:59,410] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-10-27 21:50:59,410] 
[2025-10-27 21:50:59,410] Starting Placer Task
[2025-10-27 21:50:59,410] INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs
[2025-10-27 21:50:59,410] 
[2025-10-27 21:50:59,410] Phase 1 Placer Initialization
[2025-10-27 21:50:59,410] 
[2025-10-27 21:50:59,410] Phase 1.1 Placer Initialization Netlist Sorting
[2025-10-27 21:50:59,410] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8796 ; free virtual = 26177
[2025-10-27 21:50:59,410] Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e4ffc091
[2025-10-27 21:50:59,410] 
[2025-10-27 21:50:59,410] Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8796 ; free virtual = 26177
[2025-10-27 21:50:59,410] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8796 ; free virtual = 26177
[2025-10-27 21:50:59,410] 
[2025-10-27 21:50:59,411] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[2025-10-27 21:50:59,411] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d2b12265
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8801 ; free virtual = 26172
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Phase 1.3 Build Placer Netlist Model
[2025-10-27 21:50:59,411] Phase 1.3 Build Placer Netlist Model | Checksum: 12f15d7b4
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8811 ; free virtual = 26193
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Phase 1.4 Constrain Clocks/Macros
[2025-10-27 21:50:59,411] Phase 1.4 Constrain Clocks/Macros | Checksum: 12f15d7b4
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8811 ; free virtual = 26193
[2025-10-27 21:50:59,411] Phase 1 Placer Initialization | Checksum: 12f15d7b4
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8811 ; free virtual = 26194
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Phase 2 Global Placement
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Phase 2.1 Floorplanning
[2025-10-27 21:50:59,411] Phase 2.1 Floorplanning | Checksum: 185911056
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8871 ; free virtual = 26253
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Phase 2.2 Update Timing before SLR Path Opt
[2025-10-27 21:50:59,411] Phase 2.2 Update Timing before SLR Path Opt | Checksum: 10fc67082
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8871 ; free virtual = 26254
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Phase 2.3 Post-Processing in Floorplanning
[2025-10-27 21:50:59,411] Phase 2.3 Post-Processing in Floorplanning | Checksum: 10fc67082
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8871 ; free virtual = 26254
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Phase 2.4 Global Placement Core
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Phase 2.4.1 UpdateTiming Before Physical Synthesis
[2025-10-27 21:50:59,411] Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 177edc920
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8927 ; free virtual = 26306
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Phase 2.4.2 Physical Synthesis In Placer
[2025-10-27 21:50:59,411] INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2972 LUT instances to create LUTNM shape
[2025-10-27 21:50:59,411] INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
[2025-10-27 21:50:59,411] INFO: [Physopt 32-1138] End 1 Pass. Optimized 1430 nets or LUTs. Breaked 0 LUT, combined 1430 existing LUTs and moved 0 existing LUT
[2025-10-27 21:50:59,411] INFO: [Physopt 32-65] No nets found for high-fanout optimization.
[2025-10-27 21:50:59,411] INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
[2025-10-27 21:50:59,411] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-10-27 21:50:59,411] INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
[2025-10-27 21:50:59,411] INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-10-27 21:50:59,411] INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
[2025-10-27 21:50:59,411] INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-10-27 21:50:59,411] INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
[2025-10-27 21:50:59,411] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-10-27 21:50:59,411] INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
[2025-10-27 21:50:59,411] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-10-27 21:50:59,411] INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
[2025-10-27 21:50:59,411] INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-10-27 21:50:59,411] INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
[2025-10-27 21:50:59,411] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-10-27 21:50:59,411] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8926 ; free virtual = 26307
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Summary of Physical Synthesis Optimizations
[2025-10-27 21:50:59,411] ============================================
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-10-27 21:50:59,411] |  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
[2025-10-27 21:50:59,411] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-10-27 21:50:59,411] |  LUT Combining                                    |            0  |           1430  |                  1430  |           0  |           1  |  00:00:01  |
[2025-10-27 21:50:59,411] |  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-10-27 21:50:59,411] |  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-10-27 21:50:59,411] |  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-10-27 21:50:59,411] |  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-10-27 21:50:59,411] |  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-10-27 21:50:59,411] |  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-10-27 21:50:59,411] |  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-10-27 21:50:59,411] |  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-10-27 21:50:59,411] |  Total                                            |            0  |           1430  |                  1430  |           0  |           9  |  00:00:01  |
[2025-10-27 21:50:59,411] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1b2cc9b9d
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8925 ; free virtual = 26306
[2025-10-27 21:50:59,411] Phase 2.4 Global Placement Core | Checksum: 12f403a17
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8920 ; free virtual = 26301
[2025-10-27 21:50:59,411] Phase 2 Global Placement | Checksum: 12f403a17
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8923 ; free virtual = 26305
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Phase 3 Detail Placement
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Phase 3.1 Commit Multi Column Macros
[2025-10-27 21:50:59,411] Phase 3.1 Commit Multi Column Macros | Checksum: 134a9fe2f
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8923 ; free virtual = 26304
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Phase 3.2 Commit Most Macros & LUTRAMs
[2025-10-27 21:50:59,411] Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 222b14778
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8928 ; free virtual = 26310
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Phase 3.3 Area Swap Optimization
[2025-10-27 21:50:59,411] Phase 3.3 Area Swap Optimization | Checksum: 190a8066f
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8928 ; free virtual = 26310
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Phase 3.4 Pipeline Register Optimization
[2025-10-27 21:50:59,411] Phase 3.4 Pipeline Register Optimization | Checksum: 1f055f9a9
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8928 ; free virtual = 26310
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Phase 3.5 Fast Optimization
[2025-10-27 21:50:59,411] Phase 3.5 Fast Optimization | Checksum: 216f741c4
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8941 ; free virtual = 26323
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Phase 3.6 Small Shape Detail Placement
[2025-10-27 21:50:59,411] Phase 3.6 Small Shape Detail Placement | Checksum: b5f16880
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,411] Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8921 ; free virtual = 26303
[2025-10-27 21:50:59,411] 
[2025-10-27 21:50:59,412] Phase 3.7 Re-assign LUT pins
[2025-10-27 21:50:59,412] Phase 3.7 Re-assign LUT pins | Checksum: defebbca
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8921 ; free virtual = 26303
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Phase 3.8 Pipeline Register Optimization
[2025-10-27 21:50:59,412] Phase 3.8 Pipeline Register Optimization | Checksum: 221a4db5b
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8921 ; free virtual = 26303
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Phase 3.9 Fast Optimization
[2025-10-27 21:50:59,412] Phase 3.9 Fast Optimization | Checksum: 1b8b16f7f
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8918 ; free virtual = 26300
[2025-10-27 21:50:59,412] Phase 3 Detail Placement | Checksum: 1b8b16f7f
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8912 ; free virtual = 26292
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Phase 4 Post Placement Optimization and Clean-Up
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Phase 4.1 Post Commit Optimization
[2025-10-27 21:50:59,412] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Phase 4.1.1 Post Placement Optimization
[2025-10-27 21:50:59,412] Post Placement Optimization Initialization | Checksum: 14d48f7f4
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Phase 4.1.1.1 BUFG Insertion
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Starting Physical Synthesis Task
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Phase 1 Physical Synthesis Initialization
[2025-10-27 21:50:59,412] INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
[2025-10-27 21:50:59,412] INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.289 | TNS=-9.869 |
[2025-10-27 21:50:59,412] Phase 1 Physical Synthesis Initialization | Checksum: d95ca210
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8868 ; free virtual = 26258
[2025-10-27 21:50:59,412] INFO: [Place 46-33] Processed net finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/regslice_both_weights_V_U/B_V_data_1_payload_A[1279]_i_1_n_3, BUFG insertion was skipped due to placement/routing conflicts.
[2025-10-27 21:50:59,412] INFO: [Place 46-33] Processed net finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/regslice_both_weights_V_U/B_V_data_1_load_B, BUFG insertion was skipped due to placement/routing conflicts.
[2025-10-27 21:50:59,412] INFO: [Place 46-33] Processed net finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg[0], BUFG insertion was skipped due to placement/routing conflicts.
[2025-10-27 21:50:59,412] INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
[2025-10-27 21:50:59,412] Ending Physical Synthesis Task | Checksum: 1574851a5
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8867 ; free virtual = 26257
[2025-10-27 21:50:59,412] Phase 4.1.1.1 BUFG Insertion | Checksum: 14d48f7f4
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8867 ; free virtual = 26257
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Phase 4.1.1.2 Post Placement Timing Optimization
[2025-10-27 21:50:59,412] INFO: [Place 30-746] Post Placement Timing Summary WNS=0.377. For the most accurate timing information please run report_timing.
[2025-10-27 21:50:59,412] Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 16ded7625
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8871 ; free virtual = 26254
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8871 ; free virtual = 26254
[2025-10-27 21:50:59,412] Phase 4.1 Post Commit Optimization | Checksum: 16ded7625
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8871 ; free virtual = 26254
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Phase 4.2 Post Placement Cleanup
[2025-10-27 21:50:59,412] Phase 4.2 Post Placement Cleanup | Checksum: 16ded7625
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8871 ; free virtual = 26254
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Phase 4.3 Placer Reporting
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Phase 4.3.1 Print Estimated Congestion
[2025-10-27 21:50:59,412] INFO: [Place 30-612] Post-Placement Estimated Congestion
[2025-10-27 21:50:59,412]  ____________________________________________________
[2025-10-27 21:50:59,412] |           | Global Congestion | Short Congestion  |
[2025-10-27 21:50:59,412] | Direction | Region Size       | Region Size       |
[2025-10-27 21:50:59,412] |___________|___________________|___________________|
[2025-10-27 21:50:59,412] |      North|                1x1|                1x1|
[2025-10-27 21:50:59,412] |___________|___________________|___________________|
[2025-10-27 21:50:59,412] |      South|                1x1|                1x1|
[2025-10-27 21:50:59,412] |___________|___________________|___________________|
[2025-10-27 21:50:59,412] |       East|                1x1|                1x1|
[2025-10-27 21:50:59,412] |___________|___________________|___________________|
[2025-10-27 21:50:59,412] |       West|                1x1|                1x1|
[2025-10-27 21:50:59,412] |___________|___________________|___________________|
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Phase 4.3.1 Print Estimated Congestion | Checksum: 16ded7625
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8871 ; free virtual = 26254
[2025-10-27 21:50:59,412] Phase 4.3 Placer Reporting | Checksum: 16ded7625
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8871 ; free virtual = 26254
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Phase 4.4 Final Placement Cleanup
[2025-10-27 21:50:59,412] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8871 ; free virtual = 26254
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8871 ; free virtual = 26254
[2025-10-27 21:50:59,412] Phase 4 Post Placement Optimization and Clean-Up | Checksum: 173fd6245
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8871 ; free virtual = 26254
[2025-10-27 21:50:59,412] Ending Placer Task | Checksum: cfe98ce8
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8871 ; free virtual = 26254
[2025-10-27 21:50:59,412] INFO: [Common 17-83] Releasing license: Implementation
[2025-10-27 21:50:59,412] 77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-10-27 21:50:59,412] place_design completed successfully
[2025-10-27 21:50:59,412] place_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:20 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8891 ; free virtual = 26274
[2025-10-27 21:50:59,412] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-10-27 21:50:59,412] Writing XDEF routing.
[2025-10-27 21:50:59,412] Writing XDEF routing logical nets.
[2025-10-27 21:50:59,412] Writing XDEF routing special nets.
[2025-10-27 21:50:59,412] Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8877 ; free virtual = 26283
[2025-10-27 21:50:59,412] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_placed.dcp' has been generated.
[2025-10-27 21:50:59,412] INFO: [runtcl-4] Executing : report_io -file finn_design_wrapper_io_placed.rpt
[2025-10-27 21:50:59,412] report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8838 ; free virtual = 26227
[2025-10-27 21:50:59,412] INFO: [runtcl-4] Executing : report_utilization -file finn_design_wrapper_utilization_placed.rpt -pb finn_design_wrapper_utilization_placed.pb
[2025-10-27 21:50:59,412] INFO: [runtcl-4] Executing : report_control_sets -verbose -file finn_design_wrapper_control_sets_placed.rpt
[2025-10-27 21:50:59,412] report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8856 ; free virtual = 26245
[2025-10-27 21:50:59,412] Command: phys_opt_design
[2025-10-27 21:50:59,412] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
[2025-10-27 21:50:59,412] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
[2025-10-27 21:50:59,412] 
[2025-10-27 21:50:59,412] Starting Initial Update Timing Task
[2025-10-27 21:50:59,412] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-10-27 21:50:59,413] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-10-27 21:50:59,413] 
[2025-10-27 21:50:59,413] Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8833 ; free virtual = 26222
[2025-10-27 21:50:59,413] INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.90s |  WALL: 0.66s
[2025-10-27 21:50:59,413] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8833 ; free virtual = 26222
[2025-10-27 21:50:59,413] 
[2025-10-27 21:50:59,413] Starting Physical Synthesis Task
[2025-10-27 21:50:59,413] 
[2025-10-27 21:50:59,413] Phase 1 Physical Synthesis Initialization
[2025-10-27 21:50:59,413] INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
[2025-10-27 21:50:59,413] INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.248 | TNS=-0.248 |
[2025-10-27 21:50:59,413] Phase 1 Physical Synthesis Initialization | Checksum: 1107d79d3
[2025-10-27 21:50:59,413] 
[2025-10-27 21:50:59,413] Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8828 ; free virtual = 26217
[2025-10-27 21:50:59,413] INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.248 | TNS=-0.248 |
[2025-10-27 21:50:59,413] 
[2025-10-27 21:50:59,413] Phase 2 DSP Register Optimization
[2025-10-27 21:50:59,413] INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
[2025-10-27 21:50:59,413] INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-10-27 21:50:59,413] Phase 2 DSP Register Optimization | Checksum: 1107d79d3
[2025-10-27 21:50:59,413] 
[2025-10-27 21:50:59,413] Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8828 ; free virtual = 26217
[2025-10-27 21:50:59,413] 
[2025-10-27 21:50:59,413] Phase 3 Critical Path Optimization
[2025-10-27 21:50:59,413] INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.248 | TNS=-0.248 |
[2025-10-27 21:50:59,413] INFO: [Physopt 32-663] Processed net finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_47_reg_32824[7].  Re-placed instance finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_47_reg_32824_reg[7]
[2025-10-27 21:50:59,413] INFO: [Physopt 32-735] Processed net finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_47_reg_32824[7]. Optimization improves timing on the net.
[2025-10-27 21:50:59,413] INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.184 | TNS=0.000 |
[2025-10-27 21:50:59,413] INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.184 | TNS=0.000 |
[2025-10-27 21:50:59,413] Phase 3 Critical Path Optimization | Checksum: 1107d79d3
[2025-10-27 21:50:59,413] 
[2025-10-27 21:50:59,413] Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8828 ; free virtual = 26217
[2025-10-27 21:50:59,413] 
[2025-10-27 21:50:59,413] Phase 4 Critical Path Optimization
[2025-10-27 21:50:59,413] INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.184 | TNS=0.000 |
[2025-10-27 21:50:59,413] INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.184 | TNS=0.000 |
[2025-10-27 21:50:59,413] Phase 4 Critical Path Optimization | Checksum: 1107d79d3
[2025-10-27 21:50:59,413] 
[2025-10-27 21:50:59,413] Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8828 ; free virtual = 26217
[2025-10-27 21:50:59,413] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8828 ; free virtual = 26217
[2025-10-27 21:50:59,413] INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.184 | TNS=0.000 |
[2025-10-27 21:50:59,413] 
[2025-10-27 21:50:59,413] Summary of Physical Synthesis Optimizations
[2025-10-27 21:50:59,413] ============================================
[2025-10-27 21:50:59,413] 
[2025-10-27 21:50:59,413] 
[2025-10-27 21:50:59,413] -------------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-10-27 21:50:59,413] |  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
[2025-10-27 21:50:59,413] -------------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-10-27 21:50:59,413] |  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-10-27 21:50:59,413] |  Critical Path  |          0.432  |          0.248  |            0  |              0  |                     1  |           0  |           2  |  00:00:00  |
[2025-10-27 21:50:59,413] |  Total          |          0.432  |          0.248  |            0  |              0  |                     1  |           0  |           3  |  00:00:00  |
[2025-10-27 21:50:59,413] -------------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-10-27 21:50:59,413] 
[2025-10-27 21:50:59,413] 
[2025-10-27 21:50:59,413] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8828 ; free virtual = 26217
[2025-10-27 21:50:59,413] Ending Physical Synthesis Task | Checksum: 175ad168a
[2025-10-27 21:50:59,413] 
[2025-10-27 21:50:59,413] Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8828 ; free virtual = 26217
[2025-10-27 21:50:59,413] INFO: [Common 17-83] Releasing license: Implementation
[2025-10-27 21:50:59,413] 98 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-10-27 21:50:59,413] phys_opt_design completed successfully
[2025-10-27 21:50:59,413] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-10-27 21:50:59,413] Writing XDEF routing.
[2025-10-27 21:50:59,413] Writing XDEF routing logical nets.
[2025-10-27 21:50:59,413] Writing XDEF routing special nets.
[2025-10-27 21:50:59,413] Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3669.809 ; gain = 0.000 ; free physical = 8812 ; free virtual = 26223
[2025-10-27 21:50:59,413] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_physopt.dcp' has been generated.
[2025-10-27 21:50:59,413] Command: route_design
[2025-10-27 21:50:59,413] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
[2025-10-27 21:50:59,413] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
[2025-10-27 21:50:59,413] Running DRC as a precondition to command route_design
[2025-10-27 21:50:59,413] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-10-27 21:50:59,413] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-10-27 21:50:59,413] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-10-27 21:50:59,413] 
[2025-10-27 21:50:59,413] 
[2025-10-27 21:50:59,413] Starting Routing Task
[2025-10-27 21:50:59,413] INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
[2025-10-27 21:50:59,413] 
[2025-10-27 21:50:59,413] Phase 1 Build RT Design
[2025-10-27 21:50:59,413] Checksum: PlaceDB: a134824b ConstDB: 0 ShapeSum: 7ccbf1cd RouteDB: 0
[2025-10-27 21:50:59,413] WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "m_axis_0_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axis_0_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,413] WARNING: [Route 35-198] Port "s_axis_0_tdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,414] WARNING: [Route 35-198] Port "s_axis_0_tdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,414] WARNING: [Route 35-198] Port "s_axis_0_tdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,414] WARNING: [Route 35-198] Port "s_axis_0_tdata[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,414] WARNING: [Route 35-198] Port "s_axis_0_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,414] WARNING: [Route 35-198] Port "s_axis_0_tdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,414] WARNING: [Route 35-198] Port "s_axis_0_tdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,414] WARNING: [Route 35-198] Port "s_axis_0_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,414] WARNING: [Route 35-198] Port "s_axis_0_tdata[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,414] WARNING: [Route 35-198] Port "s_axis_0_tdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,414] WARNING: [Route 35-198] Port "s_axis_0_tdata[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-10-27 21:50:59,414] Post Restoration Checksum: NetGraph: ecb11015 NumContArr: 3da8d37d Constraints: 0 Timing: 0
[2025-10-27 21:50:59,414] Phase 1 Build RT Design | Checksum: 12a59e392
[2025-10-27 21:50:59,414] 
[2025-10-27 21:50:59,414] Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3693.562 ; gain = 23.754 ; free physical = 8752 ; free virtual = 26130
[2025-10-27 21:50:59,414] 
[2025-10-27 21:50:59,414] Phase 2 Router Initialization
[2025-10-27 21:50:59,414] 
[2025-10-27 21:50:59,414] Phase 2.1 Fix Topology Constraints
[2025-10-27 21:50:59,414] Phase 2.1 Fix Topology Constraints | Checksum: 12a59e392
[2025-10-27 21:50:59,414] 
[2025-10-27 21:50:59,414] Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3701.562 ; gain = 31.754 ; free physical = 8702 ; free virtual = 26091
[2025-10-27 21:50:59,414] 
[2025-10-27 21:50:59,414] Phase 2.2 Pre Route Cleanup
[2025-10-27 21:50:59,414] Phase 2.2 Pre Route Cleanup | Checksum: 12a59e392
[2025-10-27 21:50:59,414] 
[2025-10-27 21:50:59,414] Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3701.562 ; gain = 31.754 ; free physical = 8702 ; free virtual = 26091
[2025-10-27 21:50:59,414]  Number of Nodes with overlaps = 0
[2025-10-27 21:50:59,414] 
[2025-10-27 21:50:59,414] Phase 2.3 Update Timing
[2025-10-27 21:50:59,414] Phase 2.3 Update Timing | Checksum: 1705cedf2
[2025-10-27 21:50:59,414] 
[2025-10-27 21:50:59,414] Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3720.445 ; gain = 50.637 ; free physical = 8689 ; free virtual = 26078
[2025-10-27 21:50:59,414] INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.311  | TNS=0.000  | WHS=0.065  | THS=0.000  |
[2025-10-27 21:50:59,414] 
[2025-10-27 21:50:59,414] 
[2025-10-27 21:50:59,414] Router Utilization Summary
[2025-10-27 21:50:59,414]   Global Vertical Routing Utilization    = 0 %
[2025-10-27 21:50:59,414]   Global Horizontal Routing Utilization  = 0 %
[2025-10-27 21:50:59,414]   Routable Net Status*
[2025-10-27 21:50:59,414]   *Does not include unroutable nets such as driverless and loadless.
[2025-10-27 21:50:59,414]   Run report_route_status for detailed report.
[2025-10-27 21:50:59,414]   Number of Failed Nets               = 15768
[2025-10-27 21:50:59,414]     (Failed Nets is the sum of unrouted and partially routed nets)
[2025-10-27 21:50:59,414]   Number of Unrouted Nets             = 15768
[2025-10-27 21:50:59,414]   Number of Partially Routed Nets     = 0
[2025-10-27 21:50:59,414]   Number of Node Overlaps             = 0
[2025-10-27 21:50:59,414] 
[2025-10-27 21:50:59,414] Phase 2 Router Initialization | Checksum: 1e7ee0e79
[2025-10-27 21:50:59,414] 
[2025-10-27 21:50:59,414] Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3746.445 ; gain = 76.637 ; free physical = 8681 ; free virtual = 26070
[2025-10-27 21:50:59,414] 
[2025-10-27 21:50:59,414] Phase 3 Initial Routing
[2025-10-27 21:50:59,414] 
[2025-10-27 21:50:59,414] Phase 3.1 Global Routing
[2025-10-27 21:50:59,414] Phase 3.1 Global Routing | Checksum: 1e7ee0e79
[2025-10-27 21:50:59,414] 
[2025-10-27 21:50:59,414] Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3746.445 ; gain = 76.637 ; free physical = 8681 ; free virtual = 26070
[2025-10-27 21:50:59,414] Phase 3 Initial Routing | Checksum: 12a9316c0
[2025-10-27 21:50:59,414] 
[2025-10-27 21:50:59,414] Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3746.445 ; gain = 76.637 ; free physical = 8664 ; free virtual = 26053
[2025-10-27 21:50:59,414] 
[2025-10-27 21:50:59,414] Phase 4 Rip-up And Reroute
[2025-10-27 21:50:59,414] 
[2025-10-27 21:50:59,414] Phase 4.1 Global Iteration 0
[2025-10-27 21:50:59,414]  Number of Nodes with overlaps = 3299
[2025-10-27 21:50:59,414]  Number of Nodes with overlaps = 981
[2025-10-27 21:50:59,414]  Number of Nodes with overlaps = 410
[2025-10-27 21:50:59,414]  Number of Nodes with overlaps = 147
[2025-10-27 21:50:59,414]  Number of Nodes with overlaps = 33
[2025-10-27 21:50:59,414]  Number of Nodes with overlaps = 5
[2025-10-27 21:50:59,414]  Number of Nodes with overlaps = 3
[2025-10-27 21:50:59,414]  Number of Nodes with overlaps = 1
[2025-10-27 21:50:59,414]  Number of Nodes with overlaps = 2
[2025-10-27 21:50:59,414]  Number of Nodes with overlaps = 0
[2025-10-27 21:50:59,414] INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.035 | TNS=-0.035 | WHS=N/A    | THS=N/A    |
[2025-10-27 21:50:59,414] 
[2025-10-27 21:50:59,414] Phase 4.1 Global Iteration 0 | Checksum: 2412c64ba
[2025-10-27 21:50:59,414] 
[2025-10-27 21:50:59,414] Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 3746.445 ; gain = 76.637 ; free physical = 8638 ; free virtual = 26027
[2025-10-27 21:50:59,414] 
[2025-10-27 21:50:59,414] Phase 4.2 Global Iteration 1
[2025-10-27 21:50:59,414]  Number of Nodes with overlaps = 667
[2025-10-27 21:50:59,414]  Number of Nodes with overlaps = 271
[2025-10-27 21:50:59,414]  Number of Nodes with overlaps = 116
[2025-10-27 21:50:59,414]  Number of Nodes with overlaps = 41
[2025-10-27 21:50:59,414]  Number of Nodes with overlaps = 31
[2025-10-27 21:50:59,414]  Number of Nodes with overlaps = 13
[2025-10-27 21:50:59,414]  Number of Nodes with overlaps = 9
[2025-10-27 21:50:59,414]  Number of Nodes with overlaps = 3
[2025-10-27 21:50:59,414]  Number of Nodes with overlaps = 0
[2025-10-27 21:50:59,414] INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.188  | TNS=0.000  | WHS=N/A    | THS=N/A    |
[2025-10-27 21:50:59,414] 
[2025-10-27 21:50:59,414] Phase 4.2 Global Iteration 1 | Checksum: 7efaace3
[2025-10-27 21:50:59,414] 
[2025-10-27 21:50:59,414] Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 3746.445 ; gain = 76.637 ; free physical = 8661 ; free virtual = 26047
[2025-10-27 21:50:59,414] Phase 4 Rip-up And Reroute | Checksum: 7efaace3
[2025-10-27 21:50:59,414] 
[2025-10-27 21:50:59,414] Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 3746.445 ; gain = 76.637 ; free physical = 8661 ; free virtual = 26047
[2025-10-27 21:50:59,414] 
[2025-10-27 21:50:59,414] Phase 5 Delay and Skew Optimization
[2025-10-27 21:50:59,414] 
[2025-10-27 21:50:59,414] Phase 5.1 Delay CleanUp
[2025-10-27 21:50:59,414] Phase 5.1 Delay CleanUp | Checksum: 7efaace3
[2025-10-27 21:50:59,414] 
[2025-10-27 21:50:59,414] Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 3746.445 ; gain = 76.637 ; free physical = 8662 ; free virtual = 26047
[2025-10-27 21:50:59,415] 
[2025-10-27 21:50:59,415] Phase 5.2 Clock Skew Optimization
[2025-10-27 21:50:59,415] Phase 5.2 Clock Skew Optimization | Checksum: 7efaace3
[2025-10-27 21:50:59,415] 
[2025-10-27 21:50:59,415] Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 3746.445 ; gain = 76.637 ; free physical = 8662 ; free virtual = 26047
[2025-10-27 21:50:59,415] Phase 5 Delay and Skew Optimization | Checksum: 7efaace3
[2025-10-27 21:50:59,415] 
[2025-10-27 21:50:59,415] Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 3746.445 ; gain = 76.637 ; free physical = 8662 ; free virtual = 26047
[2025-10-27 21:50:59,415] 
[2025-10-27 21:50:59,415] Phase 6 Post Hold Fix
[2025-10-27 21:50:59,415] 
[2025-10-27 21:50:59,415] Phase 6.1 Hold Fix Iter
[2025-10-27 21:50:59,415] 
[2025-10-27 21:50:59,415] Phase 6.1.1 Update Timing
[2025-10-27 21:50:59,415] Phase 6.1.1 Update Timing | Checksum: 13e7efced
[2025-10-27 21:50:59,415] 
[2025-10-27 21:50:59,415] Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3746.445 ; gain = 76.637 ; free physical = 8665 ; free virtual = 26050
[2025-10-27 21:50:59,415] INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.188  | TNS=0.000  | WHS=0.015  | THS=0.000  |
[2025-10-27 21:50:59,415] 
[2025-10-27 21:50:59,415] Phase 6.1 Hold Fix Iter | Checksum: 13e7efced
[2025-10-27 21:50:59,415] 
[2025-10-27 21:50:59,415] Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3746.445 ; gain = 76.637 ; free physical = 8665 ; free virtual = 26050
[2025-10-27 21:50:59,415] Phase 6 Post Hold Fix | Checksum: 13e7efced
[2025-10-27 21:50:59,415] 
[2025-10-27 21:50:59,415] Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3746.445 ; gain = 76.637 ; free physical = 8665 ; free virtual = 26050
[2025-10-27 21:50:59,415] 
[2025-10-27 21:50:59,415] Phase 7 Route finalize
[2025-10-27 21:50:59,415] 
[2025-10-27 21:50:59,415] Router Utilization Summary
[2025-10-27 21:50:59,415]   Global Vertical Routing Utilization    = 3.72181 %
[2025-10-27 21:50:59,415]   Global Horizontal Routing Utilization  = 4.29834 %
[2025-10-27 21:50:59,415]   Routable Net Status*
[2025-10-27 21:50:59,415]   *Does not include unroutable nets such as driverless and loadless.
[2025-10-27 21:50:59,415]   Run report_route_status for detailed report.
[2025-10-27 21:50:59,415]   Number of Failed Nets               = 0
[2025-10-27 21:50:59,415]     (Failed Nets is the sum of unrouted and partially routed nets)
[2025-10-27 21:50:59,415]   Number of Unrouted Nets             = 0
[2025-10-27 21:50:59,415]   Number of Partially Routed Nets     = 0
[2025-10-27 21:50:59,415]   Number of Node Overlaps             = 0
[2025-10-27 21:50:59,415] 
[2025-10-27 21:50:59,415] Phase 7 Route finalize | Checksum: 154e0fef9
[2025-10-27 21:50:59,415] 
[2025-10-27 21:50:59,415] Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3746.445 ; gain = 76.637 ; free physical = 8665 ; free virtual = 26050
[2025-10-27 21:50:59,415] 
[2025-10-27 21:50:59,415] Phase 8 Verifying routed nets
[2025-10-27 21:50:59,415] 
[2025-10-27 21:50:59,415]  Verification completed successfully
[2025-10-27 21:50:59,415] Phase 8 Verifying routed nets | Checksum: 154e0fef9
[2025-10-27 21:50:59,415] 
[2025-10-27 21:50:59,415] Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3746.445 ; gain = 76.637 ; free physical = 8665 ; free virtual = 26050
[2025-10-27 21:50:59,415] 
[2025-10-27 21:50:59,415] Phase 9 Depositing Routes
[2025-10-27 21:50:59,415] Phase 9 Depositing Routes | Checksum: 18593e0a9
[2025-10-27 21:50:59,415] 
[2025-10-27 21:50:59,415] Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 3762.453 ; gain = 92.645 ; free physical = 8664 ; free virtual = 26050
[2025-10-27 21:50:59,415] 
[2025-10-27 21:50:59,415] Phase 10 Post Router Timing
[2025-10-27 21:50:59,415] INFO: [Route 35-57] Estimated Timing Summary | WNS=0.188  | TNS=0.000  | WHS=0.015  | THS=0.000  |
[2025-10-27 21:50:59,415] 
[2025-10-27 21:50:59,415] INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
[2025-10-27 21:50:59,415] Phase 10 Post Router Timing | Checksum: 18593e0a9
[2025-10-27 21:50:59,415] 
[2025-10-27 21:50:59,415] Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 3762.453 ; gain = 92.645 ; free physical = 8682 ; free virtual = 26067
[2025-10-27 21:50:59,415] INFO: [Route 35-16] Router Completed Successfully
[2025-10-27 21:50:59,415] 
[2025-10-27 21:50:59,415] Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 3762.453 ; gain = 92.645 ; free physical = 8726 ; free virtual = 26111
[2025-10-27 21:50:59,415] 
[2025-10-27 21:50:59,415] Routing Is Done.
[2025-10-27 21:50:59,415] INFO: [Common 17-83] Releasing license: Implementation
[2025-10-27 21:50:59,415] 113 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-10-27 21:50:59,415] route_design completed successfully
[2025-10-27 21:50:59,415] route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 3762.453 ; gain = 92.645 ; free physical = 8728 ; free virtual = 26113
[2025-10-27 21:50:59,415] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-10-27 21:50:59,415] Writing XDEF routing.
[2025-10-27 21:50:59,415] Writing XDEF routing logical nets.
[2025-10-27 21:50:59,415] Writing XDEF routing special nets.
[2025-10-27 21:50:59,415] Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3762.453 ; gain = 0.000 ; free physical = 8707 ; free virtual = 26116
[2025-10-27 21:50:59,415] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_routed.dcp' has been generated.
[2025-10-27 21:50:59,415] INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
[2025-10-27 21:50:59,415] Command: report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
[2025-10-27 21:50:59,415] INFO: [IP_Flow 19-1839] IP Catalog is up to date.
[2025-10-27 21:50:59,415] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-10-27 21:50:59,415] INFO: [Vivado_Tcl 2-168] The results of DRC are in file /tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_drc_routed.rpt.
[2025-10-27 21:50:59,415] report_drc completed successfully
[2025-10-27 21:50:59,415] INFO: [runtcl-4] Executing : report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
[2025-10-27 21:50:59,415] Command: report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
[2025-10-27 21:50:59,415] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-10-27 21:50:59,415] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-10-27 21:50:59,415] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-10-27 21:50:59,415] INFO: [DRC 23-133] Running Methodology with 8 threads
[2025-10-27 21:50:59,415] INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /tmp/finn_dev_root/synth_out_of_context_mh3_f6iz/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_methodology_drc_routed.rpt.
[2025-10-27 21:50:59,415] report_methodology completed successfully
[2025-10-27 21:50:59,415] INFO: [runtcl-4] Executing : report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
[2025-10-27 21:50:59,415] Command: report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
[2025-10-27 21:50:59,415] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-10-27 21:50:59,415] Running Vector-less Activity Propagation...
[2025-10-27 21:50:59,415] 
[2025-10-27 21:50:59,415] Finished Running Vector-less Activity Propagation
[2025-10-27 21:50:59,415] 125 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-10-27 21:50:59,415] report_power completed successfully
[2025-10-27 21:50:59,415] INFO: [runtcl-4] Executing : report_route_status -file finn_design_wrapper_route_status.rpt -pb finn_design_wrapper_route_status.pb
[2025-10-27 21:50:59,415] INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file finn_design_wrapper_timing_summary_routed.rpt -pb finn_design_wrapper_timing_summary_routed.pb -rpx finn_design_wrapper_timing_summary_routed.rpx -warn_on_violation
[2025-10-27 21:50:59,415] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
[2025-10-27 21:50:59,415] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2025-10-27 21:50:59,415] INFO: [runtcl-4] Executing : report_incremental_reuse -file finn_design_wrapper_incremental_reuse_routed.rpt
[2025-10-27 21:50:59,415] INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
[2025-10-27 21:50:59,415] INFO: [runtcl-4] Executing : report_clock_utilization -file finn_design_wrapper_clock_utilization_routed.rpt
[2025-10-27 21:50:59,415] INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file finn_design_wrapper_bus_skew_routed.rpt -pb finn_design_wrapper_bus_skew_routed.pb -rpx finn_design_wrapper_bus_skew_routed.rpx
[2025-10-27 21:50:59,415] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
[2025-10-27 21:50:59,415] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2025-10-27 21:50:59,415] INFO: [Common 17-206] Exiting Vivado at Mon Oct 27 21:50:38 2025...
[2025-10-27 21:50:59,415] [Mon Oct 27 21:50:43 2025] impl_1 finished
[2025-10-27 21:50:59,415] wait_on_runs: Time (s): cpu = 00:01:01 ; elapsed = 00:02:30 . Memory (MB): peak = 2028.500 ; gain = 0.000 ; free physical = 11206 ; free virtual = 28606
[2025-10-27 21:50:59,415] # open_run impl_1
[2025-10-27 21:50:59,415] INFO: [Device 21-403] Loading part xc7z020clg400-1
[2025-10-27 21:50:59,415] Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2371.094 ; gain = 0.000 ; free physical = 10883 ; free virtual = 28284
[2025-10-27 21:50:59,415] INFO: [Netlist 29-17] Analyzing 543 Unisim elements for replacement
[2025-10-27 21:50:59,415] INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
[2025-10-27 21:50:59,415] INFO: [Project 1-479] Netlist was created with Vivado 2022.2
[2025-10-27 21:50:59,415] INFO: [Project 1-570] Preparing netlist for logic optimization
[2025-10-27 21:50:59,415] INFO: [Timing 38-478] Restoring timing data from binary archive.
[2025-10-27 21:50:59,415] INFO: [Timing 38-479] Binary timing data restore complete.
[2025-10-27 21:50:59,415] INFO: [Project 1-856] Restoring constraints from binary archive.
[2025-10-27 21:50:59,415] INFO: [Project 1-853] Binary constraint restore complete.
[2025-10-27 21:50:59,415] Reading XDEF placement.
[2025-10-27 21:50:59,415] Reading placer database...
[2025-10-27 21:50:59,415] Reading XDEF routing.
[2025-10-27 21:50:59,415] Read XDEF Files: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3060.164 ; gain = 10.938 ; free physical = 10290 ; free virtual = 27691
[2025-10-27 21:50:59,415] Restored from archive | CPU: 0.860000 secs | Memory: 22.426720 MB |
[2025-10-27 21:50:59,415] Finished XDEF File Restore: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3060.164 ; gain = 10.938 ; free physical = 10290 ; free virtual = 27691
[2025-10-27 21:50:59,416] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3060.164 ; gain = 0.000 ; free physical = 10290 ; free virtual = 27691
[2025-10-27 21:50:59,416] INFO: [Project 1-111] Unisim Transformation Summary:
[2025-10-27 21:50:59,416]   A total of 2 instances were transformed.
[2025-10-27 21:50:59,416]   RAM64X1S => RAM64X1S (RAMS64E): 2 instances
[2025-10-27 21:50:59,416] 
[2025-10-27 21:50:59,416] open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3060.164 ; gain = 1031.664 ; free physical = 10290 ; free virtual = 27691
[2025-10-27 21:50:59,416] # report_utilization
[2025-10-27 21:50:59,416] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-10-27 21:50:59,416] ------------------------------------------------------------------------------------
[2025-10-27 21:50:59,416] | Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-10-27 21:50:59,416] | Date         : Mon Oct 27 21:50:52 2025
[2025-10-27 21:50:59,416] | Host         : finn_dev_root running 64-bit Ubuntu 22.04.1 LTS
[2025-10-27 21:50:59,416] | Command      : report_utilization
[2025-10-27 21:50:59,416] | Design       : finn_design_wrapper
[2025-10-27 21:50:59,416] | Device       : xc7z020clg400-1
[2025-10-27 21:50:59,416] | Speed File   : -1
[2025-10-27 21:50:59,416] | Design State : Routed
[2025-10-27 21:50:59,416] ------------------------------------------------------------------------------------
[2025-10-27 21:50:59,416] 
[2025-10-27 21:50:59,416] Utilization Design Information
[2025-10-27 21:50:59,416] 
[2025-10-27 21:50:59,416] Table of Contents
[2025-10-27 21:50:59,416] -----------------
[2025-10-27 21:50:59,416] 1. Slice Logic
[2025-10-27 21:50:59,416] 1.1 Summary of Registers by Type
[2025-10-27 21:50:59,416] 2. Slice Logic Distribution
[2025-10-27 21:50:59,416] 3. Memory
[2025-10-27 21:50:59,416] 4. DSP
[2025-10-27 21:50:59,416] 5. IO and GT Specific
[2025-10-27 21:50:59,416] 6. Clocking
[2025-10-27 21:50:59,416] 7. Specific Feature
[2025-10-27 21:50:59,416] 8. Primitives
[2025-10-27 21:50:59,416] 9. Black Boxes
[2025-10-27 21:50:59,416] 10. Instantiated Netlists
[2025-10-27 21:50:59,416] 
[2025-10-27 21:50:59,416] 1. Slice Logic
[2025-10-27 21:50:59,416] --------------
[2025-10-27 21:50:59,416] 
[2025-10-27 21:50:59,416] +----------------------------+------+-------+------------+-----------+-------+
[2025-10-27 21:50:59,416] |          Site Type         | Used | Fixed | Prohibited | Available | Util% |
[2025-10-27 21:50:59,416] +----------------------------+------+-------+------------+-----------+-------+
[2025-10-27 21:50:59,416] | Slice LUTs                 | 6575 |     0 |          0 |     53200 | 12.36 |
[2025-10-27 21:50:59,416] |   LUT as Logic             | 6533 |     0 |          0 |     53200 | 12.28 |
[2025-10-27 21:50:59,416] |   LUT as Memory            |   42 |     0 |          0 |     17400 |  0.24 |
[2025-10-27 21:50:59,416] |     LUT as Distributed RAM |    2 |     0 |            |           |       |
[2025-10-27 21:50:59,416] |     LUT as Shift Register  |   40 |     0 |            |           |       |
[2025-10-27 21:50:59,416] | Slice Registers            | 7739 |     0 |          0 |    106400 |  7.27 |
[2025-10-27 21:50:59,416] |   Register as Flip Flop    | 7739 |     0 |          0 |    106400 |  7.27 |
[2025-10-27 21:50:59,416] |   Register as Latch        |    0 |     0 |          0 |    106400 |  0.00 |
[2025-10-27 21:50:59,416] | F7 Muxes                   |   80 |     0 |          0 |     26600 |  0.30 |
[2025-10-27 21:50:59,416] | F8 Muxes                   |   20 |     0 |          0 |     13300 |  0.15 |
[2025-10-27 21:50:59,416] +----------------------------+------+-------+------------+-----------+-------+
[2025-10-27 21:50:59,416] * Warning! LUT value is adjusted to account for LUT combining.
[2025-10-27 21:50:59,416] 
[2025-10-27 21:50:59,416] 
[2025-10-27 21:50:59,416] 1.1 Summary of Registers by Type
[2025-10-27 21:50:59,416] --------------------------------
[2025-10-27 21:50:59,416] 
[2025-10-27 21:50:59,416] +-------+--------------+-------------+--------------+
[2025-10-27 21:50:59,416] | Total | Clock Enable | Synchronous | Asynchronous |
[2025-10-27 21:50:59,416] +-------+--------------+-------------+--------------+
[2025-10-27 21:50:59,416] | 0     |            _ |           - |            - |
[2025-10-27 21:50:59,416] | 0     |            _ |           - |          Set |
[2025-10-27 21:50:59,416] | 0     |            _ |           - |        Reset |
[2025-10-27 21:50:59,416] | 0     |            _ |         Set |            - |
[2025-10-27 21:50:59,416] | 0     |            _ |       Reset |            - |
[2025-10-27 21:50:59,416] | 0     |          Yes |           - |            - |
[2025-10-27 21:50:59,416] | 0     |          Yes |           - |          Set |
[2025-10-27 21:50:59,416] | 19    |          Yes |           - |        Reset |
[2025-10-27 21:50:59,416] | 22    |          Yes |         Set |            - |
[2025-10-27 21:50:59,416] | 7698  |          Yes |       Reset |            - |
[2025-10-27 21:50:59,416] +-------+--------------+-------------+--------------+
[2025-10-27 21:50:59,416] 
[2025-10-27 21:50:59,416] 
[2025-10-27 21:50:59,416] 2. Slice Logic Distribution
[2025-10-27 21:50:59,416] ---------------------------
[2025-10-27 21:50:59,416] 
[2025-10-27 21:50:59,416] +--------------------------------------------+------+-------+------------+-----------+-------+
[2025-10-27 21:50:59,416] |                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
[2025-10-27 21:50:59,416] +--------------------------------------------+------+-------+------------+-----------+-------+
[2025-10-27 21:50:59,416] | Slice                                      | 3222 |     0 |          0 |     13300 | 24.23 |
[2025-10-27 21:50:59,416] |   SLICEL                                   | 2201 |     0 |            |           |       |
[2025-10-27 21:50:59,416] |   SLICEM                                   | 1021 |     0 |            |           |       |
[2025-10-27 21:50:59,416] | LUT as Logic                               | 6533 |     0 |          0 |     53200 | 12.28 |
[2025-10-27 21:50:59,416] |   using O5 output only                     |    0 |       |            |           |       |
[2025-10-27 21:50:59,416] |   using O6 output only                     | 4869 |       |            |           |       |
[2025-10-27 21:50:59,416] |   using O5 and O6                          | 1664 |       |            |           |       |
[2025-10-27 21:50:59,416] | LUT as Memory                              |   42 |     0 |          0 |     17400 |  0.24 |
[2025-10-27 21:50:59,416] |   LUT as Distributed RAM                   |    2 |     0 |            |           |       |
[2025-10-27 21:50:59,416] |     using O5 output only                   |    0 |       |            |           |       |
[2025-10-27 21:50:59,416] |     using O6 output only                   |    2 |       |            |           |       |
[2025-10-27 21:50:59,416] |     using O5 and O6                        |    0 |       |            |           |       |
[2025-10-27 21:50:59,416] |   LUT as Shift Register                    |   40 |     0 |            |           |       |
[2025-10-27 21:50:59,416] |     using O5 output only                   |    0 |       |            |           |       |
[2025-10-27 21:50:59,416] |     using O6 output only                   |   40 |       |            |           |       |
[2025-10-27 21:50:59,416] |     using O5 and O6                        |    0 |       |            |           |       |
[2025-10-27 21:50:59,416] | Slice Registers                            | 7739 |     0 |          0 |    106400 |  7.27 |
[2025-10-27 21:50:59,416] |   Register driven from within the Slice    | 2448 |       |            |           |       |
[2025-10-27 21:50:59,416] |   Register driven from outside the Slice   | 5291 |       |            |           |       |
[2025-10-27 21:50:59,416] |     LUT in front of the register is unused | 3381 |       |            |           |       |
[2025-10-27 21:50:59,416] |     LUT in front of the register is used   | 1910 |       |            |           |       |
[2025-10-27 21:50:59,416] | Unique Control Sets                        |   82 |       |          0 |     13300 |  0.62 |
[2025-10-27 21:50:59,416] +--------------------------------------------+------+-------+------------+-----------+-------+
[2025-10-27 21:50:59,416] * * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.
[2025-10-27 21:50:59,416] 
[2025-10-27 21:50:59,416] 
[2025-10-27 21:50:59,416] 3. Memory
[2025-10-27 21:50:59,416] ---------
[2025-10-27 21:50:59,416] 
[2025-10-27 21:50:59,416] +-------------------+------+-------+------------+-----------+-------+
[2025-10-27 21:50:59,416] |     Site Type     | Used | Fixed | Prohibited | Available | Util% |
[2025-10-27 21:50:59,416] +-------------------+------+-------+------------+-----------+-------+
[2025-10-27 21:50:59,416] | Block RAM Tile    |   22 |     0 |          0 |       140 | 15.71 |
[2025-10-27 21:50:59,416] |   RAMB36/FIFO*    |   22 |     0 |          0 |       140 | 15.71 |
[2025-10-27 21:50:59,416] |     RAMB36E1 only |   22 |       |            |           |       |
[2025-10-27 21:50:59,416] |   RAMB18          |    0 |     0 |          0 |       280 |  0.00 |
[2025-10-27 21:50:59,416] +-------------------+------+-------+------------+-----------+-------+
[2025-10-27 21:50:59,416] * Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
[2025-10-27 21:50:59,416] 
[2025-10-27 21:50:59,416] 
[2025-10-27 21:50:59,416] 4. DSP
[2025-10-27 21:50:59,416] ------
[2025-10-27 21:50:59,416] 
[2025-10-27 21:50:59,416] +----------------+------+-------+------------+-----------+-------+
[2025-10-27 21:50:59,416] |    Site Type   | Used | Fixed | Prohibited | Available | Util% |
[2025-10-27 21:50:59,416] +----------------+------+-------+------------+-----------+-------+
[2025-10-27 21:50:59,416] | DSPs           |  129 |     0 |          0 |       220 | 58.64 |
[2025-10-27 21:50:59,416] |   DSP48E1 only |  129 |       |            |           |       |
[2025-10-27 21:50:59,416] +----------------+------+-------+------------+-----------+-------+
[2025-10-27 21:50:59,416] 
[2025-10-27 21:50:59,416] 
[2025-10-27 21:50:59,416] 5. IO and GT Specific
[2025-10-27 21:50:59,416] ---------------------
[2025-10-27 21:50:59,416] 
[2025-10-27 21:50:59,417] +-----------------------------+------+-------+------------+-----------+-------+
[2025-10-27 21:50:59,417] |          Site Type          | Used | Fixed | Prohibited | Available | Util% |
[2025-10-27 21:50:59,417] +-----------------------------+------+-------+------------+-----------+-------+
[2025-10-27 21:50:59,417] | Bonded IOB                  |    0 |     0 |          0 |       125 |  0.00 |
[2025-10-27 21:50:59,417] | Bonded IPADs                |    0 |     0 |          0 |         2 |  0.00 |
[2025-10-27 21:50:59,417] | Bonded IOPADs               |    0 |     0 |          0 |       130 |  0.00 |
[2025-10-27 21:50:59,417] | PHY_CONTROL                 |    0 |     0 |          0 |         4 |  0.00 |
[2025-10-27 21:50:59,417] | PHASER_REF                  |    0 |     0 |          0 |         4 |  0.00 |
[2025-10-27 21:50:59,417] | OUT_FIFO                    |    0 |     0 |          0 |        16 |  0.00 |
[2025-10-27 21:50:59,417] | IN_FIFO                     |    0 |     0 |          0 |        16 |  0.00 |
[2025-10-27 21:50:59,417] | IDELAYCTRL                  |    0 |     0 |          0 |         4 |  0.00 |
[2025-10-27 21:50:59,417] | IBUFDS                      |    0 |     0 |          0 |       121 |  0.00 |
[2025-10-27 21:50:59,417] | PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        16 |  0.00 |
[2025-10-27 21:50:59,417] | PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        16 |  0.00 |
[2025-10-27 21:50:59,417] | IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       200 |  0.00 |
[2025-10-27 21:50:59,417] | ILOGIC                      |    0 |     0 |          0 |       125 |  0.00 |
[2025-10-27 21:50:59,417] | OLOGIC                      |    0 |     0 |          0 |       125 |  0.00 |
[2025-10-27 21:50:59,417] +-----------------------------+------+-------+------------+-----------+-------+
[2025-10-27 21:50:59,417] 
[2025-10-27 21:50:59,417] 
[2025-10-27 21:50:59,417] 6. Clocking
[2025-10-27 21:50:59,417] -----------
[2025-10-27 21:50:59,417] 
[2025-10-27 21:50:59,417] +------------+------+-------+------------+-----------+-------+
[2025-10-27 21:50:59,417] |  Site Type | Used | Fixed | Prohibited | Available | Util% |
[2025-10-27 21:50:59,417] +------------+------+-------+------------+-----------+-------+
[2025-10-27 21:50:59,417] | BUFGCTRL   |    0 |     0 |          0 |        32 |  0.00 |
[2025-10-27 21:50:59,417] | BUFIO      |    0 |     0 |          0 |        16 |  0.00 |
[2025-10-27 21:50:59,417] | MMCME2_ADV |    0 |     0 |          0 |         4 |  0.00 |
[2025-10-27 21:50:59,417] | PLLE2_ADV  |    0 |     0 |          0 |         4 |  0.00 |
[2025-10-27 21:50:59,417] | BUFMRCE    |    0 |     0 |          0 |         8 |  0.00 |
[2025-10-27 21:50:59,417] | BUFHCE     |    0 |     0 |          0 |        72 |  0.00 |
[2025-10-27 21:50:59,417] | BUFR       |    0 |     0 |          0 |        16 |  0.00 |
[2025-10-27 21:50:59,417] +------------+------+-------+------------+-----------+-------+
[2025-10-27 21:50:59,417] 
[2025-10-27 21:50:59,417] 
[2025-10-27 21:50:59,417] 7. Specific Feature
[2025-10-27 21:50:59,417] -------------------
[2025-10-27 21:50:59,417] 
[2025-10-27 21:50:59,417] +-------------+------+-------+------------+-----------+-------+
[2025-10-27 21:50:59,417] |  Site Type  | Used | Fixed | Prohibited | Available | Util% |
[2025-10-27 21:50:59,417] +-------------+------+-------+------------+-----------+-------+
[2025-10-27 21:50:59,417] | BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
[2025-10-27 21:50:59,417] | CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
[2025-10-27 21:50:59,417] | DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
[2025-10-27 21:50:59,417] | EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
[2025-10-27 21:50:59,417] | FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
[2025-10-27 21:50:59,417] | ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
[2025-10-27 21:50:59,417] | STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
[2025-10-27 21:50:59,417] | XADC        |    0 |     0 |          0 |         1 |  0.00 |
[2025-10-27 21:50:59,417] +-------------+------+-------+------------+-----------+-------+
[2025-10-27 21:50:59,417] 
[2025-10-27 21:50:59,417] 
[2025-10-27 21:50:59,417] 8. Primitives
[2025-10-27 21:50:59,417] -------------
[2025-10-27 21:50:59,417] 
[2025-10-27 21:50:59,417] +----------+------+---------------------+
[2025-10-27 21:50:59,417] | Ref Name | Used | Functional Category |
[2025-10-27 21:50:59,417] +----------+------+---------------------+
[2025-10-27 21:50:59,417] | FDRE     | 7698 |        Flop & Latch |
[2025-10-27 21:50:59,417] | LUT3     | 2640 |                 LUT |
[2025-10-27 21:50:59,417] | LUT6     | 2601 |                 LUT |
[2025-10-27 21:50:59,417] | LUT5     | 1901 |                 LUT |
[2025-10-27 21:50:59,417] | LUT4     |  843 |                 LUT |
[2025-10-27 21:50:59,417] | CARRY4   |  290 |          CarryLogic |
[2025-10-27 21:50:59,417] | LUT2     |  164 |                 LUT |
[2025-10-27 21:50:59,417] | DSP48E1  |  129 |    Block Arithmetic |
[2025-10-27 21:50:59,417] | MUXF7    |   80 |               MuxFx |
[2025-10-27 21:50:59,417] | LUT1     |   48 |                 LUT |
[2025-10-27 21:50:59,417] | SRLC32E  |   40 |  Distributed Memory |
[2025-10-27 21:50:59,417] | RAMB36E1 |   22 |        Block Memory |
[2025-10-27 21:50:59,417] | FDSE     |   22 |        Flop & Latch |
[2025-10-27 21:50:59,417] | MUXF8    |   20 |               MuxFx |
[2025-10-27 21:50:59,417] | FDCE     |   19 |        Flop & Latch |
[2025-10-27 21:50:59,417] | RAMS64E  |    2 |  Distributed Memory |
[2025-10-27 21:50:59,417] +----------+------+---------------------+
[2025-10-27 21:50:59,417] 
[2025-10-27 21:50:59,417] 
[2025-10-27 21:50:59,417] 9. Black Boxes
[2025-10-27 21:50:59,417] --------------
[2025-10-27 21:50:59,417] 
[2025-10-27 21:50:59,417] +----------+------+
[2025-10-27 21:50:59,417] | Ref Name | Used |
[2025-10-27 21:50:59,417] +----------+------+
[2025-10-27 21:50:59,417] 
[2025-10-27 21:50:59,417] 
[2025-10-27 21:50:59,417] 10. Instantiated Netlists
[2025-10-27 21:50:59,417] -------------------------
[2025-10-27 21:50:59,417] 
[2025-10-27 21:50:59,417] +----------+------+
[2025-10-27 21:50:59,417] | Ref Name | Used |
[2025-10-27 21:50:59,417] +----------+------+
[2025-10-27 21:50:59,417] 
[2025-10-27 21:50:59,417] 
[2025-10-27 21:50:59,417] # report_timing
[2025-10-27 21:50:59,417] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
[2025-10-27 21:50:59,417] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2025-10-27 21:50:59,417] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-10-27 21:50:59,417] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-10-27 21:50:59,417] INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
[2025-10-27 21:50:59,417] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-10-27 21:50:59,417] ------------------------------------------------------------------------------------
[2025-10-27 21:50:59,417] | Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-10-27 21:50:59,417] | Date         : Mon Oct 27 21:50:53 2025
[2025-10-27 21:50:59,417] | Host         : finn_dev_root running 64-bit Ubuntu 22.04.1 LTS
[2025-10-27 21:50:59,417] | Command      : report_timing
[2025-10-27 21:50:59,417] | Design       : finn_design_wrapper
[2025-10-27 21:50:59,417] | Device       : 7z020-clg400
[2025-10-27 21:50:59,417] | Speed File   : -1  PRODUCTION 1.12 2019-11-22
[2025-10-27 21:50:59,417] ------------------------------------------------------------------------------------
[2025-10-27 21:50:59,417] 
[2025-10-27 21:50:59,417] Timing Report
[2025-10-27 21:50:59,417] 
[2025-10-27 21:50:59,417] Slack (MET) :             0.188ns  (required time - arrival time)
[2025-10-27 21:50:59,417]   Source:                 finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_ln840_153_reg_31633_reg[2]/C
[2025-10-27 21:50:59,417]                             (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
[2025-10-27 21:50:59,417]   Destination:            finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768_reg[8]/D
[2025-10-27 21:50:59,417]                             (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
[2025-10-27 21:50:59,417]   Path Group:             ap_clk
[2025-10-27 21:50:59,417]   Path Type:              Setup (Max at Slow Process Corner)
[2025-10-27 21:50:59,418]   Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
[2025-10-27 21:50:59,418]   Data Path Delay:        9.540ns  (logic 3.660ns (38.364%)  route 5.880ns (61.636%))
[2025-10-27 21:50:59,418]   Logic Levels:           12  (CARRY4=4 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
[2025-10-27 21:50:59,418]   Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
[2025-10-27 21:50:59,418]     Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 )
[2025-10-27 21:50:59,418]     Source Clock Delay      (SCD):    0.973ns
[2025-10-27 21:50:59,418]     Clock Pessimism Removal (CPR):    0.000ns
[2025-10-27 21:50:59,418]   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
[2025-10-27 21:50:59,418]     Total System Jitter     (TSJ):    0.071ns
[2025-10-27 21:50:59,418]     Total Input Jitter      (TIJ):    0.000ns
[2025-10-27 21:50:59,418]     Discrete Jitter          (DJ):    0.000ns
[2025-10-27 21:50:59,418]     Phase Error              (PE):    0.000ns
[2025-10-27 21:50:59,418] 
[2025-10-27 21:50:59,418]     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
[2025-10-27 21:50:59,418]   -------------------------------------------------------------------    -------------------
[2025-10-27 21:50:59,418]                          (clock ap_clk rise edge)     0.000     0.000 r
[2025-10-27 21:50:59,418]                                                       0.000     0.000 r  ap_clk (IN)
[2025-10-27 21:50:59,418]                          net (fo=7953, unset)         0.973     0.973    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
[2025-10-27 21:50:59,418]     SLICE_X25Y48         FDRE                                         r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_ln840_153_reg_31633_reg[2]/C
[2025-10-27 21:50:59,418]   -------------------------------------------------------------------    -------------------
[2025-10-27 21:50:59,418]     SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_ln840_153_reg_31633_reg[2]/Q
[2025-10-27 21:50:59,418]                          net (fo=2, routed)           0.812     2.241    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/add_ln840_153_reg_31633[2]
[2025-10-27 21:50:59,418]     SLICE_X27Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.365 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[8]_i_56/O
[2025-10-27 21:50:59,418]                          net (fo=2, routed)           0.410     2.776    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[8]_i_56_n_3
[2025-10-27 21:50:59,418]     SLICE_X29Y49         LUT3 (Prop_lut3_I0_O)        0.117     2.893 f  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[8]_i_45/O
[2025-10-27 21:50:59,418]                          net (fo=2, routed)           0.590     3.483    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[8]_i_45_n_3
[2025-10-27 21:50:59,418]     SLICE_X24Y49         LUT5 (Prop_lut5_I3_O)        0.332     3.815 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[8]_i_31/O
[2025-10-27 21:50:59,418]                          net (fo=3, routed)           0.512     4.327    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[8]_i_31_n_3
[2025-10-27 21:50:59,418]     SLICE_X25Y49         LUT3 (Prop_lut3_I2_O)        0.153     4.480 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[8]_i_12/O
[2025-10-27 21:50:59,418]                          net (fo=2, routed)           0.654     5.133    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln840_110_fu_27042_p1[4]
[2025-10-27 21:50:59,418]     SLICE_X27Y48         LUT4 (Prop_lut4_I0_O)        0.327     5.460 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[8]_i_14/O
[2025-10-27 21:50:59,418]                          net (fo=1, routed)           0.000     5.460    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[8]_i_14_n_3
[2025-10-27 21:50:59,418]     SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_O[0])
[2025-10-27 21:50:59,418]                                                       0.247     5.707 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768_reg[8]_i_4/O[0]
[2025-10-27 21:50:59,418]                          net (fo=4, routed)           1.040     6.747    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln840_111_fu_27052_p1[4]
[2025-10-27 21:50:59,418]     SLICE_X35Y48         LUT5 (Prop_lut5_I0_O)        0.299     7.046 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[8]_i_5/O
[2025-10-27 21:50:59,418]                          net (fo=1, routed)           0.613     7.660    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[8]_i_5_n_3
[2025-10-27 21:50:59,418]     SLICE_X34Y48         CARRY4 (Prop_carry4_DI[1]_O[2])
[2025-10-27 21:50:59,418]                                                       0.547     8.207 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768_reg[8]_i_3/O[2]
[2025-10-27 21:50:59,418]                          net (fo=4, routed)           0.631     8.837    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768_reg[8]_i_3_n_8
[2025-10-27 21:50:59,418]     SLICE_X36Y48         LUT3 (Prop_lut3_I0_O)        0.301     9.138 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[7]_i_13/O
[2025-10-27 21:50:59,418]                          net (fo=1, routed)           0.291     9.429    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[7]_i_13_n_3
[2025-10-27 21:50:59,418]     SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.124     9.553 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[7]_i_7/O
[2025-10-27 21:50:59,418]                          net (fo=1, routed)           0.000     9.553    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768[7]_i_7_n_3
[2025-10-27 21:50:59,418]     SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
[2025-10-27 21:50:59,418]                                                       0.398     9.951 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768_reg[7]_i_1/CO[3]
[2025-10-27 21:50:59,418]                          net (fo=1, routed)           0.000     9.951    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768_reg[7]_i_1_n_3
[2025-10-27 21:50:59,418]     SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[0])
[2025-10-27 21:50:59,418]                                                       0.235    10.186 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768_reg[8]_i_1/O[0]
[2025-10-27 21:50:59,418]                          net (fo=2, routed)           0.327    10.513    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_35_fu_27056_p2[8]
[2025-10-27 21:50:59,418]     SLICE_X38Y49         FDRE                                         r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768_reg[8]/D
[2025-10-27 21:50:59,418]   -------------------------------------------------------------------    -------------------
[2025-10-27 21:50:59,418] 
[2025-10-27 21:50:59,418]                          (clock ap_clk rise edge)    10.000    10.000 r
[2025-10-27 21:50:59,418]                                                       0.000    10.000 r  ap_clk (IN)
[2025-10-27 21:50:59,418]                          net (fo=7953, unset)         0.924    10.924    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
[2025-10-27 21:50:59,418]     SLICE_X38Y49         FDRE                                         r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768_reg[8]/C
[2025-10-27 21:50:59,418]                          clock pessimism              0.000    10.924
[2025-10-27 21:50:59,418]                          clock uncertainty           -0.035    10.889
[2025-10-27 21:50:59,418]     SLICE_X38Y49         FDRE (Setup_fdre_C_D)       -0.188    10.701    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_3_fu_2768_reg[8]
[2025-10-27 21:50:59,418]   -------------------------------------------------------------------
[2025-10-27 21:50:59,418]                          required time                         10.701
[2025-10-27 21:50:59,418]                          arrival time                         -10.513
[2025-10-27 21:50:59,418]   -------------------------------------------------------------------
[2025-10-27 21:50:59,418]                          slack                                  0.188
[2025-10-27 21:50:59,418] 
[2025-10-27 21:50:59,418] 
[2025-10-27 21:50:59,418] 
[2025-10-27 21:50:59,418] 
[2025-10-27 21:50:59,418] # report_power
[2025-10-27 21:50:59,418] Command: report_power
[2025-10-27 21:50:59,418] Running Vector-less Activity Propagation...
[2025-10-27 21:50:59,418] 
[2025-10-27 21:50:59,418] Finished Running Vector-less Activity Propagation
[2025-10-27 21:50:59,418] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-10-27 21:50:59,418] ----------------------------------------------------------------------------------------
[2025-10-27 21:50:59,418] | Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-10-27 21:50:59,418] | Date             : Mon Oct 27 21:50:54 2025
[2025-10-27 21:50:59,418] | Host             : finn_dev_root running 64-bit Ubuntu 22.04.1 LTS
[2025-10-27 21:50:59,418] | Command          : report_power
[2025-10-27 21:50:59,418] | Design           : finn_design_wrapper
[2025-10-27 21:50:59,418] | Device           : xc7z020clg400-1
[2025-10-27 21:50:59,418] | Design State     : routed
[2025-10-27 21:50:59,418] | Grade            : commercial
[2025-10-27 21:50:59,418] | Process          : typical
[2025-10-27 21:50:59,418] | Characterization : Production
[2025-10-27 21:50:59,418] ----------------------------------------------------------------------------------------
[2025-10-27 21:50:59,418] 
[2025-10-27 21:50:59,418] Power Report
[2025-10-27 21:50:59,418] 
[2025-10-27 21:50:59,418] Table of Contents
[2025-10-27 21:50:59,418] -----------------
[2025-10-27 21:50:59,418] 1. Summary
[2025-10-27 21:50:59,418] 1.1 On-Chip Components
[2025-10-27 21:50:59,418] 1.2 Power Supply Summary
[2025-10-27 21:50:59,418] 1.3 Confidence Level
[2025-10-27 21:50:59,418] 2. Settings
[2025-10-27 21:50:59,418] 2.1 Environment
[2025-10-27 21:50:59,418] 2.2 Clock Constraints
[2025-10-27 21:50:59,418] 3. Detailed Reports
[2025-10-27 21:50:59,418] 3.1 By Hierarchy
[2025-10-27 21:50:59,418] 
[2025-10-27 21:50:59,418] 1. Summary
[2025-10-27 21:50:59,418] ----------
[2025-10-27 21:50:59,418] 
[2025-10-27 21:50:59,418] +--------------------------+--------------+
[2025-10-27 21:50:59,418] | Total On-Chip Power (W)  | 0.423        |
[2025-10-27 21:50:59,418] | Design Power Budget (W)  | Unspecified* |
[2025-10-27 21:50:59,418] | Power Budget Margin (W)  | NA           |
[2025-10-27 21:50:59,418] | Dynamic (W)              | 0.314        |
[2025-10-27 21:50:59,418] | Device Static (W)        | 0.109        |
[2025-10-27 21:50:59,418] | Effective TJA (C/W)      | 11.5         |
[2025-10-27 21:50:59,418] | Max Ambient (C)          | 80.1         |
[2025-10-27 21:50:59,418] | Junction Temperature (C) | 29.9         |
[2025-10-27 21:50:59,418] | Confidence Level         | Medium       |
[2025-10-27 21:50:59,418] | Setting File             | ---          |
[2025-10-27 21:50:59,418] | Simulation Activity File | ---          |
[2025-10-27 21:50:59,418] | Design Nets Matched      | NA           |
[2025-10-27 21:50:59,418] +--------------------------+--------------+
[2025-10-27 21:50:59,418] * Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>
[2025-10-27 21:50:59,419] 
[2025-10-27 21:50:59,419] 
[2025-10-27 21:50:59,419] 1.1 On-Chip Components
[2025-10-27 21:50:59,419] ----------------------
[2025-10-27 21:50:59,419] 
[2025-10-27 21:50:59,419] +--------------------------+-----------+----------+-----------+-----------------+
[2025-10-27 21:50:59,419] | On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
[2025-10-27 21:50:59,419] +--------------------------+-----------+----------+-----------+-----------------+
[2025-10-27 21:50:59,419] | Clocks                   |     0.027 |        3 |       --- |             --- |
[2025-10-27 21:50:59,419] | Slice Logic              |     0.082 |    16895 |       --- |             --- |
[2025-10-27 21:50:59,419] |   LUT as Logic           |     0.078 |     6533 |     53200 |           12.28 |
[2025-10-27 21:50:59,419] |   Register               |     0.002 |     7739 |    106400 |            7.27 |
[2025-10-27 21:50:59,419] |   CARRY4                 |     0.001 |      290 |     13300 |            2.18 |
[2025-10-27 21:50:59,419] |   F7/F8 Muxes            |    <0.001 |      100 |     53200 |            0.19 |
[2025-10-27 21:50:59,419] |   LUT as Shift Register  |    <0.001 |       40 |     17400 |            0.23 |
[2025-10-27 21:50:59,419] |   Others                 |     0.000 |      527 |       --- |             --- |
[2025-10-27 21:50:59,419] |   LUT as Distributed RAM |     0.000 |        2 |     17400 |            0.01 |
[2025-10-27 21:50:59,419] | Signals                  |     0.105 |    15768 |       --- |             --- |
[2025-10-27 21:50:59,419] | Block RAM                |     0.065 |       22 |       140 |           15.71 |
[2025-10-27 21:50:59,419] | DSPs                     |     0.036 |      129 |       220 |           58.64 |
[2025-10-27 21:50:59,419] | Static Power             |     0.109 |          |           |                 |
[2025-10-27 21:50:59,419] | Total                    |     0.423 |          |           |                 |
[2025-10-27 21:50:59,419] +--------------------------+-----------+----------+-----------+-----------------+
[2025-10-27 21:50:59,419] 
[2025-10-27 21:50:59,419] 
[2025-10-27 21:50:59,419] 1.2 Power Supply Summary
[2025-10-27 21:50:59,419] ------------------------
[2025-10-27 21:50:59,419] 
[2025-10-27 21:50:59,419] +-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-10-27 21:50:59,419] | Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
[2025-10-27 21:50:59,419] +-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-10-27 21:50:59,419] | Vccint    |       1.000 |     0.318 |       0.309 |      0.009 |       NA    | Unspecified | NA         |
[2025-10-27 21:50:59,419] | Vccaux    |       1.800 |     0.011 |       0.000 |      0.011 |       NA    | Unspecified | NA         |
[2025-10-27 21:50:59,419] | Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-27 21:50:59,419] | Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-27 21:50:59,419] | Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-27 21:50:59,419] | Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-27 21:50:59,419] | Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-27 21:50:59,419] | Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-27 21:50:59,419] | Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-27 21:50:59,419] | Vccbram   |       1.000 |     0.006 |       0.005 |      0.001 |       NA    | Unspecified | NA         |
[2025-10-27 21:50:59,419] | MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-27 21:50:59,419] | MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-27 21:50:59,419] | MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-27 21:50:59,419] | Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
[2025-10-27 21:50:59,419] | Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
[2025-10-27 21:50:59,419] | Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
[2025-10-27 21:50:59,419] | Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-27 21:50:59,419] | Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-27 21:50:59,419] | Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-10-27 21:50:59,419] | Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
[2025-10-27 21:50:59,419] +-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-10-27 21:50:59,419] 
[2025-10-27 21:50:59,419] 
[2025-10-27 21:50:59,419] 1.3 Confidence Level
[2025-10-27 21:50:59,419] --------------------
[2025-10-27 21:50:59,419] 
[2025-10-27 21:50:59,419] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-10-27 21:50:59,419] | User Input Data             | Confidence | Details                                        | Action                                                                                                     |
[2025-10-27 21:50:59,419] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-10-27 21:50:59,419] | Design implementation state | High       | Design is routed                               |                                                                                                            |
[2025-10-27 21:50:59,419] | Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
[2025-10-27 21:50:59,419] | I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
[2025-10-27 21:50:59,419] | Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
[2025-10-27 21:50:59,419] | Device models               | High       | Device models are Production                   |                                                                                                            |
[2025-10-27 21:50:59,419] |                             |            |                                                |                                                                                                            |
[2025-10-27 21:50:59,419] | Overall confidence level    | Medium     |                                                |                                                                                                            |
[2025-10-27 21:50:59,419] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-10-27 21:50:59,419] 
[2025-10-27 21:50:59,419] 
[2025-10-27 21:50:59,419] 2. Settings
[2025-10-27 21:50:59,419] -----------
[2025-10-27 21:50:59,419] 
[2025-10-27 21:50:59,419] 2.1 Environment
[2025-10-27 21:50:59,419] ---------------
[2025-10-27 21:50:59,419] 
[2025-10-27 21:50:59,419] +-----------------------+------------------------+
[2025-10-27 21:50:59,419] | Ambient Temp (C)      | 25.0                   |
[2025-10-27 21:50:59,419] | ThetaJA (C/W)         | 11.5                   |
[2025-10-27 21:50:59,419] | Airflow (LFM)         | 250                    |
[2025-10-27 21:50:59,419] | Heat Sink             | none                   |
[2025-10-27 21:50:59,419] | ThetaSA (C/W)         | 0.0                    |
[2025-10-27 21:50:59,419] | Board Selection       | medium (10"x10")       |
[2025-10-27 21:50:59,419] | # of Board Layers     | 8to11 (8 to 11 Layers) |
[2025-10-27 21:50:59,419] | Board Temperature (C) | 25.0                   |
[2025-10-27 21:50:59,419] +-----------------------+------------------------+
[2025-10-27 21:50:59,419] 
[2025-10-27 21:50:59,419] 
[2025-10-27 21:50:59,419] 2.2 Clock Constraints
[2025-10-27 21:50:59,419] ---------------------
[2025-10-27 21:50:59,419] 
[2025-10-27 21:50:59,419] +--------+--------+-----------------+
[2025-10-27 21:50:59,419] | Clock  | Domain | Constraint (ns) |
[2025-10-27 21:50:59,419] +--------+--------+-----------------+
[2025-10-27 21:50:59,419] | ap_clk | ap_clk |            10.0 |
[2025-10-27 21:50:59,419] +--------+--------+-----------------+
[2025-10-27 21:50:59,419] 
[2025-10-27 21:50:59,419] 
[2025-10-27 21:50:59,419] 3. Detailed Reports
[2025-10-27 21:50:59,419] -------------------
[2025-10-27 21:50:59,419] 
[2025-10-27 21:50:59,419] 3.1 By Hierarchy
[2025-10-27 21:50:59,419] ----------------
[2025-10-27 21:50:59,419] 
[2025-10-27 21:50:59,419] +------------------------+-----------+
[2025-10-27 21:50:59,419] | Name                   | Power (W) |
[2025-10-27 21:50:59,419] +------------------------+-----------+
[2025-10-27 21:50:59,419] | finn_design_wrapper    |     0.314 |
[2025-10-27 21:50:59,419] |   finn_design_i        |     0.314 |
[2025-10-27 21:50:59,419] |     MVAU_hls_0         |     0.229 |
[2025-10-27 21:50:59,419] |       MVAU_hls_0       |     0.168 |
[2025-10-27 21:50:59,419] |       MVAU_hls_0_wstrm |     0.061 |
[2025-10-27 21:50:59,419] |     MVAU_hls_1         |     0.042 |
[2025-10-27 21:50:59,419] |       MVAU_hls_1       |     0.034 |
[2025-10-27 21:50:59,419] |       MVAU_hls_1_wstrm |     0.008 |
[2025-10-27 21:50:59,419] |     MVAU_hls_2         |     0.038 |
[2025-10-27 21:50:59,419] |       MVAU_hls_2       |     0.030 |
[2025-10-27 21:50:59,419] |       MVAU_hls_2_wstrm |     0.008 |
[2025-10-27 21:50:59,419] |     MVAU_hls_3         |     0.002 |
[2025-10-27 21:50:59,419] |       MVAU_hls_3       |     0.001 |
[2025-10-27 21:50:59,420] +------------------------+-----------+
[2025-10-27 21:50:59,420] 
[2025-10-27 21:50:59,420] 
[2025-10-27 21:50:59,420] 0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-10-27 21:50:59,420] report_power completed successfully
[2025-10-27 21:50:59,420] # set util [report_utilization -return_string]
[2025-10-27 21:50:59,420] # set util_lut [exec echo $util | grep LUT | head -n 1 | cut -d| -f3 | tr -d " "]
[2025-10-27 21:50:59,420] # set util_lutram [exec echo $util | grep LUT | head -n 3 | tail -1 | cut -d| -f3 | tr -d " "]
[2025-10-27 21:50:59,420] # set util_ff [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *.F*E*}]]
[2025-10-27 21:50:59,420] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_GROUP == DSP}'.
[2025-10-27 21:50:59,420] # set util_dsp [llength [get_cells -hier -filter {PRIMITIVE_GROUP == DSP}]]
[2025-10-27 21:50:59,420] # set time_wns [get_property SLACK [get_timing_paths]]
[2025-10-27 21:50:59,420] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB18*}'.
[2025-10-27 21:50:59,420] # set util_bram18 [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB18*}]]
[2025-10-27 21:50:59,420] # set util_bram36 [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB36*}]]
[2025-10-27 21:50:59,420] # set util_carry [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *CARRY*}]]
[2025-10-27 21:50:59,420] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_TYPE =~ *URAM*}'.
[2025-10-27 21:50:59,420] # set util_uram [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *URAM*}]]
[2025-10-27 21:50:59,420] # set vivado_version [version -short]
[2025-10-27 21:50:59,420] # set vivado_build_no [exec echo $util | grep Build | head -n 1 | cut -d\  -f9]
[2025-10-27 21:50:59,420] # set util_bram [expr $util_bram18/2 + $util_bram36]
[2025-10-27 21:50:59,420] # puts "LUT: $util_lut FF: $util_ff DSP: $util_dsp BRAM: $util_bram"
[2025-10-27 21:50:59,420] LUT: 6575 FF: 7739 DSP: 0 BRAM: 22
[2025-10-27 21:50:59,420] # set fp [open res.txt w]
[2025-10-27 21:50:59,420] # puts $fp "LUT=$util_lut"
[2025-10-27 21:50:59,420] # puts $fp "LUTRAM=$util_lutram"
[2025-10-27 21:50:59,420] # puts $fp "FF=$util_ff"
[2025-10-27 21:50:59,420] # puts $fp "DSP=$util_dsp"
[2025-10-27 21:50:59,420] # puts $fp "BRAM=$util_bram"
[2025-10-27 21:50:59,420] # puts $fp "BRAM_18K=$util_bram18"
[2025-10-27 21:50:59,420] # puts $fp "BRAM_36K=$util_bram36"
[2025-10-27 21:50:59,420] # puts $fp "URAM=$util_uram"
[2025-10-27 21:50:59,420] # puts $fp "Carry=$util_carry"
[2025-10-27 21:50:59,420] # puts $fp "WNS=$time_wns"
[2025-10-27 21:50:59,420] # puts $fp "Delay=$time_wns"
[2025-10-27 21:50:59,420] # puts $fp "vivado_version=$vivado_version"
[2025-10-27 21:50:59,420] # puts $fp "vivado_build_no=$vivado_build_no"
[2025-10-27 21:50:59,420] # close $fp
[2025-10-27 21:50:59,420] # exit
[2025-10-27 21:50:59,420] INFO: [Common 17-206] Exiting Vivado at Mon Oct 27 21:50:56 2025...
[2025-10-27 21:50:59,420] /home/changhong/prj/finn_dev/finn/deps/oh-my-xilinx/vivadoprojgen.sh:30: no matches found: ../*.vhd
[2025-10-27 21:50:59,420] /home/changhong/prj/finn_dev/finn/deps/oh-my-xilinx/vivadoprojgen.sh:32: no matches found: ../*.h
[2025-10-27 21:50:59,420] /home/changhong/prj/finn_dev/finn/deps/oh-my-xilinx/vivadoprojgen.sh:33: no matches found: ../*.xdc
[2025-10-27 21:50:59,420] cat: finn_design_wrapper.xdc: input file is output file
[2025-10-27 21:50:59,420] ['LUT', '6575']
[2025-10-27 21:50:59,420] ['LUTRAM', '42']
[2025-10-27 21:50:59,420] ['FF', '7739']
[2025-10-27 21:50:59,420] ['DSP', '0']
[2025-10-27 21:50:59,420] ['BRAM', '22']
[2025-10-27 21:50:59,420] ['BRAM_18K', '0']
[2025-10-27 21:50:59,420] ['BRAM_36K', '22']
[2025-10-27 21:50:59,420] ['URAM', '0']
[2025-10-27 21:50:59,420] ['Carry', '290']
[2025-10-27 21:50:59,420] ['WNS', '0.188']
[2025-10-27 21:50:59,420] ['Delay', '0.188']
[2025-10-27 21:50:59,420] ['vivado_version', '2022.2']
[2025-10-27 21:50:59,420] ['vivado_build_no', '3671981']
[2025-10-27 21:50:59,420] ['']
[2025-10-27 21:50:59,422] Running step: step_synthesize_bitfile [17/19]
[2025-10-27 21:50:59,422] Running step: step_make_pynq_driver [18/19]
[2025-10-27 21:50:59,423] Running step: step_deployment_package [19/19]
