Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: Datapath.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Datapath.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Datapath"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Datapath
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\mux21.vhd" into library work
Parsing entity <MUX21>.
Parsing architecture <BEHAVIORAL> of entity <mux21>.
Parsing configuration <CFG_MUX21_BEHAVIORAL>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\fa.vhd" into library work
Parsing entity <FA>.
Parsing architecture <BEHAVIORAL> of entity <fa>.
Parsing configuration <CFG_FA_BEHAVIORAL>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\rca.vhd" into library work
Parsing entity <RCA>.
Parsing architecture <STRUCTURAL> of entity <rca>.
Parsing configuration <CFG_RCA_STRUCTURAL>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\PG_cell.vhd" into library work
Parsing entity <PG_cell>.
Parsing architecture <Behavioral> of entity <pg_cell>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\mux_generic.vhd" into library work
Parsing entity <MUX21_GENERIC>.
Parsing architecture <STRUCTURAL> of entity <mux21_generic>.
Parsing configuration <CFG_MUX21_GEN_STRUCTURAL>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\GeneralGenerate.vhd" into library work
Parsing entity <GeneralGenerate>.
Parsing architecture <Behavioral> of entity <generalgenerate>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\constants.vhd" into library work
Parsing package <CONSTANTS>.
Parsing package body <CONSTANTS>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\PG_network.vhd" into library work
Parsing entity <PG_network>.
Parsing architecture <Behavioral> of entity <pg_network>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\ORGate_NX1.vhd" into library work
Parsing entity <ORGate_NX1>.
Parsing architecture <Behavioral> of entity <orgate_nx1>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Mux_1Bit_2X1.vhd" into library work
Parsing entity <Mux_1Bit_2X1>.
Parsing architecture <Behavioral> of entity <mux_1bit_2x1>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\GeneralPropagate.vhd" into library work
Parsing entity <GeneralPropagate>.
Parsing architecture <Behavioral> of entity <generalpropagate>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\CarrySelectBlock.vhd" into library work
Parsing entity <CarrySelectBlock>.
Parsing architecture <Structural> of entity <carryselectblock>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\XNORGate_NX1.vhd" into library work
Parsing entity <XNORGate_NX1>.
Parsing architecture <Behavioral> of entity <xnorgate_nx1>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Sum_Network.vhd" into library work
Parsing entity <Sum_Network>.
Parsing architecture <Behavioral> of entity <sum_network>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\NORGate_NX1.vhd" into library work
Parsing entity <NORGate_NX1>.
Parsing architecture <Behavioral> of entity <norgate_nx1>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Mux_NBit_2x1.vhd" into library work
Parsing entity <Mux_NBit_2x1>.
Parsing architecture <Behavioral> of entity <mux_nbit_2x1>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Comparator.vhd" into library work
Parsing entity <Comparator>.
Parsing architecture <Structural> of entity <comparator>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Carry_Network.vhd" into library work
Parsing entity <Carry_Network>.
Parsing architecture <Behavioral> of entity <carry_network>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\CarrySelect.vhd" into library work
Parsing entity <CarrySelect>.
Parsing architecture <Structural> of entity <carryselect>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\CarryGenerator.vhd" into library work
Parsing entity <CarryGenerator>.
Parsing architecture <Behavioral> of entity <carrygenerator>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\PropagateCarryLookahead.vhd" into library work
Parsing entity <PropagateCarryLookahead>.
Parsing architecture <Behavioral> of entity <propagatecarrylookahead>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\P4Adder.vhd" into library work
Parsing entity <P4Adder>.
Parsing architecture <Behavioral> of entity <p4adder>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\NRegister.vhd" into library work
Parsing entity <NRegister>.
Parsing architecture <Behavioral> of entity <nregister>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\NDecoder.vhd" into library work
Parsing entity <Decoder>.
Parsing architecture <Behavioral> of entity <decoder>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Logic_Unit.vhd" into library work
Parsing entity <Logic_Unit>.
Parsing architecture <Structural> of entity <logic_unit>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Flag_Generator.vhd" into library work
Parsing entity <Flag_Generator>.
Parsing architecture <Structural> of entity <flag_generator>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Enable_Interface.vhd" into library work
Parsing entity <Enable_Interface>.
Parsing architecture <Behavioral> of entity <enable_interface>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Comparison_Logic.vhd" into library work
Parsing entity <Comparison_Logic>.
Parsing architecture <Structural> of entity <comparison_logic>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\ComparatorWithEnable.vhd" into library work
Parsing entity <ComparatorWithEnable>.
Parsing architecture <Behavioral> of entity <comparatorwithenable>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Barrel_Shifter.vhd" into library work
Parsing entity <Barrel_Shifter>.
Parsing architecture <Structural> of entity <barrel_shifter>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Sign_Reducer.vhd" into library work
Parsing entity <Sign_Reducer>.
Parsing architecture <Structural> of entity <sign_reducer>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Sign_Extender.vhd" into library work
Parsing entity <Sign_Extender>.
Parsing architecture <Behavioral> of entity <sign_extender>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Register_File.vhd" into library work
Parsing entity <Register_File>.
Parsing architecture <Structural> of entity <register_file>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Reg1Bit.vhd" into library work
Parsing entity <Reg1Bit>.
Parsing architecture <Behavioral> of entity <reg1bit>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\NComparatorWithEnable.vhd" into library work
Parsing entity <NComparatorWithEnable>.
Parsing architecture <Behavioral> of entity <ncomparatorwithenable>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Multiplier.vhd" into library work
Parsing entity <Multiplier>.
Parsing architecture <Behavioral> of entity <multiplier>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Jmp_Branch_Manager.vhd" into library work
Parsing entity <Jmp_Branch_Manager>.
Parsing architecture <Behavioral> of entity <jmp_branch_manager>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Data_Reducer.vhd" into library work
Parsing entity <Data_Reducer>.
Parsing architecture <Behavioral> of entity <data_reducer>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Structural> of entity <alu>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\WriteBack_Stage.vhd" into library work
Parsing entity <WriteBack_Stage>.
Parsing architecture <Structural> of entity <writeback_stage>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Memory_Stage.vhd" into library work
Parsing entity <Memory_Stage>.
Parsing architecture <Structural> of entity <memory_stage>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Fetch.vhd" into library work
Parsing entity <Fetch>.
Parsing architecture <Structural> of entity <fetch>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\FCU.vhd" into library work
Parsing entity <FCU>.
Parsing architecture <Behavioral> of entity <fcu>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Execute_Stage.vhd" into library work
Parsing entity <Execute_Stage>.
Parsing architecture <Structural> of entity <execute_stage>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Decode.vhd" into library work
Parsing entity <Decode>.
Parsing architecture <Structural> of entity <decode>.
Parsing VHDL file "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Datapath.vhd" into library work
Parsing entity <Datapath>.
Parsing architecture <Structural> of entity <datapath>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Datapath> (architecture <Structural>) with generics from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Datapath.vhd" Line 316: Using initial value "10000" for s_nbit_data_div_2 since it is never assigned

Elaborating entity <Fetch> (architecture <Structural>) with generics from library <work>.

Elaborating entity <NRegister> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Mux_NBit_2x1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <PropagateCarryLookahead> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <PG_network> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <GeneralGenerate> (architecture <Behavioral>) from library <work>.

Elaborating entity <PG_cell> (architecture <Behavioral>) from library <work>.

Elaborating entity <Carry_Network> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Sum_Network> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Reg1Bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <Decode> (architecture <Structural>) with generics from library <work>.

Elaborating entity <Mux_NBit_2x1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <NRegister> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Register_File> (architecture <Structural>) with generics from library <work>.

Elaborating entity <Decoder> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Enable_Interface> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Sign_Extender> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Mux_NBit_2x1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Mux_NBit_2x1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <NComparatorWithEnable> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ComparatorWithEnable> (architecture <Behavioral>) from library <work>.

Elaborating entity <Jmp_Branch_Manager> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Execute_Stage> (architecture <Structural>) with generics from library <work>.

Elaborating entity <Enable_Interface> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ALU> (architecture <Structural>) with generics from library <work>.

Elaborating entity <Barrel_Shifter> (architecture <Structural>) with generics from library <work>.

Elaborating entity <Mux_NBit_2x1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Mux_NBit_2x1> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Barrel_Shifter.vhd" Line 246: Assignment to s_sel_third ignored, since the identifier is never used

Elaborating entity <Mux_NBit_2x1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <P4Adder> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <CarryGenerator> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <GeneralPropagate> (architecture <Behavioral>) from library <work>.

Elaborating entity <CarrySelect> (architecture <Structural>) with generics from library <work>.

Elaborating entity <CarrySelectBlock> (architecture <Structural>) with generics from library <work>.

Elaborating entity <RCA> (architecture <STRUCTURAL>) with generics from library <work>.

Elaborating entity <FA> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <MUX21_GENERIC> (architecture <STRUCTURAL>) with generics from library <work>.

Elaborating entity <MUX21> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Logic_Unit> (architecture <Structural>) with generics from library <work>.

Elaborating entity <Comparison_Logic> (architecture <Structural>) with generics from library <work>.

Elaborating entity <Comparator> (architecture <Structural>) with generics from library <work>.

Elaborating entity <ORGate_NX1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Mux_1Bit_2X1> (architecture <Behavioral>) from library <work>.

Elaborating entity <Flag_Generator> (architecture <Structural>) with generics from library <work>.

Elaborating entity <NORGate_NX1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <XNORGate_NX1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Multiplier> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Memory_Stage> (architecture <Structural>) with generics from library <work>.

Elaborating entity <Data_Reducer> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Data_Reducer.vhd" Line 54: Using initial value "000000000000000000000000" for s_zeros_byte since it is never assigned
WARNING:HDLCompiler:871 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Data_Reducer.vhd" Line 55: Using initial value "0000000000000000" for s_zeros_half since it is never assigned

Elaborating entity <WriteBack_Stage> (architecture <Structural>) with generics from library <work>.

Elaborating entity <Sign_Reducer> (architecture <Structural>) with generics from library <work>.

Elaborating entity <FCU> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\FCU.vhd" Line 218: fcu_ex_mem_11_15 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\FCU.vhd" Line 219: fcu_ex_mem_11_15 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\FCU.vhd" Line 253: s_stall_ex should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\FCU.vhd" Line 254: s_stall_de should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\FCU.vhd" Line 293: s_stall_mem should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\FCU.vhd" Line 311: s_stall_mem should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\FCU.vhd" Line 370: Assignment to s_mem_wb_is_store ignored, since the identifier is never used
WARNING:Xst:2972 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Decode.vhd" line 226. All outputs of instance <R3_enable> of block <Reg1Bit> are unconnected in block <Decode>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Datapath.vhd" line 654. All outputs of instance <OPB_TO_DRAM_REG> of block <NRegister> are unconnected in block <Datapath>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Datapath.vhd" line 694. All outputs of instance <stall_MEM_WB_REG> of block <Reg1Bit> are unconnected in block <Datapath>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Datapath>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Datapath.vhd".
        NBIT_DATA = 32
        NBIT_IRAM_ADDR = 5
INFO:Xst:3210 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Datapath.vhd" line 614: Output port <EX_PSW> of the instance <EX_Stage> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Datapath.vhd" line 654: Output port <data_out> of the instance <OPB_TO_DRAM_REG> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Datapath.vhd" line 694: Output port <data_out> of the instance <stall_MEM_WB_REG> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Datapath> synthesized.

Synthesizing Unit <Fetch>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Fetch.vhd".
        NBIT_PC = 32
        NBIT_IR = 32
INFO:Xst:3210 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Fetch.vhd" line 165: Output port <Cout> of the instance <ADDPC> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <FE_NPC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Fetch> synthesized.

Synthesizing Unit <NRegister_1>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\NRegister.vhd".
        N = 32
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <NRegister_1> synthesized.

Synthesizing Unit <Mux_NBit_2x1_1>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Mux_NBit_2x1.vhd".
        NBIT_IN = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_NBit_2x1_1> synthesized.

Synthesizing Unit <PropagateCarryLookahead>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\PropagateCarryLookahead.vhd".
        N = 32
    Summary:
	no macro.
Unit <PropagateCarryLookahead> synthesized.

Synthesizing Unit <PG_network>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\PG_network.vhd".
        N = 32
    Summary:
Unit <PG_network> synthesized.

Synthesizing Unit <GeneralGenerate>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\GeneralGenerate.vhd".
    Summary:
	no macro.
Unit <GeneralGenerate> synthesized.

Synthesizing Unit <PG_cell>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\PG_cell.vhd".
    Summary:
Unit <PG_cell> synthesized.

Synthesizing Unit <Carry_Network>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Carry_Network.vhd".
        N = 32
    Summary:
	no macro.
Unit <Carry_Network> synthesized.

Synthesizing Unit <Sum_Network>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Sum_Network.vhd".
        N = 32
    Summary:
Unit <Sum_Network> synthesized.

Synthesizing Unit <Reg1Bit>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Reg1Bit.vhd".
    Found 1-bit register for signal <data_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Reg1Bit> synthesized.

Synthesizing Unit <Decode>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Decode.vhd".
        NBIT_PC = 32
        NBIT_IR = 32
        NBIT_ADDR = 5
        NBIT_DATA = 32
WARNING:Xst:647 - Input <DE_IR<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DE_PC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Decode.vhd" line 226: Output port <data_out> of the instance <R3_enable> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Decode> synthesized.

Synthesizing Unit <Mux_NBit_2x1_2>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Mux_NBit_2x1.vhd".
        NBIT_IN = 5
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_NBit_2x1_2> synthesized.

Synthesizing Unit <NRegister_2>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\NRegister.vhd".
        N = 5
    Found 5-bit register for signal <data_out>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <NRegister_2> synthesized.

Synthesizing Unit <Register_File>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Register_File.vhd".
        NBIT_ADDR = 5
        NBIT_DATA = 32
    Summary:
	no macro.
Unit <Register_File> synthesized.

Synthesizing Unit <Decoder>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\NDecoder.vhd".
        DEC_NBIT = 5
    Summary:
	inferred   1 Multiplexer(s).
Unit <Decoder> synthesized.

Synthesizing Unit <Enable_Interface_1>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Enable_Interface.vhd".
        NBIT_DATA = 5
    Summary:
	no macro.
Unit <Enable_Interface_1> synthesized.

Synthesizing Unit <Sign_Extender>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Sign_Extender.vhd".
        NBIT_DATA = 32
WARNING:Xst:647 - Input <SE_in<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Sign_Extender> synthesized.

Synthesizing Unit <Mux_NBit_2x1_3>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Mux_NBit_2x1.vhd".
        NBIT_IN = 10
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_NBit_2x1_3> synthesized.

Synthesizing Unit <Mux_NBit_2x1_4>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Mux_NBit_2x1.vhd".
        NBIT_IN = 6
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_NBit_2x1_4> synthesized.

Synthesizing Unit <NComparatorWithEnable>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\NComparatorWithEnable.vhd".
        NBIT = 32
    Summary:
	no macro.
Unit <NComparatorWithEnable> synthesized.

Synthesizing Unit <ComparatorWithEnable>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\ComparatorWithEnable.vhd".
    Summary:
	no macro.
Unit <ComparatorWithEnable> synthesized.

Synthesizing Unit <Jmp_Branch_Manager>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Jmp_Branch_Manager.vhd".
        N = 32
INFO:Xst:3210 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Jmp_Branch_Manager.vhd" line 164: Output port <Cout> of the instance <ADD> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Jmp_Branch_Manager> synthesized.

Synthesizing Unit <Execute_Stage>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Execute_Stage.vhd".
        NBIT_DATA = 32
        NBIT_BS_AMOUNT = 5
    Summary:
	no macro.
Unit <Execute_Stage> synthesized.

Synthesizing Unit <Enable_Interface_2>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Enable_Interface.vhd".
        NBIT_DATA = 32
    Summary:
	no macro.
Unit <Enable_Interface_2> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\ALU.vhd".
        NBIT_ALU = 32
        NBIT_BS_AMOUNT = 5
    Summary:
	no macro.
Unit <ALU> synthesized.

Synthesizing Unit <Barrel_Shifter>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Barrel_Shifter.vhd".
        NBIT_AMOUNT = 5
    Summary:
	no macro.
Unit <Barrel_Shifter> synthesized.

Synthesizing Unit <Mux_NBit_2x1_5>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Mux_NBit_2x1.vhd".
        NBIT_IN = 8
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_NBit_2x1_5> synthesized.

Synthesizing Unit <Mux_NBit_2x1_6>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Mux_NBit_2x1.vhd".
        NBIT_IN = 40
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_NBit_2x1_6> synthesized.

Synthesizing Unit <Mux_NBit_2x1_7>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Mux_NBit_2x1.vhd".
        NBIT_IN = 3
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_NBit_2x1_7> synthesized.

Synthesizing Unit <P4Adder>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\P4Adder.vhd".
        N = 32
    Summary:
	no macro.
Unit <P4Adder> synthesized.

Synthesizing Unit <CarryGenerator>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\CarryGenerator.vhd".
        N = 32
        K = 8
    Summary:
	no macro.
Unit <CarryGenerator> synthesized.

Synthesizing Unit <GeneralPropagate>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\GeneralPropagate.vhd".
    Summary:
	no macro.
Unit <GeneralPropagate> synthesized.

Synthesizing Unit <CarrySelect>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\CarrySelect.vhd".
        N = 32
        K = 4
    Summary:
	no macro.
Unit <CarrySelect> synthesized.

Synthesizing Unit <CarrySelectBlock>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\CarrySelectBlock.vhd".
        N = 4
INFO:Xst:3210 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\CarrySelectBlock.vhd" line 41: Output port <Co> of the instance <rca1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\CarrySelectBlock.vhd" line 50: Output port <Co> of the instance <rca2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <CarrySelectBlock> synthesized.

Synthesizing Unit <RCA>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\rca.vhd".
        N = 4
    Summary:
	no macro.
Unit <RCA> synthesized.

Synthesizing Unit <FA>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\fa.vhd".
    Summary:
Unit <FA> synthesized.

Synthesizing Unit <MUX21_GENERIC>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\mux_generic.vhd".
        N = 4
    Summary:
	no macro.
Unit <MUX21_GENERIC> synthesized.

Synthesizing Unit <MUX21>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\mux21.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX21> synthesized.

Synthesizing Unit <Logic_Unit>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Logic_Unit.vhd".
        NBIT_DATA = 32
    Summary:
	no macro.
Unit <Logic_Unit> synthesized.

Synthesizing Unit <Comparison_Logic>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Comparison_Logic.vhd".
        NBIT_DATA = 32
    Found 1-bit 7-to-1 multiplexer for signal <s_out> created at line 103.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Comparison_Logic> synthesized.

Synthesizing Unit <Comparator>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Comparator.vhd".
        NBIT_DATA = 32
    Summary:
Unit <Comparator> synthesized.

Synthesizing Unit <ORGate_NX1>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\ORGate_NX1.vhd".
        N = 32
    Summary:
	no macro.
Unit <ORGate_NX1> synthesized.

Synthesizing Unit <Mux_1Bit_2X1>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Mux_1Bit_2X1.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_1Bit_2X1> synthesized.

Synthesizing Unit <Flag_Generator>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Flag_Generator.vhd".
        NBIT_ALU = 32
    Summary:
	no macro.
Unit <Flag_Generator> synthesized.

Synthesizing Unit <NORGate_NX1>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\NORGate_NX1.vhd".
        N = 32
    Summary:
	no macro.
Unit <NORGate_NX1> synthesized.

Synthesizing Unit <XNORGate_NX1>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\XNORGate_NX1.vhd".
        N = 32
    Summary:
Unit <XNORGate_NX1> synthesized.

Synthesizing Unit <Multiplier>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Multiplier.vhd".
        NBIT_DATA = 32
    Found 32x32-bit multiplier for signal <MUL_OpA[31]_MUL_OpB[31]_MuLt_0_OUT[63:0]> created at line 61.
    Found 32x32-bit multiplier for signal <MUL_OpA[31]_MUL_OpB[31]_MuLt_2_OUT[63:0]> created at line 65.
    Summary:
	inferred   2 Multiplier(s).
	inferred   1 Multiplexer(s).
Unit <Multiplier> synthesized.

Synthesizing Unit <Memory_Stage>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Memory_Stage.vhd".
        NBIT_DATA = 32
        NBIT_ADDRESS = 32
    Summary:
	no macro.
Unit <Memory_Stage> synthesized.

Synthesizing Unit <Data_Reducer>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Data_Reducer.vhd".
        NBIT_DATA = 32
    Summary:
	no macro.
Unit <Data_Reducer> synthesized.

Synthesizing Unit <WriteBack_Stage>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\WriteBack_Stage.vhd".
        NBIT_DATA = 32
    Summary:
	no macro.
Unit <WriteBack_Stage> synthesized.

Synthesizing Unit <Sign_Reducer>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\Sign_Reducer.vhd".
        NBIT_data = 32
    Summary:
	no macro.
Unit <Sign_Reducer> synthesized.

Synthesizing Unit <FCU>.
    Related source file is "C:\Users\Alessandro\Documents\GitHub\MyDLX\DLX_plus_memories\FCU.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <s_stall_ex>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s_if_id_is_reg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s_id_ex_is_reg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s_ex_mem_is_reg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s_mem_wb_is_reg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s_if_id_is_imm>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s_id_ex_is_imm>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s_ex_mem_is_imm>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s_mem_wb_is_imm>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s_if_id_is_load>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s_id_ex_is_load>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s_ex_mem_is_load>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s_mem_wb_is_load>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s_if_id_is_store>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s_id_ex_is_store>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s_ex_mem_is_store>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s_if_id_is_jmp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <FCU_IF_ID_is_branch>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <s_stall_mem>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit comparator equal for signal <FCU_IF_ID_6_10[4]_FCU_ID_EX_11_15[4]_equal_4_o> created at line 148
    Found 5-bit comparator equal for signal <FCU_IF_ID_11_15[4]_FCU_ID_EX_11_15[4]_equal_5_o> created at line 148
    Found 5-bit comparator equal for signal <FCU_IF_ID_6_10[4]_FCU_ID_EX_16_20[4]_equal_14_o> created at line 180
    Found 5-bit comparator equal for signal <FCU_IF_ID_6_10[4]_FCU_EX_MEM_16_20[4]_equal_20_o> created at line 212
    Found 5-bit comparator equal for signal <FCU_IF_ID_6_10[4]_FCU_EX_MEM_11_15[4]_equal_26_o> created at line 219
    Found 5-bit comparator equal for signal <FCU_IF_ID_6_10[4]_FCU_MEM_WB_11_15[4]_equal_32_o> created at line 233
    Found 5-bit comparator equal for signal <FCU_ID_EX_6_10[4]_FCU_MEM_WB_16_20[4]_equal_40_o> created at line 261
    Found 5-bit comparator equal for signal <FCU_ID_EX_11_15[4]_FCU_MEM_WB_16_20[4]_equal_46_o> created at line 268
    Found 5-bit comparator equal for signal <FCU_ID_EX_6_10[4]_FCU_MEM_WB_11_15[4]_equal_54_o> created at line 278
    Found 5-bit comparator equal for signal <FCU_ID_EX_11_15[4]_FCU_MEM_WB_11_15[4]_equal_60_o> created at line 285
    Found 5-bit comparator equal for signal <FCU_ID_EX_6_10[4]_FCU_EX_MEM_16_20[4]_equal_68_o> created at line 296
    Found 5-bit comparator equal for signal <FCU_ID_EX_11_15[4]_FCU_EX_MEM_16_20[4]_equal_74_o> created at line 303
    Found 5-bit comparator equal for signal <FCU_ID_EX_6_10[4]_FCU_EX_MEM_11_15[4]_equal_82_o> created at line 314
    Found 5-bit comparator equal for signal <FCU_ID_EX_11_15[4]_FCU_EX_MEM_11_15[4]_equal_88_o> created at line 321
    Found 5-bit comparator equal for signal <FCU_EX_MEM_11_15[4]_FCU_MEM_WB_16_20[4]_equal_98_o> created at line 351
    Found 5-bit comparator equal for signal <FCU_EX_MEM_11_15[4]_FCU_MEM_WB_11_15[4]_equal_101_o> created at line 359
    Found 6-bit comparator lessequal for signal <n0146> created at line 399
    Found 6-bit comparator lessequal for signal <n0148> created at line 399
    Found 6-bit comparator lessequal for signal <n0151> created at line 400
    Found 6-bit comparator lessequal for signal <n0153> created at line 400
    Found 6-bit comparator lessequal for signal <n0157> created at line 401
    Found 6-bit comparator lessequal for signal <n0159> created at line 401
    Found 6-bit comparator lessequal for signal <n0173> created at line 409
    Found 6-bit comparator lessequal for signal <n0175> created at line 409
    Found 6-bit comparator lessequal for signal <n0178> created at line 410
    Found 6-bit comparator lessequal for signal <n0180> created at line 410
    Found 6-bit comparator lessequal for signal <n0184> created at line 411
    Found 6-bit comparator lessequal for signal <n0186> created at line 411
    Found 6-bit comparator lessequal for signal <n0201> created at line 419
    Found 6-bit comparator lessequal for signal <n0203> created at line 419
    Found 6-bit comparator lessequal for signal <n0206> created at line 420
    Found 6-bit comparator lessequal for signal <n0208> created at line 420
    Found 6-bit comparator lessequal for signal <n0212> created at line 421
    Found 6-bit comparator lessequal for signal <n0214> created at line 421
    Found 6-bit comparator lessequal for signal <n0229> created at line 429
    Found 6-bit comparator lessequal for signal <n0231> created at line 429
    Found 6-bit comparator lessequal for signal <n0234> created at line 430
    Found 6-bit comparator lessequal for signal <n0236> created at line 430
    Found 6-bit comparator lessequal for signal <n0240> created at line 431
    Found 6-bit comparator lessequal for signal <n0242> created at line 431
    Found 6-bit comparator lessequal for signal <n0257> created at line 440
    Found 6-bit comparator lessequal for signal <n0259> created at line 440
    Found 6-bit comparator lessequal for signal <n0262> created at line 446
    Found 6-bit comparator lessequal for signal <n0264> created at line 446
    Found 6-bit comparator lessequal for signal <n0267> created at line 452
    Found 6-bit comparator lessequal for signal <n0269> created at line 452
    Found 6-bit comparator lessequal for signal <n0272> created at line 458
    Found 6-bit comparator lessequal for signal <n0274> created at line 458
    Found 6-bit comparator lessequal for signal <n0277> created at line 465
    Found 6-bit comparator lessequal for signal <n0279> created at line 465
    Found 6-bit comparator lessequal for signal <n0282> created at line 471
    Found 6-bit comparator lessequal for signal <n0284> created at line 471
    Found 6-bit comparator lessequal for signal <n0287> created at line 477
    Found 6-bit comparator lessequal for signal <n0289> created at line 477
    Found 6-bit comparator lessequal for signal <n0292> created at line 490
    Found 6-bit comparator lessequal for signal <n0294> created at line 490
    Summary:
	inferred  19 Latch(s).
	inferred  56 Comparator(s).
	inferred  67 Multiplexer(s).
Unit <FCU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 32x32-bit multiplier                                  : 2
# Registers                                            : 66
 1-bit register                                        : 13
 32-bit register                                       : 49
 5-bit register                                        : 4
# Latches                                              : 19
 1-bit latch                                           : 19
# Comparators                                          : 56
 5-bit comparator equal                                : 16
 6-bit comparator lessequal                            : 40
# Multiplexers                                         : 240
 1-bit 2-to-1 multiplexer                              : 60
 1-bit 7-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 42
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 101
 40-bit 2-to-1 multiplexer                             : 4
 5-bit 2-to-1 multiplexer                              : 5
 6-bit 2-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 21
# Xors                                                 : 321
 1-bit xor2                                            : 320
 1-bit xor32                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <cyc[28].IFN.PG_cell_i> is unconnected in block <PG_net>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <cyc[29].IFN.PG_cell_i> is unconnected in block <PG_net>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <cyc[30].IFN.PG_cell_i> is unconnected in block <PG_net>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <cyc[31].IFN.PG_cell_i> is unconnected in block <PG_net>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MAIN_FOR[1].REGIF.REGFOR[15].REGIF_PG.PM2> is unconnected in block <CG>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MAIN_FOR[1].REGIF.REGFOR[16].REGIF_PG.PM2> is unconnected in block <CG>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MAIN_FOR[2].REGIF.REGFOR[8].REGIF_PG.PM2> is unconnected in block <CG>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MAIN_FOR[3].REGIF.REGFOR[4].REGIF_PG.PM2> is unconnected in block <CG>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MAIN_FOR[4].IRREGIF.IRREGIF1.IRREGFOR1[2].IRREGIF1_PG.IRREGFOR_PG_HALF1[1].PM7> is unconnected in block <CG>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MAIN_FOR[5].IRREGIF.LASTIF.LAST_IRREGFOR_HALF1[1].PM9> is unconnected in block <CG>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FG> is unconnected in block <ALU_NBIT>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <PSW> is unconnected in block <EX_Stage>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <data_out_0> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_1> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_2> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_3> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_4> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_5> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_6> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_7> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_8> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_9> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_10> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_11> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_12> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_13> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_14> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_15> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_16> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_17> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_18> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_19> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_20> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_21> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_22> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_23> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_24> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_25> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_26> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_27> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_28> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_29> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_30> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_31> (without init value) has a constant value of 0 in block <NPC_IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_0> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_1> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_2> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_3> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_4> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_5> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_6> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_7> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_8> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_9> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_10> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_11> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_12> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_13> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_14> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_15> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_16> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_17> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_18> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_19> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_20> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_21> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_22> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_23> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_24> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_25> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_26> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_27> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_28> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_29> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_30> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_31> (without init value) has a constant value of 0 in block <cyc_regs[0].if0.R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <data_out_0> of sequential type is unconnected in block <IR_ID_EX_REG>.
WARNING:Xst:2677 - Node <data_out_1> of sequential type is unconnected in block <IR_ID_EX_REG>.
WARNING:Xst:2677 - Node <data_out_2> of sequential type is unconnected in block <IR_ID_EX_REG>.
WARNING:Xst:2677 - Node <data_out_3> of sequential type is unconnected in block <IR_ID_EX_REG>.
WARNING:Xst:2677 - Node <data_out_4> of sequential type is unconnected in block <IR_ID_EX_REG>.
WARNING:Xst:2677 - Node <data_out_5> of sequential type is unconnected in block <IR_ID_EX_REG>.
WARNING:Xst:2677 - Node <data_out_6> of sequential type is unconnected in block <IR_ID_EX_REG>.
WARNING:Xst:2677 - Node <data_out_7> of sequential type is unconnected in block <IR_ID_EX_REG>.
WARNING:Xst:2677 - Node <data_out_8> of sequential type is unconnected in block <IR_ID_EX_REG>.
WARNING:Xst:2677 - Node <data_out_9> of sequential type is unconnected in block <IR_ID_EX_REG>.
WARNING:Xst:2677 - Node <data_out_10> of sequential type is unconnected in block <IR_ID_EX_REG>.
WARNING:Xst:2677 - Node <data_out_0> of sequential type is unconnected in block <IR_EX_MEM_REG>.
WARNING:Xst:2677 - Node <data_out_1> of sequential type is unconnected in block <IR_EX_MEM_REG>.
WARNING:Xst:2677 - Node <data_out_2> of sequential type is unconnected in block <IR_EX_MEM_REG>.
WARNING:Xst:2677 - Node <data_out_3> of sequential type is unconnected in block <IR_EX_MEM_REG>.
WARNING:Xst:2677 - Node <data_out_4> of sequential type is unconnected in block <IR_EX_MEM_REG>.
WARNING:Xst:2677 - Node <data_out_5> of sequential type is unconnected in block <IR_EX_MEM_REG>.
WARNING:Xst:2677 - Node <data_out_6> of sequential type is unconnected in block <IR_EX_MEM_REG>.
WARNING:Xst:2677 - Node <data_out_7> of sequential type is unconnected in block <IR_EX_MEM_REG>.
WARNING:Xst:2677 - Node <data_out_8> of sequential type is unconnected in block <IR_EX_MEM_REG>.
WARNING:Xst:2677 - Node <data_out_9> of sequential type is unconnected in block <IR_EX_MEM_REG>.
WARNING:Xst:2677 - Node <data_out_10> of sequential type is unconnected in block <IR_EX_MEM_REG>.
WARNING:Xst:2677 - Node <data_out_21> of sequential type is unconnected in block <IR_EX_MEM_REG>.
WARNING:Xst:2677 - Node <data_out_22> of sequential type is unconnected in block <IR_EX_MEM_REG>.
WARNING:Xst:2677 - Node <data_out_23> of sequential type is unconnected in block <IR_EX_MEM_REG>.
WARNING:Xst:2677 - Node <data_out_24> of sequential type is unconnected in block <IR_EX_MEM_REG>.
WARNING:Xst:2677 - Node <data_out_25> of sequential type is unconnected in block <IR_EX_MEM_REG>.
WARNING:Xst:2677 - Node <data_out_0> of sequential type is unconnected in block <IR_MEM_WB_REG>.
WARNING:Xst:2677 - Node <data_out_1> of sequential type is unconnected in block <IR_MEM_WB_REG>.
WARNING:Xst:2677 - Node <data_out_2> of sequential type is unconnected in block <IR_MEM_WB_REG>.
WARNING:Xst:2677 - Node <data_out_3> of sequential type is unconnected in block <IR_MEM_WB_REG>.
WARNING:Xst:2677 - Node <data_out_4> of sequential type is unconnected in block <IR_MEM_WB_REG>.
WARNING:Xst:2677 - Node <data_out_5> of sequential type is unconnected in block <IR_MEM_WB_REG>.
WARNING:Xst:2677 - Node <data_out_6> of sequential type is unconnected in block <IR_MEM_WB_REG>.
WARNING:Xst:2677 - Node <data_out_7> of sequential type is unconnected in block <IR_MEM_WB_REG>.
WARNING:Xst:2677 - Node <data_out_8> of sequential type is unconnected in block <IR_MEM_WB_REG>.
WARNING:Xst:2677 - Node <data_out_9> of sequential type is unconnected in block <IR_MEM_WB_REG>.
WARNING:Xst:2677 - Node <data_out_10> of sequential type is unconnected in block <IR_MEM_WB_REG>.
WARNING:Xst:2677 - Node <data_out_21> of sequential type is unconnected in block <IR_MEM_WB_REG>.
WARNING:Xst:2677 - Node <data_out_22> of sequential type is unconnected in block <IR_MEM_WB_REG>.
WARNING:Xst:2677 - Node <data_out_23> of sequential type is unconnected in block <IR_MEM_WB_REG>.
WARNING:Xst:2677 - Node <data_out_24> of sequential type is unconnected in block <IR_MEM_WB_REG>.
WARNING:Xst:2677 - Node <data_out_25> of sequential type is unconnected in block <IR_MEM_WB_REG>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 32x32-bit multiplier                                  : 2
# Registers                                            : 1601
 Flip-Flops                                            : 1601
# Comparators                                          : 56
 5-bit comparator equal                                : 16
 6-bit comparator lessequal                            : 40
# Multiplexers                                         : 239
 1-bit 2-to-1 multiplexer                              : 59
 1-bit 7-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 42
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 101
 40-bit 2-to-1 multiplexer                             : 4
 5-bit 2-to-1 multiplexer                              : 5
 6-bit 2-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 21
# Xors                                                 : 321
 1-bit xor2                                            : 320
 1-bit xor32                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <Barrel_Shifter>: instances <musk_cyc[2].mux_cyc[3].L1.CASE3.MUX3>, <musk_cyc[3].mux_cyc[4].L1.CASE3.MUX3> of unit <Mux_NBit_2x1_5> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <Barrel_Shifter>: instances <musk_cyc[1].mux_cyc[3].L1.CASE3.MUX3>, <musk_cyc[2].mux_cyc[4].L1.CASE3.MUX3> of unit <Mux_NBit_2x1_5> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <Barrel_Shifter>: instances <musk_cyc[1].mux_cyc[1].L1.CASE2.MUX2>, <musk_cyc[2].mux_cyc[0].L1.CASE2.MUX2> of unit <Mux_NBit_2x1_5> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <Barrel_Shifter>: instances <musk_cyc[2].mux_cyc[1].L1.CASE2.MUX2>, <musk_cyc[3].mux_cyc[0].L1.CASE2.MUX2> of unit <Mux_NBit_2x1_5> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <Barrel_Shifter>: instances <musk_cyc[2].mux_cyc[2].CASE4.MUX4>, <musk_cyc[3].mux_cyc[1].CASE4.MUX4> of unit <Mux_NBit_2x1_5> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <Barrel_Shifter>: instances <musk_cyc[2].mux_cyc[2].CASE4.MUX4>, <musk_cyc[3].mux_cyc[2].CASE4.MUX4> of unit <Mux_NBit_2x1_5> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <Barrel_Shifter>: instances <musk_cyc[2].mux_cyc[2].CASE4.MUX4>, <musk_cyc[3].mux_cyc[3].CASE4.MUX4> of unit <Mux_NBit_2x1_5> are equivalent, second instance is removed

Optimizing unit <Datapath> ...

Optimizing unit <Fetch> ...

Optimizing unit <NRegister_1> ...

Optimizing unit <Carry_Network> ...

Optimizing unit <Decode> ...

Optimizing unit <Jmp_Branch_Manager> ...

Optimizing unit <Register_File> ...

Optimizing unit <Execute_Stage> ...

Optimizing unit <ALU> ...

Optimizing unit <Barrel_Shifter> ...

Optimizing unit <Comparator> ...

Optimizing unit <CarryGenerator> ...

Optimizing unit <CarrySelect> ...

Optimizing unit <FCU> ...
WARNING:Xst:1710 - FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_0> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_1> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_2> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_3> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_4> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_5> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_6> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_7> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_8> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_9> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_10> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_11> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_12> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_13> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_14> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_15> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_16> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_17> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_18> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_19> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_20> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_21> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_22> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_23> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_24> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_25> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_26> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_27> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_28> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_29> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_30> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DE_Stage/RF/cyc_regs[0].if0.R0/data_out_31> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IF_Stage/Restore_PC/data_out_0> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_31> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_30> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_29> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_28> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_27> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_26> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_25> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_24> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_23> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_22> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_21> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_20> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_19> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_18> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_17> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_0> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_1> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_2> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_3> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_4> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_5> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_6> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_7> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_8> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_9> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_10> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_11> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_12> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_13> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_14> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_15> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NPC_IF_ID_REG/data_out_16> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <IR_MEM_WB_REG/data_out_25> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_MEM_WB_REG/data_out_24> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_MEM_WB_REG/data_out_23> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_MEM_WB_REG/data_out_22> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_MEM_WB_REG/data_out_21> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_MEM_WB_REG/data_out_10> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_MEM_WB_REG/data_out_9> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_MEM_WB_REG/data_out_8> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_MEM_WB_REG/data_out_7> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_MEM_WB_REG/data_out_6> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_MEM_WB_REG/data_out_5> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_MEM_WB_REG/data_out_4> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_MEM_WB_REG/data_out_3> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_MEM_WB_REG/data_out_2> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_MEM_WB_REG/data_out_1> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_MEM_WB_REG/data_out_0> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_EX_MEM_REG/data_out_25> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_EX_MEM_REG/data_out_24> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_EX_MEM_REG/data_out_23> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_EX_MEM_REG/data_out_22> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_EX_MEM_REG/data_out_21> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_EX_MEM_REG/data_out_10> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_EX_MEM_REG/data_out_9> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_EX_MEM_REG/data_out_8> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_EX_MEM_REG/data_out_7> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_EX_MEM_REG/data_out_6> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_EX_MEM_REG/data_out_5> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_EX_MEM_REG/data_out_4> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_EX_MEM_REG/data_out_3> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_EX_MEM_REG/data_out_2> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_EX_MEM_REG/data_out_1> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_EX_MEM_REG/data_out_0> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_ID_EX_REG/data_out_10> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_ID_EX_REG/data_out_9> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_ID_EX_REG/data_out_8> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_ID_EX_REG/data_out_7> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_ID_EX_REG/data_out_6> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_ID_EX_REG/data_out_5> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_ID_EX_REG/data_out_4> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_ID_EX_REG/data_out_3> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_ID_EX_REG/data_out_2> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_ID_EX_REG/data_out_1> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IR_ID_EX_REG/data_out_0> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <EX_Stage/PSW/data_out_0> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <EX_Stage/PSW/data_out_1> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <EX_Stage/PSW/data_out_2> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <EX_Stage/PSW/data_out_3> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <EX_Stage/PSW/data_out_4> of sequential type is unconnected in block <Datapath>.
INFO:Xst:2261 - The FF/Latch <stall_IF_ID_REG/data_out> in Unit <Datapath> is equivalent to the following FF/Latch, which will be removed : <DE_Stage/R1_enable/data_out> 
INFO:Xst:2261 - The FF/Latch <stall_ID_EX_REG/data_out> in Unit <Datapath> is equivalent to the following FF/Latch, which will be removed : <DE_Stage/R2_enable/data_out> 
INFO:Xst:2261 - The FF/Latch <DE_Stage/RegI/data_out_31> in Unit <Datapath> is equivalent to the following FF/Latch, which will be removed : <DE_Stage/RegI/data_out_26> 
INFO:Xst:2261 - The FF/Latch <DE_Stage/RegI/data_out_27> in Unit <Datapath> is equivalent to the following 4 FFs/Latches, which will be removed : <DE_Stage/RegI/data_out_28> <DE_Stage/RegI/data_out_29> <DE_Stage/RegI/data_out_30> <DE_Stage/RegI/data_out_31> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Datapath, actual ratio is 5.
Latch FRW_CU/FCU_IF_ID_is_branch has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <Datapath> :
	Found 2-bit shift register for signal <FRW_CU/s_stall_mem>.
Unit <Datapath> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1481
 Flip-Flops                                            : 1481
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Datapath.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2050
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 15
#      LUT3                        : 147
#      LUT4                        : 199
#      LUT5                        : 242
#      LUT6                        : 1356
#      MUXF7                       : 88
#      VCC                         : 1
# FlipFlops/Latches                : 1500
#      FDCE                        : 1481
#      FDE                         : 1
#      LD                          : 18
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 338
#      IBUF                        : 126
#      OBUF                        : 212
# DSPs                             : 8
#      DSP48E1                     : 8

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1499  out of  126800     1%  
 Number of Slice LUTs:                 1961  out of  63400     3%  
    Number used as Logic:              1960  out of  63400     3%  
    Number used as Memory:                1  out of  19000     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3260
   Number with an unused Flip Flop:    1761  out of   3260    54%  
   Number with an unused LUT:          1299  out of   3260    39%  
   Number of fully used LUT-FF pairs:   200  out of   3260     6%  
   Number of unique control sets:        45

IO Utilization: 
 Number of IOs:                         339
 Number of bonded IOBs:                 339  out of    210   161% (*) 
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      8  out of    240     3%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)              | Load  |
-----------------------------------+------------------------------------+-------+
DP_clk                             | BUFGP                              | 1481  |
s_fcu_enable(s_fcu_enable1:O)      | NONE(*)(FRW_CU/FCU_IF_ID_is_branch)| 20    |
-----------------------------------+------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.685ns (Maximum Frequency: 93.591MHz)
   Minimum input arrival time before clock: 10.495ns
   Maximum output required time after clock: 6.259ns
   Maximum combinational path delay: 5.225ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'DP_clk'
  Clock period: 10.685ns (frequency: 93.591MHz)
  Total number of paths / destination ports: 59380079997 / 2887
-------------------------------------------------------------------------
Delay:               10.685ns (Levels of Logic = 10)
  Source:            IR_EX_MEM_REG/data_out_12 (FF)
  Destination:       EX_Stage/HI/data_out_2 (FF)
  Source Clock:      DP_clk rising
  Destination Clock: DP_clk rising

  Data Path: IR_EX_MEM_REG/data_out_12 to EX_Stage/HI/data_out_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.361   0.721  IR_EX_MEM_REG/data_out_12 (IR_EX_MEM_REG/data_out_12)
     LUT6:I0->O            1   0.097   0.379  FRW_CU/Mmux_FCU_ID_EX_BOT_MUX14147_SW3 (N296)
     LUT6:I4->O            5   0.097   0.575  FRW_CU/Mmux_FCU_ID_EX_BOT_MUX14147 (FRW_CU/Mmux_FCU_ID_EX_BOT_MUX1414)
     LUT6:I2->O           84   0.097   0.410  FRW_CU/Mmux_FCU_ID_EX_BOT_MUX218 (s_id_ex_sel_fwd_bot_mux<1>)
     LUT5:I4->O            5   0.097   0.398  FWD_BOT_MUX/sel_INV_2_o23 (FWD_BOT_MUX/sel_INV_2_o_mmx_out3)
     LUT6:I4->O            2   0.097   0.284  EX_Stage/EI_OpB_Mul/EI_dataout<3>1 (EX_Stage/s_OpB_Fei_Tmul<3>)
     DSP48E1:A3->PCOUT47    1   2.970   0.000  EX_Stage/MUL/Mmult_MUL_OpA[31]_MUL_OpB[31]_MuLt_0_OUT[63:0] (EX_Stage/MUL/Mmult_MUL_OpA[31]_MUL_OpB[31]_MuLt_0_OUT[63:0]_PCOUT_to_MUL/Mmult_MUL_OpA[31]_MUL_OpB[31]_MuLt_0_OUT[63:0]1_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.255   0.000  EX_Stage/MUL/Mmult_MUL_OpA[31]_MUL_OpB[31]_MuLt_0_OUT[63:0]1 (EX_Stage/MUL/Mmult_MUL_OpA[31]_MUL_OpB[31]_MuLt_0_OUT[63:0]1_PCOUT_to_MUL/Mmult_MUL_OpA[31]_MUL_OpB[31]_MuLt_0_OUT[63:0]2_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.255   0.000  EX_Stage/MUL/Mmult_MUL_OpA[31]_MUL_OpB[31]_MuLt_0_OUT[63:0]2 (EX_Stage/MUL/Mmult_MUL_OpA[31]_MUL_OpB[31]_MuLt_0_OUT[63:0]2_PCOUT_to_MUL/Mmult_MUL_OpA[31]_MUL_OpB[31]_MuLt_0_OUT[63:0]3_PCIN_47)
     DSP48E1:PCIN47->P29    1   1.107   0.379  EX_Stage/MUL/Mmult_MUL_OpA[31]_MUL_OpB[31]_MuLt_0_OUT[63:0]3 (EX_Stage/MUL/MUL_OpA[31]_MUL_OpB[31]_MuLt_0_OUT[63:0]<63>)
     LUT3:I1->O            1   0.097   0.000  EX_Stage/MUL/Mmux_MUL_product601 (EX_Stage/s_product_Fmul_Thiloregs<63>)
     FDCE:D                    0.008          EX_Stage/HI/data_out_31
    ----------------------------------------
    Total                     10.685ns (7.538ns logic, 3.147ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 's_fcu_enable'
  Clock period: 5.516ns (frequency: 181.287MHz)
  Total number of paths / destination ports: 14 / 2
-------------------------------------------------------------------------
Delay:               2.758ns (Levels of Logic = 3)
  Source:            FRW_CU/s_if_id_is_jmp (LATCH)
  Destination:       FRW_CU/Mshreg_s_stall_mem (FF)
  Source Clock:      s_fcu_enable falling
  Destination Clock: s_fcu_enable rising

  Data Path: FRW_CU/s_if_id_is_jmp to FRW_CU/Mshreg_s_stall_mem
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              41   0.472   0.791  FRW_CU/s_if_id_is_jmp (FRW_CU/s_if_id_is_jmp)
     LUT5:I0->O            1   0.097   0.683  FRW_CU/Mmux_FCU_insert_stall37 (FRW_CU/Mmux_FCU_insert_stall36)
     LUT6:I1->O            1   0.097   0.511  FRW_CU/Mmux_FCU_insert_stall38 (FRW_CU/Mmux_FCU_insert_stall37)
     LUT6:I3->O           42   0.097   0.000  FRW_CU/Mmux_FCU_insert_stall315 (DP_insert_bubble_OBUF)
     SRLC16E:D                 0.009          FRW_CU/Mshreg_s_stall_mem
    ----------------------------------------
    Total                      2.758ns (0.772ns logic, 1.986ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DP_clk'
  Total number of paths / destination ports: 6557678915 / 3946
-------------------------------------------------------------------------
Offset:              10.495ns (Levels of Logic = 11)
  Source:            DP_enable (PAD)
  Destination:       EX_Stage/HI/data_out_2 (FF)
  Destination Clock: DP_clk rising

  Data Path: DP_enable to EX_Stage/HI/data_out_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           187   0.001   0.642  DP_enable_IBUF (DP_enable_IBUF)
     LUT3:I0->O            1   0.097   0.693  FRW_CU/Mmux_FCU_ID_EX_BOT_MUX21 (FRW_CU/Mmux_FCU_ID_EX_BOT_MUX2)
     LUT6:I0->O            1   0.097   0.511  FRW_CU/Mmux_FCU_ID_EX_BOT_MUX23 (FRW_CU/Mmux_FCU_ID_EX_BOT_MUX22)
     LUT6:I3->O           84   0.097   0.410  FRW_CU/Mmux_FCU_ID_EX_BOT_MUX218 (s_id_ex_sel_fwd_bot_mux<1>)
     LUT5:I4->O            5   0.097   0.398  FWD_BOT_MUX/sel_INV_2_o23 (FWD_BOT_MUX/sel_INV_2_o_mmx_out3)
     LUT6:I4->O            2   0.097   0.284  EX_Stage/EI_OpB_Mul/EI_dataout<3>1 (EX_Stage/s_OpB_Fei_Tmul<3>)
     DSP48E1:A3->PCOUT47    1   2.970   0.000  EX_Stage/MUL/Mmult_MUL_OpA[31]_MUL_OpB[31]_MuLt_0_OUT[63:0] (EX_Stage/MUL/Mmult_MUL_OpA[31]_MUL_OpB[31]_MuLt_0_OUT[63:0]_PCOUT_to_MUL/Mmult_MUL_OpA[31]_MUL_OpB[31]_MuLt_0_OUT[63:0]1_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.255   0.000  EX_Stage/MUL/Mmult_MUL_OpA[31]_MUL_OpB[31]_MuLt_0_OUT[63:0]1 (EX_Stage/MUL/Mmult_MUL_OpA[31]_MUL_OpB[31]_MuLt_0_OUT[63:0]1_PCOUT_to_MUL/Mmult_MUL_OpA[31]_MUL_OpB[31]_MuLt_0_OUT[63:0]2_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.255   0.000  EX_Stage/MUL/Mmult_MUL_OpA[31]_MUL_OpB[31]_MuLt_0_OUT[63:0]2 (EX_Stage/MUL/Mmult_MUL_OpA[31]_MUL_OpB[31]_MuLt_0_OUT[63:0]2_PCOUT_to_MUL/Mmult_MUL_OpA[31]_MUL_OpB[31]_MuLt_0_OUT[63:0]3_PCIN_47)
     DSP48E1:PCIN47->P29    1   1.107   0.379  EX_Stage/MUL/Mmult_MUL_OpA[31]_MUL_OpB[31]_MuLt_0_OUT[63:0]3 (EX_Stage/MUL/MUL_OpA[31]_MUL_OpB[31]_MuLt_0_OUT[63:0]<63>)
     LUT3:I1->O            1   0.097   0.000  EX_Stage/MUL/Mmux_MUL_product601 (EX_Stage/s_product_Fmul_Thiloregs<63>)
     FDCE:D                    0.008          EX_Stage/HI/data_out_31
    ----------------------------------------
    Total                     10.495ns (7.178ns logic, 3.317ns route)
                                       (68.4% logic, 31.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_fcu_enable'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.116ns (Levels of Logic = 3)
  Source:            DP_enable (PAD)
  Destination:       FRW_CU/Mshreg_s_stall_mem (FF)
  Destination Clock: s_fcu_enable rising

  Data Path: DP_enable to FRW_CU/Mshreg_s_stall_mem
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           187   0.001   0.510  DP_enable_IBUF (DP_enable_IBUF)
     LUT2:I0->O           32   0.097   0.402  s_fcu_enable1 (s_fcu_enable)
     LUT6:I5->O           42   0.097   0.000  FRW_CU/Mmux_FCU_insert_stall315 (DP_insert_bubble_OBUF)
     SRLC16E:D                 0.009          FRW_CU/Mshreg_s_stall_mem
    ----------------------------------------
    Total                      1.116ns (0.204ns logic, 0.912ns route)
                                       (18.3% logic, 81.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DP_clk'
  Total number of paths / destination ports: 5622 / 161
-------------------------------------------------------------------------
Offset:              6.259ns (Levels of Logic = 10)
  Source:            IF_Stage/IR/data_out_22 (FF)
  Destination:       DP_branch_taken (PAD)
  Source Clock:      DP_clk rising

  Data Path: IF_Stage/IR/data_out_22 to DP_branch_taken
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.361   0.735  IF_Stage/IR/data_out_22 (IF_Stage/IR/data_out_22)
     LUT6:I0->O            1   0.097   0.683  FRW_CU/FCU_IF_ID_6_10[4]_FCU_EX_MEM_11_15[4]_equal_26_o5_SW0 (N254)
     LUT5:I0->O            2   0.097   0.383  FRW_CU/FCU_IF_ID_6_10[4]_FCU_EX_MEM_11_15[4]_equal_26_o5 (FRW_CU/FCU_IF_ID_6_10[4]_FCU_EX_MEM_11_15[4]_equal_26_o)
     LUT4:I2->O            1   0.097   0.295  FRW_CU/Mmux_FCU_IF_ID_MUX11 (FRW_CU/Mmux_FCU_IF_ID_MUX1)
     LUT6:I5->O            1   0.097   0.556  FRW_CU/Mmux_FCU_IF_ID_MUX12 (FRW_CU/Mmux_FCU_IF_ID_MUX11)
     LUT6:I2->O            2   0.097   0.697  FRW_CU/Mmux_FCU_IF_ID_MUX13 (s_if_id_sel_fwx_mux<0>)
     LUT6:I0->O            1   0.097   0.683  DE_Stage/Cmp/matrix<0><5><0>17 (DE_Stage/Cmp/matrix<0><5><0>16)
     LUT6:I1->O            1   0.097   0.295  DE_Stage/Cmp/matrix<0><5><0>21 (DE_Stage/Cmp/matrix<0><5><0>20)
     LUT5:I4->O            4   0.097   0.309  DE_Stage/Cmp/matrix<0><5><0>22 (DE_Stage/s_iszero_Fcmp_Tcond)
     LUT4:I3->O           33   0.097   0.386  DE_Stage/JBM/JBM_taken<1>1 (DP_branch_taken_OBUF)
     OBUF:I->O                 0.000          DP_branch_taken_OBUF (DP_branch_taken)
    ----------------------------------------
    Total                      6.259ns (1.234ns logic, 5.025ns route)
                                       (19.7% logic, 80.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_fcu_enable'
  Total number of paths / destination ports: 317 / 35
-------------------------------------------------------------------------
Offset:              4.963ns (Levels of Logic = 8)
  Source:            FRW_CU/s_ex_mem_is_imm (LATCH)
  Destination:       DP_branch_taken (PAD)
  Source Clock:      s_fcu_enable falling

  Data Path: FRW_CU/s_ex_mem_is_imm to DP_branch_taken
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               8   0.472   0.589  FRW_CU/s_ex_mem_is_imm (FRW_CU/s_ex_mem_is_imm)
     LUT4:I0->O            1   0.097   0.295  FRW_CU/Mmux_FCU_IF_ID_MUX11 (FRW_CU/Mmux_FCU_IF_ID_MUX1)
     LUT6:I5->O            1   0.097   0.556  FRW_CU/Mmux_FCU_IF_ID_MUX12 (FRW_CU/Mmux_FCU_IF_ID_MUX11)
     LUT6:I2->O            2   0.097   0.697  FRW_CU/Mmux_FCU_IF_ID_MUX13 (s_if_id_sel_fwx_mux<0>)
     LUT6:I0->O            1   0.097   0.683  DE_Stage/Cmp/matrix<0><5><0>17 (DE_Stage/Cmp/matrix<0><5><0>16)
     LUT6:I1->O            1   0.097   0.295  DE_Stage/Cmp/matrix<0><5><0>21 (DE_Stage/Cmp/matrix<0><5><0>20)
     LUT5:I4->O            4   0.097   0.309  DE_Stage/Cmp/matrix<0><5><0>22 (DE_Stage/s_iszero_Fcmp_Tcond)
     LUT4:I3->O           33   0.097   0.386  DE_Stage/JBM/JBM_taken<1>1 (DP_branch_taken_OBUF)
     OBUF:I->O                 0.000          DP_branch_taken_OBUF (DP_branch_taken)
    ----------------------------------------
    Total                      4.963ns (1.151ns logic, 3.812ns route)
                                       (23.2% logic, 76.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3410 / 130
-------------------------------------------------------------------------
Delay:               5.225ns (Levels of Logic = 10)
  Source:            DP_enable (PAD)
  Destination:       DP_branch_taken (PAD)

  Data Path: DP_enable to DP_branch_taken
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           187   0.001   0.510  DP_enable_IBUF (DP_enable_IBUF)
     LUT3:I1->O          256   0.097   0.834  DE_Stage/RF/depth1[1].width1[0].mod_if1.MUX1/sel_INV_2_o1 (DE_Stage/RF/depth1[1].width1[0].mod_if1.MUX1/sel_INV_2_o)
     LUT6:I0->O            1   0.097   0.556  DE_Stage/RF/depth1[4].width1[0].mod_if1.MUX1/Mmux_portY_983 (DE_Stage/RF/depth1[4].width1[0].mod_if1.MUX1/Mmux_portY_983)
     LUT6:I2->O            1   0.097   0.000  DE_Stage/RF/depth1[4].width1[0].mod_if1.MUX1/Mmux_portY_427 (DE_Stage/RF/depth1[4].width1[0].mod_if1.MUX1/Mmux_portY_427)
     MUXF7:I0->O           3   0.277   0.693  DE_Stage/RF/depth1[4].width1[0].mod_if1.MUX1/Mmux_portY_2_f7_26 (DE_Stage/s_data_Frf_TregA<5>)
     LUT6:I1->O            1   0.097   0.683  DE_Stage/Cmp/matrix<0><5><0>17 (DE_Stage/Cmp/matrix<0><5><0>16)
     LUT6:I1->O            1   0.097   0.295  DE_Stage/Cmp/matrix<0><5><0>21 (DE_Stage/Cmp/matrix<0><5><0>20)
     LUT5:I4->O            4   0.097   0.309  DE_Stage/Cmp/matrix<0><5><0>22 (DE_Stage/s_iszero_Fcmp_Tcond)
     LUT4:I3->O           33   0.097   0.386  DE_Stage/JBM/JBM_taken<1>1 (DP_branch_taken_OBUF)
     OBUF:I->O                 0.000          DP_branch_taken_OBUF (DP_branch_taken)
    ----------------------------------------
    Total                      5.225ns (0.957ns logic, 4.268ns route)
                                       (18.3% logic, 81.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock DP_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DP_clk         |   10.685|    5.223|    2.181|         |
s_fcu_enable   |   10.752|   10.868|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s_fcu_enable
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DP_clk         |    3.430|         |    1.179|         |
s_fcu_enable   |    1.314|    2.758|         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 25.66 secs
 
--> 

Total memory usage is 351592 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  277 (   0 filtered)
Number of infos    :   13 (   0 filtered)

