#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jan  4 11:58:20 2024
# Process ID: 6976
# Current directory: C:/Xilinx/SST/semester_project2/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20152 C:\Xilinx\SST\semester_project2\project_1\project_1.xpr
# Log file: C:/Xilinx/SST/semester_project2/project_1/vivado.log
# Journal file: C:/Xilinx/SST/semester_project2/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/SST/semester_project2/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse {{C:/Xilinx/SST/semester_project2/Nexys-A7-100T-Master .xdc}}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 41 into 'test' is out of bounds [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:13]
WARNING: [VRFC 10-3705] select index 41 into 'test' is out of bounds [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:20]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSM1_tb_behav -key {Behavioral:sim_1:Functional:FSM1_tb} -tclbatch {FSM1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source FSM1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
x,x
x,0
x,0
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 23
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSM1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1027.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 16 into 'test' is out of bounds [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:13]
WARNING: [VRFC 10-3705] select index 16 into 'test' is out of bounds [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:20]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSM1_tb_behav -key {Behavioral:sim_1:Functional:FSM1_tb} -tclbatch {FSM1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source FSM1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
x,x
x,0
x,0
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 23
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSM1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 16 into 'test' is out of bounds [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:13]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,0
0,0
0,1
0,x
1,x
1,0
1,0
0,0
0,0
1,0
0,0
1,0
0,0
1,0
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 23
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 16 into 'test' is out of bounds [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:13]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSM1_tb_behav -key {Behavioral:sim_1:Functional:FSM1_tb} -tclbatch {FSM1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source FSM1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
x,x
0,0
0,0
0,0
0,1
0,x
1,x
1,0
1,0
0,0
0,0
1,0
0,0
1,0
0,0
1,0
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 23
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSM1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 16 into 'test' is out of bounds [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:13]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,0
0,0
0,1
0,x
1,x
1,0
1,0
0,0
0,0
1,0
0,0
1,0
0,0
1,0
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 23
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 16 into 'test' is out of bounds [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:13]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,0
0,0
0,1
0,x
1,x
1,0
1,0
0,0
0,0
1,0
0,0
1,0
0,0
1,0
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 23
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 16 into 'test' is out of bounds [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:13]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,0
0,0
0,1
0,x
1,x
1,0
1,0
0,0
0,0
1,0
0,0
1,0
0,0
1,0
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 23
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 16 into 'test' is out of bounds [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:13]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSM1_tb_behav -key {Behavioral:sim_1:Functional:FSM1_tb} -tclbatch {FSM1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source FSM1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
x,x
0,0
0,0
0,0
0,1
0,x
1,x
1,0
1,0
0,0
0,0
1,0
0,0
1,0
0,0
1,0
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 23
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSM1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 16 into 'test' is out of bounds [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:13]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,0
0,0
0,1
0,x
1,x
1,0
1,0
0,0
0,0
1,0
0,0
1,0
0,0
1,0
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 23
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst is not permitted, left-hand side should be reg/integer/time/genvar [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:13]
ERROR: [VRFC 10-2865] module 'FSM1_tb' ignored due to previous errors [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
ERROR: [VRFC 10-4982] syntax error near 'reg' [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:4]
ERROR: [VRFC 10-2790] Verilog 2000 keyword reg used in incorrect context [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:4]
INFO: [VRFC 10-2458] undeclared symbol x, assumed default net type wire [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:10]
ERROR: [VRFC 10-2865] module 'FSM1_tb' ignored due to previous errors [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 16 into 'test' is out of bounds [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:14]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,x
0,x
0,x
0,x
1,x
1,0
1,0
0,0
0,0
1,0
0,0
1,0
0,0
1,0
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 16 into 'test' is out of bounds [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:14]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,x
0,x
0,x
0,x
1,x
1,0
1,0
0,0
0,0
1,0
0,0
1,0
0,0
1,0
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 16 into 'test' is out of bounds [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,0
0,0
0,x
0,x
0,x
1,x
1,0
1,0
0,0
0,0
1,0
0,0
1,0
0,0
1,0
$finish called at time : 300 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 26
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 41 into 'test' is out of bounds [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:15]
WARNING: [VRFC 10-3705] select index 41 into 'test' is out of bounds [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
x,0
x,0
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 25
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 41 into 'test' is out of bounds [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:16]
WARNING: [VRFC 10-3705] select index 41 into 'test' is out of bounds [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:23]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
x,0
x,0
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 26
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 41 into 'test' is out of bounds [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:16]
WARNING: [VRFC 10-3705] select index 41 into 'test' is out of bounds [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:23]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
x,0
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
x,x
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 26
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
0,x
0,0
1,0
0,0
0,0
1,0
1,0
0,0
0,0
0,0
1,1
1,0
1,0
0,0
0,0
0,0
0,1
1,1
1,1
1,1
1,1
0,1
0,1
0,1
0,1
0,1
1,1
1,1
1,1
1,1
1,1
0,1
0,1
0,1
0,1
0,1
0,1
1,1
1,1
1,1
1,1
1,1
$finish called at time : 830 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 26
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
0,x
0,0
0,0
0,1
0,1
0,1
1,1
1,1
1,1
0,1
0,1
1,1
0,1
1,1
0,1
1,1
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 29
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
0,x
0,0
0,0
0,1
0,1
1,1
1,1
1,1
0,1
0,1
1,1
0,1
1,1
0,1
1,1
1,1
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 29
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,x
0,x
0,x
1,x
1,0
1,0
0,0
0,0
1,0
0,0
1,0
0,0
1,0
1,0
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 29
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,0
0,1
0,1
1,1
1,1
1,1
0,1
0,1
1,1
0,1
1,1
0,1
1,1
1,1
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 29
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,0
0,1
0,1
0,1
1,1
1,1
1,1
0,1
0,1
1,1
0,1
1,1
0,1
1,1
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,0
0,0
0,1
0,1
1,1
1,1
1,1
0,1
0,1
1,1
0,1
1,1
0,1
1,1
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,0
0,0
0,1
0,z
1,z
1,z
1,z
0,z
0,z
1,z
0,z
1,z
0,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,0
0,1
0,z
0,z
1,z
1,z
1,z
0,z
0,z
1,z
0,z
1,z
0,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,0
0,0
0,1
0,z
1,z
1,z
1,z
0,z
0,z
1,z
0,z
1,z
0,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
0,x
0,0
0,0
0,0
0,1
1,z
1,z
1,z
0,z
0,z
1,z
0,z
1,z
0,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,0
0,0
0,1
0,z
1,z
1,z
1,z
0,z
0,z
1,z
0,z
1,z
0,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
1,0
0,0
0,0
0,0
1,1
1,0
0,0
1,0
1,0
0,0
0,0
0,0
1,z
1,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
1,0
0,0
0,0
0,0
1,1
1,0
0,0
1,0
1,0
0,0
0,0
0,0
1,z
1,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,0
0,0
0,1
0,x
1,x
1,0
1,0
0,0
0,0
1,0
0,0
1,0
0,0
1,0
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,0
0,0
0,1
0,z
1,z
1,z
1,z
0,z
0,z
1,z
0,z
1,z
0,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,0
0,0
0,1
0,z
1,z
1,z
1,z
0,z
0,z
1,z
0,z
1,z
0,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
1,0
0,0
0,0
0,0
1,1
1,0
0,0
1,0
1,0
0,0
0,0
0,0
1,z
1,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
1,0
0,0
0,0
0,0
1,1
1,0
0,0
1,0
1,0
0,0
0,0
0,0
1,z
1,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,0
0,0
0,1
0,x
1,x
1,0
1,0
0,0
0,0
1,0
0,0
1,0
0,0
1,0
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,0
0,0
0,1
0,z
1,z
1,z
1,z
0,z
0,z
1,z
0,z
1,z
0,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
1,0
0,0
0,0
0,0
1,1
1,0
0,0
1,0
1,0
0,0
0,0
0,0
1,z
1,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
1,0
0,0
0,0
0,0
1,1
1,0
0,0
1,0
1,0
0,0
0,0
0,0
1,z
1,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
1,0
0,0
0,0
0,0
1,1
1,0
0,0
1,0
1,0
0,0
0,0
0,0
1,z
1,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
1,0
0,0
0,0
0,0
1,1
0,0
1,0
1,0
0,0
0,0
0,0
1,z
1,z
1,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
1,0
0,0
0,0
0,0
1,1
0,0
1,0
1,0
0,0
0,0
0,0
1,z
1,z
1,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
ERROR: [VRFC 10-2989] 'q' is not declared [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:19]
ERROR: [VRFC 10-2865] module 'FSM1_tb' ignored due to previous errors [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
1,0
0,0
0,0
0,0
1,1
0,0
1,0
1,0
0,0
0,0
0,0
1,z
1,z
1,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
1,x
0,0
0,0
0,0
1,1
0,0
1,0
1,0
0,0
0,0
0,0
1,z
1,z
1,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,x
0,x
0,x
0,x
0,x
1,x
1,0
1,0
0,0
0,0
1,0
0,0
1,0
0,0
1,0
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,0
0,0
0,1
0,z
1,z
1,z
1,z
0,z
0,z
1,z
0,z
1,z
0,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,0
0,0
0,1
0,z
1,z
1,z
1,z
0,z
0,z
1,z
0,z
1,z
0,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
1,0
0,0
0,0
0,0
1,1
0,0
1,0
1,0
0,0
0,0
0,0
1,z
1,z
1,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,0
0,0
0,1
0,z
1,z
1,z
1,z
0,z
0,z
1,z
0,z
1,z
0,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
1,0
0,0
0,0
0,0
1,1
0,0
1,0
1,0
0,0
0,0
0,0
1,z
1,z
1,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,0
0,0
0,1
0,x
1,x
1,0
1,0
0,0
0,0
1,0
0,0
1,0
0,0
1,0
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,0
0,0
0,1
0,z
1,z
1,z
1,z
0,z
0,z
1,z
0,z
1,z
0,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
1,0
0,0
0,0
0,0
0,1
0,1
1,z
1,z
1,z
0,z
0,z
1,z
0,z
1,z
0,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,0
0,0
0,1
0,1
1,z
1,z
1,z
0,z
0,z
1,z
0,z
1,z
0,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,0
0,0
0,1
0,1
1,z
1,z
1,z
0,z
0,z
1,z
0,z
1,z
0,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,0
0,0
0,1
0,1
1,z
1,z
1,z
0,z
0,z
1,z
0,z
1,z
0,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,0
0,0
1,1
0,0
1,0
1,0
0,0
0,0
0,0
1,z
1,z
1,z
1,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
1,0
0,0
0,0
0,0
1,1
0,0
1,0
1,0
0,0
0,0
0,0
1,z
1,z
1,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
1,0
0,0
0,0
0,0
1,1
0,0
1,0
1,0
0,0
0,0
0,0
1,z
1,z
1,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,0
0,0
0,1
0,1
1,z
1,z
1,z
0,z
0,z
1,z
0,z
1,z
0,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
1,x
0,0
0,0
0,0
0,1
0,1
1,z
1,z
1,z
0,z
0,z
1,z
0,z
1,z
0,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
0,x
0,0
0,0
0,1
0,1
1,z
1,z
1,z
0,z
0,z
1,z
0,z
1,z
0,z
1,z
$finish called at time : 300 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
1,x
0,0
0,0
0,0
0,1
0,1
1,z
1,z
1,z
0,z
0,z
1,z
0,z
1,z
0,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
x,x
0,0
0,0
0,0
0,1
0,1
1,z
1,z
1,z
0,z
0,z
1,z
0,z
1,z
0,z
1,z
$finish called at time : 310 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
0,x
0,0
0,0
0,0
0,1
1,z
1,z
1,z
0,z
0,z
1,z
0,z
1,z
0,z
1,z
$finish called at time : 300 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
add_bp {C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v} 7
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 7 in file 'C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v' not restored because it is no longer a breakable line.
1,x
0,0
0,0
0,0
1,1
0,0
1,0
1,0
0,0
0,0
0,0
1,z
1,z
1,z
1,z
$finish called at time : 300 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
1,x
0,0
0,0
0,0
1,1
0,0
1,0
1,0
0,0
0,0
0,0
1,1
1,1
1,1
1,1
$finish called at time : 300 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
0,x
0,0
0,0
0,0
0,1
1,1
1,1
1,1
0,1
0,1
1,1
0,1
1,1
0,1
1,1
$finish called at time : 300 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 31
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
ERROR: [VRFC 10-4982] syntax error near ''' [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:10]
WARNING: [VRFC 10-2659] decimal constant 0010000011001010 is too large, should be smaller than 2147483648; using 1327135922 instead [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:10]
ERROR: [VRFC 10-2865] module 'FSM1_tb' ignored due to previous errors [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
0,x
1,0
0,0
0,0
0,0
0,1
0,1
1,1
1,1
0,1
0,1
1,1
0,1
1,1
$finish called at time : 280 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 31
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
WARNING: [VRFC 10-3248] data object 'test' is already declared [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:13]
WARNING: [VRFC 10-3703] second declaration of 'test' ignored [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:13]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
0,x
1,0
0,0
1,0
0,0
0,0
0,0
0,1
1,1
1,0
1,0
0,0
1,0
0,0
1,0
0,0
1,0
0,0
0,0
0,0
1,1
0,0
0,0
0,0
0,1
1,1
0,1
1,1
0,1
1,0
0,0
1,0
0,0
0,0
0,0
1,1
0,0
0,0
0,0
0,1
1,1
0,1
1,1
0,1
1,0
0,0
1,0
0,0
0,0
0,0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSM1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSM1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1_tb
WARNING: [VRFC 10-3248] data object 'test' is already declared [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:13]
WARNING: [VRFC 10-3703] second declaration of 'test' ignored [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:13]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM1_tb_behav xil_defaultlib.FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" Line 2. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
0,x
1,0
0,0
1,0
0,0
0,0
0,0
0,1
1,1
1,0
1,0
0,0
1,0
0,0
1,0
0,0
1,0
0,0
0,0
0,0
1,1
0,0
0,0
0,0
0,1
1,1
0,1
1,1
$finish called at time : 560 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 43
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.082 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Xilinx/SST/semester_project2/project_1/project_1.runs/synth_1

launch_runs impl_1 -jobs 6
[Thu Jan  4 15:14:59 2024] Launched synth_1...
Run output will be captured here: C:/Xilinx/SST/semester_project2/project_1/project_1.runs/synth_1/runme.log
[Thu Jan  4 15:14:59 2024] Launched impl_1...
Run output will be captured here: C:/Xilinx/SST/semester_project2/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1248.676 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1922.406 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1922.406 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1922.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2030.578 ; gain = 1003.496
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Xilinx/SST/semester_project2/project_1/project_1.runs/synth_1

launch_runs impl_1 -jobs 6
[Thu Jan  4 15:23:57 2024] Launched synth_1...
Run output will be captured here: C:/Xilinx/SST/semester_project2/project_1/project_1.runs/synth_1/runme.log
[Thu Jan  4 15:23:57 2024] Launched impl_1...
Run output will be captured here: C:/Xilinx/SST/semester_project2/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2098.512 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2105.477 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2105.477 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2105.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Xilinx/SST/semester_project2/project_1/project_1.runs/synth_1

launch_runs impl_1 -jobs 6
[Thu Jan  4 15:30:02 2024] Launched synth_1...
Run output will be captured here: C:/Xilinx/SST/semester_project2/project_1/project_1.runs/synth_1/runme.log
[Thu Jan  4 15:30:02 2024] Launched impl_1...
Run output will be captured here: C:/Xilinx/SST/semester_project2/project_1/project_1.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.844 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2157.844 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2157.844 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Xilinx/SST/semester_project2/project_1/project_1.runs/synth_1

launch_runs impl_1 -jobs 6
[Thu Jan  4 15:35:00 2024] Launched synth_1...
Run output will be captured here: C:/Xilinx/SST/semester_project2/project_1/project_1.runs/synth_1/runme.log
[Thu Jan  4 15:35:00 2024] Launched impl_1...
Run output will be captured here: C:/Xilinx/SST/semester_project2/project_1/project_1.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.844 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2166.406 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2166.406 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2166.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Xilinx/SST/semester_project2/project_1/project_1.runs/synth_1

launch_runs impl_1 -jobs 6
[Thu Jan  4 15:46:37 2024] Launched synth_1...
Run output will be captured here: C:/Xilinx/SST/semester_project2/project_1/project_1.runs/synth_1/runme.log
[Thu Jan  4 15:46:37 2024] Launched impl_1...
Run output will be captured here: C:/Xilinx/SST/semester_project2/project_1/project_1.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2188.844 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2188.844 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2188.844 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2318.582 ; gain = 148.051
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization -name utilization_1
report_power -name {power_1}
Command: report_power -name power_1
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: detect_machine
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2521.723 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'detect_machine' [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v:2]
INFO: [Synth 8-6155] done synthesizing module 'detect_machine' (1#1) [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2521.723 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2521.723 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2521.723 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2521.723 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/SST/semester_project2/Nexys-A7-100T-Master .xdc]
WARNING: [Constraints 18-402] set_max_delay: 'y' is not a valid startpoint. [C:/Xilinx/SST/semester_project2/Nexys-A7-100T-Master .xdc:12]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'clk' is not a valid endpoint. [C:/Xilinx/SST/semester_project2/Nexys-A7-100T-Master .xdc:12]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_max_delay: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [C:/Xilinx/SST/semester_project2/Nexys-A7-100T-Master .xdc:12]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing 'x', please type 'get_ports -help' for usage info. [C:/Xilinx/SST/semester_project2/Nexys-A7-100T-Master .xdc:13]
Finished Parsing XDC File [C:/Xilinx/SST/semester_project2/Nexys-A7-100T-Master .xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2614.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2614.582 ; gain = 92.859
5 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2614.582 ; gain = 92.859
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2614.582 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2739.992 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2739.992 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2739.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/impl/timing/xsim/detect_machine_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/impl/timing/xsim/detect_machine_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/impl/timing/xsim/detect_machine_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/impl/timing/xsim/detect_machine_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'detect_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj detect_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/impl/timing/xsim/detect_machine_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/impl/timing/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot detect_machine_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.detect_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot detect_machine_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.detect_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <detect_machine> not found while processing module instance <uut> [C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v:12]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/impl/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/impl/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2801.320 ; gain = 186.738
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Xilinx/SST/semester_project2/project_1/project_1.runs/synth_1

launch_runs impl_1 -jobs 6
[Thu Jan  4 16:37:50 2024] Launched synth_1...
Run output will be captured here: C:/Xilinx/SST/semester_project2/project_1/project_1.runs/synth_1/runme.log
[Thu Jan  4 16:37:50 2024] Launched impl_1...
Run output will be captured here: C:/Xilinx/SST/semester_project2/project_1/project_1.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2988.918 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2988.918 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2988.918 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2988.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/impl/timing/xsim/detect_machine_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/impl/timing/xsim/detect_machine_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/impl/timing/xsim/detect_machine_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/impl/timing/xsim/detect_machine_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'detect_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj detect_machine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/impl/timing/xsim/detect_machine_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect_machine
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/impl/timing/xsim'
"xelab -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot detect_machine_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.detect_machine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 906adc74241e460ab348eb5339d78042 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot detect_machine_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.detect_machine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "detect_machine_tb_time_impl.sdf", for root module "detect_machine_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "detect_machine_tb_time_impl.sdf", for root module "detect_machine_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.detect_machine
Compiling module xil_defaultlib.detect_machine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot detect_machine_tb_time_impl

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/impl/timing/xsim/xsim.dir/detect_machine_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jan  4 16:40:13 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2988.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/SST/semester_project2/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "detect_machine_tb_time_impl -key {Post-Implementation:sim_1:Timing:detect_machine_tb} -tclbatch {detect_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source detect_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
0,0
1,0
0,0
1,0
0,0
0,0
0,0
0,0
1,0
1,0
1,0
0,0
1,0
0,0
1,0
0,0
1,0
0,0
0,0
0,0
1,1
0,0
0,0
0,0
0,1
1,1
0,1
1,1
$finish called at time : 560 ns : File "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'detect_machine_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2988.918 ; gain = 0.000
report_power -name {power_1}
Command: report_power -name power_1
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
                                                                    