[["Speeding up the Memory Hierarchy in Flat COMA Multiprocessors.", ["Liuxi Yang", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.1997.569581", 10], ["Reducing the Replacement Overhead in Bus-Based COMA Multiprocessors.", ["Fredrik Dahlgren", "Anders Landin"], "https://doi.org/10.1109/HPCA.1997.569588", 10], ["Datapath Design for a VLIW Video Signal Processor.", ["Andrew Wolfe", "Jason Fritts", "Santanu Dutta", "Edil S. Tavares Fernandes"], "https://doi.org/10.1109/HPCA.1997.569593", 12], ["Distributed Path Reservation Algorithms for Multiplexed All-Optical Interconnection Networks.", ["Xin Yuan", "Rami G. Melhem", "Rajiv Gupta"], "https://doi.org/10.1109/HPCA.1997.569597", 10], ["Multicast on Irregular Switch-Based Networks with Wormhole Routing.", ["Ram Kesavan", "Kiran Bondalapati", "Dhabaleswar K. Panda"], "https://doi.org/10.1109/HPCA.1997.569602", 10], ["A Performance Comparison of Hierarchical Ring- and Mesh-Connected Multiprocessor Networks.", ["Govindan Ravindran", "Michael Stumm"], "https://doi.org/10.1109/HPCA.1997.569606", 12], ["The Impact of Instruction-Level Parallelism on Multiprocessor Performance and Simulation Methodology.", ["Vijay S. Pai", "Parthasarathy Ranganathan", "Sarita V. Adve"], "https://doi.org/10.1109/HPCA.1997.569611", 12], ["Architectural Support for Compiler-Synthesized Dynamic Branch Prediction Strategies: Rationale and Initial Results.", ["David I. August", "Daniel A. Connors", "John C. Gyllenhaal", "Wen-mei W. Hwu"], "https://doi.org/10.1109/HPCA.1997.569617", 10], ["Multiple Branch and Block Prediction.", ["Steven Wallace", "Nader Bagherzadeh"], "https://doi.org/10.1109/HPCA.1997.569645", 10], ["Evaluating MPI Collective Communication on the SP2, T3D, and Paragon Multicomputers.", ["Kai Hwang", "Choming Wang", "Cho-Li Wang"], "https://doi.org/10.1109/HPCA.1997.569646", 10], ["Message Proxies for Efficient, Protected Communication on SMP Clusters.", ["Beng-Hong Lim", "Philip Heidelberger", "Pratap Pattnaik", "Marc Snir"], "https://doi.org/10.1109/HPCA.1997.569647", 12], ["Scheduling Communication on a SMP Node Parallel Machine.", ["Babak Falsafi", "David A. Wood"], "https://doi.org/10.1109/HPCA.1997.569649", 11], ["Design Issues and Tradeoffs for Write Buffers.", ["Kevin Skadron", "Douglas W. Clark"], "https://doi.org/10.1109/HPCA.1997.569650", 12], ["Software-Managed Address Translation.", ["Bruce L. Jacob", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.1997.569652", 12], ["Global Address Space, Non-Uniform Bandwidth: A Memory System Performance Characterization of Parallel Systems.", ["Thomas Stricker", "Thomas R. Gross"], "https://doi.org/10.1109/HPCA.1997.569658", 12], ["On the Use and Performance of Explicit Communication Primitives in Cache-Coherent Multiprocessor Systems.", ["Xiaohan Qin", "Jean-Loup Baer"], "https://doi.org/10.1109/HPCA.1997.569659", 12], ["Reducing the Communication Overhead of Dynamic Applications on Shared Memory Multiprocessors.", ["Anand Sivasubramaniam"], "https://doi.org/10.1109/HPCA.1997.569660", 10], ["An Evaluation of Fine-Grain Producer-Initiated Communication in Cache-Coherent Multiprocessors.", ["Hazim Abdel-Shafi", "Jonathan Hall", "Sarita V. Adve", "Vikram S. Adve"], "https://doi.org/10.1109/HPCA.1997.569661", 12], ["Control Flow Speculation in Multiscalar Processors.", ["Quinn Jacobson", "Steve Bennett", "Nikhil Sharma", "James E. Smith"], "https://doi.org/10.1109/HPCA.1997.569673", 12], ["Advances of the Counterflow Pipeline Microarchitecture.", ["Kenneth J. Janik", "Shih-Lien Lu", "Michael F. Miller"], "https://doi.org/10.1109/HPCA.1997.569675", 7], ["Multithreaded Vector Architectures.", ["Roger Espasa", "Mateo Valero"], "https://doi.org/10.1109/HPCA.1997.569677", 12], ["The Memory Performance of DSS Commercial Workloads in Shared-Memory Multiprocessors.", ["Pedro Trancoso", "Josep-Lluis Larriba-Pey", "Zheng Zhang", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.1997.569680", 11], ["Software DSM Protocols that Adapt between Single Writer and Multiple Writer.", ["Cristiana Amza", "Alan L. Cox", "Sandhya Dwarkadas", "Willy Zwaenepoel"], "https://doi.org/10.1109/HPCA.1997.569681", 11], ["Reducing Remote Conflict Misses: NUMA with Remote Cache versus COMA.", ["Zheng Zhang", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.1997.569686", 10], ["Performance Characterization of the Pentium(r) Pro Processor.", ["Dileep Bhandarkar", "Jianxun Jason Ding"], "https://doi.org/10.1109/HPCA.1997.569689", 12], ["A Framework for Statistical Modeling of Superscalar Processor Performance.", ["Derek B. Noonburg", "John Paul Shen"], "https://doi.org/10.1109/HPCA.1997.569691", 12], ["Towards a Communication Characterization Methodology for Parallel Applications.", ["Sucheta Chodnekar", "Viji Srinivasan", "Aniruddha S. Vaidya", "Anand Sivasubramaniam", "Chita R. Das"], "https://doi.org/10.1109/HPCA.1997.569693", 10], ["User-Level DMA without Operating System Kernel Modification.", ["Evangelos P. Markatos", "Manolis Katevenis"], "https://doi.org/10.1109/HPCA.1997.569696", 10], ["ATM and Fast Ethernet Network Interfaces for User-Level Communication.", ["Matt Welsh", "Anindya Basu", "Thorsten von Eicken"], "https://doi.org/10.1109/HPCA.1997.569697", 11], ["Architectural Support for Reducing Communication Overhead in Multiprocessor Interconnection Networks.", ["Binh Vien Dao", "Sudhakar Yalamanchili", "Jose Duato"], "https://doi.org/10.1109/HPCA.1997.569699", 10]]