vhdl xil_defaultlib  \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/1bd1/hdl/ip/cnn_ap_fadd_0_full_dsp_32.vhd" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/1bd1/hdl/ip/cnn_ap_fcmp_0_no_dsp_32.vhd" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/1bd1/hdl/ip/cnn_ap_fdiv_4_no_dsp_32.vhd" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/1bd1/hdl/ip/cnn_ap_fexp_2_full_dsp_32.vhd" \
"../../../../cnn.srcs/sources_1/bd/design_1/ipshared/1bd1/hdl/ip/cnn_ap_fmul_0_max_dsp_32.vhd" \
"../../../bd/design_1/ip/design_1_cnn_0_0/sim/design_1_cnn_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_1_0/sim/design_1_axi_bram_ctrl_1_0.vhd" \

nosort
