# Reading D:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do lru.sv
# ** Error: bad option "lru": must be blank, cget, configure, copy, data, get, put, read, redither, transparency, or write
# Error in macro ./lru.sv line 1
# bad option "lru": must be blank, cget, configure, copy, data, get, put, read, redither, transparency, or write
#     while executing
# "module lru (lru_number, lru_update, add_cache, reset, clk)"
do runlab_lru.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:40 on May 24,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:04:40 on May 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:40 on May 24,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 22:04:40 on May 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:40 on May 24,2021
# vlog -reportprogress 300 ./bytecutter.sv 
# -- Compiling module bytecutter
# -- Compiling module bytecutter_testbench
# 
# Top level modules:
# 	bytecutter_testbench
# End time: 22:04:40 on May 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:40 on May 24,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 22:04:40 on May 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:40 on May 24,2021
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 22:04:40 on May 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:40 on May 24,2021
# vlog -reportprogress 300 ./lru.sv 
# -- Compiling module lru
# -- Compiling module lru_testbench
# 
# Top level modules:
# 	lru_testbench
# End time: 22:04:41 on May 24,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work lru_testbench 
# Start time: 22:04:41 on May 24,2021
# Loading sv_std.std
# Loading work.lru_testbench
# Loading work.lru
# Loading work.register
# Loading work.mux2_1
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./lru.sv(211)
#    Time: 1050 ps  Iteration: 1  Instance: /lru_testbench
# Break in Module lru_testbench at ./lru.sv line 211
