###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Mon Jan 18 14:52:22 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   gout              (v) checked with  leading edge of 'ideal_clock'
Beginpoint: gout_sel_reg_0_/Q (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.142
  Slack Time                    0.342
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                     |             |                  |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------------+-------+-------+---------+----------| 
     |                     | clk_in ^    |                  | 0.021 |       |  -0.123 |   -0.465 | 
     | CTS_ccl_a_buf_00008 |             | CKBD18BWP40      | 0.021 | 0.001 |  -0.122 |   -0.464 | 
     | CTS_ccl_a_buf_00008 | I ^ -> Z ^  | CKBD18BWP40      | 0.035 | 0.036 |  -0.086 |   -0.428 | 
     | CTS_ccl_a_buf_00003 |             | CKBD5BWP40       | 0.036 | 0.001 |  -0.085 |   -0.427 | 
     | CTS_ccl_a_buf_00003 | I ^ -> Z ^  | CKBD5BWP40       | 0.065 | 0.054 |  -0.031 |   -0.373 | 
     | gout_sel_reg_0_     |             | EDFCNQD0BWP40    | 0.065 | 0.002 |  -0.029 |   -0.371 | 
     | gout_sel_reg_0_     | CP ^ -> Q v | EDFCNQD0BWP40    | 0.026 | 0.118 |   0.089 |   -0.253 | 
     | U292                |             | AN2D2BWP40       | 0.026 | 0.000 |   0.089 |   -0.253 | 
     | U292                | A1 v -> Z v | AN2D2BWP40       | 0.046 | 0.050 |   0.140 |   -0.202 | 
     |                     |             | pe_tile_new_unq1 | 0.046 | 0.002 |   0.142 |   -0.200 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[0]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_0_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.159
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.482 | 
     | CTS_ccl_a_buf_00010                    |              | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.481 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^   | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.445 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |              | CKLNQD4BWP40     | 0.042 | 0.005 |  -0.082 |   -0.440 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD4BWP40     | 0.038 | 0.048 |  -0.034 |   -0.392 | 
     | sb_wide/out_0_1_id1_reg_0_             |              | DFQD0BWP40       | 0.038 | 0.001 |  -0.033 |   -0.392 | 
     | sb_wide/out_0_1_id1_reg_0_             | CP ^ -> Q v  | DFQD0BWP40       | 0.020 | 0.099 |   0.065 |   -0.293 | 
     | sb_wide/U258                           |              | AO22D2BWP40      | 0.020 | 0.000 |   0.065 |   -0.293 | 
     | sb_wide/U258                           | A2 v -> Z v  | AO22D2BWP40      | 0.096 | 0.090 |   0.156 |   -0.203 | 
     | sb_wide                                | out_0_1[0] v | sb_unq1          |       |       |   0.159 |   -0.200 | 
     |                                        |              | pe_tile_new_unq1 | 0.096 | 0.003 |   0.159 |   -0.200 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[15]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_15_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.159
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.021 |       |  -0.123 |   -0.482 | 
     | CTS_ccl_a_buf_00010                    |               | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.481 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^    | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.445 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |               | CKLNQD4BWP40     | 0.042 | 0.005 |  -0.082 |   -0.440 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^   | CKLNQD4BWP40     | 0.038 | 0.048 |  -0.034 |   -0.392 | 
     | sb_wide/out_0_1_id1_reg_15_            |               | DFQD0BWP40       | 0.038 | 0.000 |  -0.033 |   -0.392 | 
     | sb_wide/out_0_1_id1_reg_15_            | CP ^ -> Q v   | DFQD0BWP40       | 0.021 | 0.099 |   0.066 |   -0.293 | 
     | sb_wide/U214                           |               | AO22D2BWP40      | 0.021 | 0.000 |   0.066 |   -0.293 | 
     | sb_wide/U214                           | A2 v -> Z v   | AO22D2BWP40      | 0.098 | 0.089 |   0.155 |   -0.204 | 
     | sb_wide                                | out_0_1[15] v | sb_unq1          |       |       |   0.159 |   -0.200 | 
     |                                        |               | pe_tile_new_unq1 | 0.099 | 0.003 |   0.159 |   -0.200 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[6]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_6_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.159
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.482 | 
     | CTS_ccl_a_buf_00010                    |              | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.481 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^   | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.445 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |              | CKLNQD4BWP40     | 0.042 | 0.005 |  -0.082 |   -0.441 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD4BWP40     | 0.038 | 0.048 |  -0.034 |   -0.393 | 
     | sb_wide/out_0_1_id1_reg_6_             |              | DFQD0BWP40       | 0.038 | 0.000 |  -0.033 |   -0.392 | 
     | sb_wide/out_0_1_id1_reg_6_             | CP ^ -> Q v  | DFQD0BWP40       | 0.021 | 0.099 |   0.066 |   -0.293 | 
     | sb_wide/U614                           |              | AO22D2BWP40      | 0.021 | 0.000 |   0.066 |   -0.293 | 
     | sb_wide/U614                           | A2 v -> Z v  | AO22D2BWP40      | 0.099 | 0.090 |   0.156 |   -0.203 | 
     | sb_wide                                | out_0_1[6] v | sb_unq1          |       |       |   0.159 |   -0.200 | 
     |                                        |              | pe_tile_new_unq1 | 0.099 | 0.003 |   0.159 |   -0.200 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[3]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_3_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.159
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.483 | 
     | CTS_ccl_a_buf_00010                    |              | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.481 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^   | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.446 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |              | CKLNQD4BWP40     | 0.042 | 0.005 |  -0.082 |   -0.441 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD4BWP40     | 0.038 | 0.048 |  -0.034 |   -0.393 | 
     | sb_wide/out_0_1_id1_reg_3_             |              | DFQD0BWP40       | 0.038 | 0.000 |  -0.033 |   -0.393 | 
     | sb_wide/out_0_1_id1_reg_3_             | CP ^ -> Q v  | DFQD0BWP40       | 0.022 | 0.100 |   0.067 |   -0.293 | 
     | sb_wide/U478                           |              | AO22D2BWP40      | 0.022 | 0.000 |   0.067 |   -0.293 | 
     | sb_wide/U478                           | A2 v -> Z v  | AO22D2BWP40      | 0.095 | 0.090 |   0.157 |   -0.202 | 
     | sb_wide                                | out_0_1[3] v | sb_unq1          |       |       |   0.159 |   -0.200 | 
     |                                        |              | pe_tile_new_unq1 | 0.095 | 0.002 |   0.159 |   -0.200 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[13]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_13_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.160
  Slack Time                    0.360
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.021 |       |  -0.123 |   -0.483 | 
     | CTS_ccl_a_buf_00010                    |               | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.482 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^    | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.446 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |               | CKLNQD4BWP40     | 0.042 | 0.005 |  -0.082 |   -0.442 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^   | CKLNQD4BWP40     | 0.038 | 0.048 |  -0.034 |   -0.394 | 
     | sb_wide/out_0_1_id1_reg_13_            |               | DFQD0BWP40       | 0.038 | 0.000 |  -0.033 |   -0.393 | 
     | sb_wide/out_0_1_id1_reg_13_            | CP ^ -> Q v   | DFQD0BWP40       | 0.022 | 0.100 |   0.067 |   -0.293 | 
     | sb_wide/U788                           |               | AO22D2BWP40      | 0.022 | 0.000 |   0.067 |   -0.293 | 
     | sb_wide/U788                           | A2 v -> Z v   | AO22D2BWP40      | 0.099 | 0.090 |   0.156 |   -0.204 | 
     | sb_wide                                | out_0_1[13] v | sb_unq1          |       |       |   0.160 |   -0.200 | 
     |                                        |               | pe_tile_new_unq1 | 0.099 | 0.004 |   0.160 |   -0.200 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[12]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_12_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.160
  Slack Time                    0.360
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.021 |       |  -0.123 |   -0.484 | 
     | CTS_ccl_a_buf_00010                    |               | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.482 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^    | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.447 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |               | CKLNQD4BWP40     | 0.042 | 0.005 |  -0.082 |   -0.442 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^   | CKLNQD4BWP40     | 0.038 | 0.048 |  -0.034 |   -0.394 | 
     | sb_wide/out_0_1_id1_reg_12_            |               | DFQD0BWP40       | 0.038 | 0.000 |  -0.033 |   -0.394 | 
     | sb_wide/out_0_1_id1_reg_12_            | CP ^ -> Q v   | DFQD0BWP40       | 0.024 | 0.101 |   0.068 |   -0.293 | 
     | sb_wide/U295                           |               | AO22D2BWP40      | 0.024 | 0.000 |   0.068 |   -0.293 | 
     | sb_wide/U295                           | A2 v -> Z v   | AO22D2BWP40      | 0.097 | 0.090 |   0.157 |   -0.203 | 
     | sb_wide                                | out_0_1[12] v | sb_unq1          |       |       |   0.160 |   -0.200 | 
     |                                        |               | pe_tile_new_unq1 | 0.097 | 0.003 |   0.160 |   -0.200 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[4]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_4_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.161
  Slack Time                    0.361
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.484 | 
     | CTS_ccl_a_buf_00010                    |              | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.483 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^   | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.447 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |              | CKLNQD4BWP40     | 0.042 | 0.005 |  -0.082 |   -0.443 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD4BWP40     | 0.038 | 0.048 |  -0.034 |   -0.395 | 
     | sb_wide/out_0_1_id1_reg_4_             |              | DFQD0BWP40       | 0.038 | 0.000 |  -0.033 |   -0.394 | 
     | sb_wide/out_0_1_id1_reg_4_             | CP ^ -> Q v  | DFQD0BWP40       | 0.024 | 0.101 |   0.068 |   -0.293 | 
     | sb_wide/U524                           |              | AO22D2BWP40      | 0.024 | 0.000 |   0.068 |   -0.293 | 
     | sb_wide/U524                           | A2 v -> Z v  | AO22D2BWP40      | 0.095 | 0.090 |   0.158 |   -0.202 | 
     | sb_wide                                | out_0_1[4] v | sb_unq1          |       |       |   0.161 |   -0.200 | 
     |                                        |              | pe_tile_new_unq1 | 0.095 | 0.002 |   0.161 |   -0.200 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[1]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_1_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.161
  Slack Time                    0.361
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.484 | 
     | CTS_ccl_a_buf_00010                    |              | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.483 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^   | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.447 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |              | CKLNQD4BWP40     | 0.042 | 0.005 |  -0.082 |   -0.443 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD4BWP40     | 0.038 | 0.048 |  -0.034 |   -0.395 | 
     | sb_wide/out_0_1_id1_reg_1_             |              | DFQD0BWP40       | 0.038 | 0.000 |  -0.033 |   -0.394 | 
     | sb_wide/out_0_1_id1_reg_1_             | CP ^ -> Q v  | DFQD0BWP40       | 0.023 | 0.101 |   0.067 |   -0.294 | 
     | sb_wide/U380                           |              | AO22D2BWP40      | 0.023 | 0.000 |   0.067 |   -0.294 | 
     | sb_wide/U380                           | A2 v -> Z v  | AO22D2BWP40      | 0.096 | 0.091 |   0.158 |   -0.203 | 
     | sb_wide                                | out_0_1[1] v | sb_unq1          |       |       |   0.161 |   -0.200 | 
     |                                        |              | pe_tile_new_unq1 | 0.096 | 0.003 |   0.161 |   -0.200 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[11]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_11_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.162
  Slack Time                    0.362
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.021 |       |  -0.123 |   -0.485 | 
     | CTS_ccl_a_buf_00010                    |               | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.484 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^    | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.448 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |               | CKLNQD4BWP40     | 0.042 | 0.005 |  -0.082 |   -0.444 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^   | CKLNQD4BWP40     | 0.038 | 0.048 |  -0.034 |   -0.396 | 
     | sb_wide/out_0_1_id1_reg_11_            |               | DFQD0BWP40       | 0.038 | 0.000 |  -0.033 |   -0.395 | 
     | sb_wide/out_0_1_id1_reg_11_            | CP ^ -> Q v   | DFQD0BWP40       | 0.026 | 0.102 |   0.068 |   -0.294 | 
     | sb_wide/U734                           |               | AO22D2BWP40      | 0.026 | 0.000 |   0.068 |   -0.294 | 
     | sb_wide/U734                           | A2 v -> Z v   | AO22D2BWP40      | 0.095 | 0.091 |   0.160 |   -0.202 | 
     | sb_wide                                | out_0_1[11] v | sb_unq1          |       |       |   0.162 |   -0.200 | 
     |                                        |               | pe_tile_new_unq1 | 0.095 | 0.002 |   0.162 |   -0.200 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[11]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_0_id1_reg_11_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.163
  Slack Time                    0.363
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.021 |       |  -0.123 |   -0.486 | 
     | CTS_ccl_a_buf_00010                    |               | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.485 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^    | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.449 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch |               | CKLNQD4BWP40     | 0.042 | 0.004 |  -0.082 |   -0.445 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch | CP ^ -> Q ^   | CKLNQD4BWP40     | 0.037 | 0.047 |  -0.035 |   -0.398 | 
     | sb_wide/out_0_0_id1_reg_11_            |               | DFQD0BWP40       | 0.037 | 0.001 |  -0.034 |   -0.397 | 
     | sb_wide/out_0_0_id1_reg_11_            | CP ^ -> Q v   | DFQD0BWP40       | 0.025 | 0.101 |   0.067 |   -0.295 | 
     | sb_wide/U738                           |               | AO22D2BWP40      | 0.025 | 0.000 |   0.067 |   -0.295 | 
     | sb_wide/U738                           | A2 v -> Z v   | AO22D2BWP40      | 0.101 | 0.091 |   0.158 |   -0.205 | 
     | sb_wide                                | out_0_0[11] v | sb_unq1          |       |       |   0.163 |   -0.200 | 
     |                                        |               | pe_tile_new_unq1 | 0.102 | 0.005 |   0.163 |   -0.200 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[5]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_5_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.163
  Slack Time                    0.363
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.486 | 
     | CTS_ccl_a_buf_00010                    |              | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.485 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^   | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.449 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |              | CKLNQD4BWP40     | 0.042 | 0.005 |  -0.082 |   -0.444 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD4BWP40     | 0.038 | 0.048 |  -0.034 |   -0.396 | 
     | sb_wide/out_0_1_id1_reg_5_             |              | DFQD0BWP40       | 0.038 | 0.001 |  -0.033 |   -0.396 | 
     | sb_wide/out_0_1_id1_reg_5_             | CP ^ -> Q v  | DFQD0BWP40       | 0.025 | 0.101 |   0.068 |   -0.294 | 
     | sb_wide/U576                           |              | AO22D2BWP40      | 0.025 | 0.000 |   0.068 |   -0.294 | 
     | sb_wide/U576                           | A2 v -> Z v  | AO22D2BWP40      | 0.099 | 0.091 |   0.159 |   -0.204 | 
     | sb_wide                                | out_0_1[5] v | sb_unq1          |       |       |   0.163 |   -0.200 | 
     |                                        |              | pe_tile_new_unq1 | 0.100 | 0.004 |   0.163 |   -0.200 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[2]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_2_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.163
  Slack Time                    0.363
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.486 | 
     | CTS_ccl_a_buf_00010                    |              | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.485 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^   | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.449 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |              | CKLNQD4BWP40     | 0.042 | 0.005 |  -0.082 |   -0.445 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD4BWP40     | 0.038 | 0.048 |  -0.034 |   -0.397 | 
     | sb_wide/out_0_1_id1_reg_2_             |              | DFQD0BWP40       | 0.038 | 0.001 |  -0.033 |   -0.396 | 
     | sb_wide/out_0_1_id1_reg_2_             | CP ^ -> Q v  | DFQD0BWP40       | 0.026 | 0.102 |   0.069 |   -0.294 | 
     | sb_wide/U416                           |              | AO22D2BWP40      | 0.026 | 0.000 |   0.069 |   -0.294 | 
     | sb_wide/U416                           | A2 v -> Z v  | AO22D2BWP40      | 0.098 | 0.091 |   0.160 |   -0.203 | 
     | sb_wide                                | out_0_1[2] v | sb_unq1          |       |       |   0.163 |   -0.200 | 
     |                                        |              | pe_tile_new_unq1 | 0.098 | 0.003 |   0.163 |   -0.200 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[9]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_9_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.163
  Slack Time                    0.363
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.486 | 
     | CTS_ccl_a_buf_00010                    |              | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.485 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^   | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.450 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |              | CKLNQD4BWP40     | 0.042 | 0.005 |  -0.082 |   -0.445 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD4BWP40     | 0.038 | 0.048 |  -0.034 |   -0.397 | 
     | sb_wide/out_0_1_id1_reg_9_             |              | DFQD0BWP40       | 0.038 | 0.000 |  -0.033 |   -0.396 | 
     | sb_wide/out_0_1_id1_reg_9_             | CP ^ -> Q v  | DFQD0BWP40       | 0.025 | 0.102 |   0.069 |   -0.294 | 
     | sb_wide/U89                            |              | AO22D2BWP40      | 0.025 | 0.000 |   0.069 |   -0.294 | 
     | sb_wide/U89                            | A2 v -> Z v  | AO22D2BWP40      | 0.095 | 0.091 |   0.160 |   -0.203 | 
     | sb_wide                                | out_0_1[9] v | sb_unq1          |       |       |   0.163 |   -0.200 | 
     |                                        |              | pe_tile_new_unq1 | 0.095 | 0.003 |   0.163 |   -0.200 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[15]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_0_id1_reg_15_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.163
  Slack Time                    0.363
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.021 |       |  -0.123 |   -0.487 | 
     | CTS_ccl_a_buf_00010                    |               | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.485 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^    | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.450 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch |               | CKLNQD4BWP40     | 0.042 | 0.004 |  -0.082 |   -0.446 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch | CP ^ -> Q ^   | CKLNQD4BWP40     | 0.037 | 0.047 |  -0.035 |   -0.398 | 
     | sb_wide/out_0_0_id1_reg_15_            |               | DFQD0BWP40       | 0.037 | 0.001 |  -0.034 |   -0.398 | 
     | sb_wide/out_0_0_id1_reg_15_            | CP ^ -> Q v   | DFQD0BWP40       | 0.024 | 0.101 |   0.067 |   -0.296 | 
     | sb_wide/U210                           |               | AO22D2BWP40      | 0.024 | 0.000 |   0.067 |   -0.296 | 
     | sb_wide/U210                           | A2 v -> Z v   | AO22D2BWP40      | 0.103 | 0.091 |   0.158 |   -0.205 | 
     | sb_wide                                | out_0_0[15] v | sb_unq1          |       |       |   0.163 |   -0.200 | 
     |                                        |               | pe_tile_new_unq1 | 0.104 | 0.005 |   0.163 |   -0.200 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[14]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_14_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.163
  Slack Time                    0.363
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.021 |       |  -0.123 |   -0.487 | 
     | CTS_ccl_a_buf_00010                    |               | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.486 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^    | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.450 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |               | CKLNQD4BWP40     | 0.042 | 0.005 |  -0.082 |   -0.445 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^   | CKLNQD4BWP40     | 0.038 | 0.048 |  -0.034 |   -0.397 | 
     | sb_wide/out_0_1_id1_reg_14_            |               | DFQD0BWP40       | 0.038 | 0.001 |  -0.033 |   -0.397 | 
     | sb_wide/out_0_1_id1_reg_14_            | CP ^ -> Q v   | DFQD0BWP40       | 0.025 | 0.102 |   0.068 |   -0.295 | 
     | sb_wide/U856                           |               | AO22D2BWP40      | 0.025 | 0.000 |   0.068 |   -0.295 | 
     | sb_wide/U856                           | A2 v -> Z v   | AO22D2BWP40      | 0.100 | 0.091 |   0.159 |   -0.204 | 
     | sb_wide                                | out_0_1[14] v | sb_unq1          |       |       |   0.163 |   -0.200 | 
     |                                        |               | pe_tile_new_unq1 | 0.100 | 0.004 |   0.163 |   -0.200 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[12]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_0_id1_reg_12_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.164
  Slack Time                    0.364
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.021 |       |  -0.123 |   -0.487 | 
     | CTS_ccl_a_buf_00010                    |               | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.486 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^    | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.450 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch |               | CKLNQD4BWP40     | 0.042 | 0.004 |  -0.082 |   -0.446 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch | CP ^ -> Q ^   | CKLNQD4BWP40     | 0.037 | 0.047 |  -0.035 |   -0.399 | 
     | sb_wide/out_0_0_id1_reg_12_            |               | DFQD0BWP40       | 0.037 | 0.001 |  -0.034 |   -0.398 | 
     | sb_wide/out_0_0_id1_reg_12_            | CP ^ -> Q v   | DFQD0BWP40       | 0.025 | 0.102 |   0.068 |   -0.296 | 
     | sb_wide/U360                           |               | AO22D2BWP40      | 0.025 | 0.000 |   0.068 |   -0.296 | 
     | sb_wide/U360                           | A2 v -> Z v   | AO22D2BWP40      | 0.102 | 0.091 |   0.159 |   -0.205 | 
     | sb_wide                                | out_0_0[12] v | sb_unq1          |       |       |   0.164 |   -0.200 | 
     |                                        |               | pe_tile_new_unq1 | 0.102 | 0.005 |   0.164 |   -0.200 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[14]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_14_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.164
  Slack Time                    0.364
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.021 |       |  -0.123 |   -0.487 | 
     | CTS_ccl_a_buf_00010                    |               | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.486 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^    | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.450 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |               | CKLNQD3BWP40     | 0.043 | 0.007 |  -0.080 |   -0.444 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.046 | 0.051 |  -0.029 |   -0.393 | 
     | sb_wide/out_0_4_id1_reg_14_            |               | DFQD0BWP40       | 0.046 | 0.001 |  -0.029 |   -0.392 | 
     | sb_wide/out_0_4_id1_reg_14_            | CP ^ -> Q v   | DFQD0BWP40       | 0.020 | 0.100 |   0.072 |   -0.292 | 
     | sb_wide/U836                           |               | AO22D2BWP40      | 0.020 | 0.000 |   0.072 |   -0.292 | 
     | sb_wide/U836                           | A2 v -> Z v   | AO22D2BWP40      | 0.095 | 0.090 |   0.161 |   -0.202 | 
     | sb_wide                                | out_0_4[14] v | sb_unq1          |       |       |   0.164 |   -0.200 | 
     |                                        |               | pe_tile_new_unq1 | 0.095 | 0.002 |   0.164 |   -0.200 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[4]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_4_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.165
  Slack Time                    0.365
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.488 | 
     | CTS_ccl_a_buf_00010                    |              | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.487 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^   | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.451 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |              | CKLNQD3BWP40     | 0.043 | 0.007 |  -0.080 |   -0.444 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.046 | 0.051 |  -0.029 |   -0.394 | 
     | sb_wide/out_0_4_id1_reg_4_             |              | DFQD0BWP40       | 0.046 | 0.001 |  -0.028 |   -0.393 | 
     | sb_wide/out_0_4_id1_reg_4_             | CP ^ -> Q v  | DFQD0BWP40       | 0.022 | 0.101 |   0.073 |   -0.292 | 
     | sb_wide/U540                           |              | AO22D2BWP40      | 0.022 | 0.000 |   0.073 |   -0.292 | 
     | sb_wide/U540                           | A2 v -> Z v  | AO22D2BWP40      | 0.094 | 0.090 |   0.162 |   -0.202 | 
     | sb_wide                                | out_0_4[4] v | sb_unq1          |       |       |   0.165 |   -0.200 | 
     |                                        |              | pe_tile_new_unq1 | 0.094 | 0.002 |   0.165 |   -0.200 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[8]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_8_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.165
  Slack Time                    0.365
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.488 | 
     | CTS_ccl_a_buf_00010                    |              | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.487 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^   | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.451 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |              | CKLNQD4BWP40     | 0.042 | 0.005 |  -0.082 |   -0.446 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD4BWP40     | 0.038 | 0.048 |  -0.034 |   -0.398 | 
     | sb_wide/out_0_1_id1_reg_8_             |              | DFQD0BWP40       | 0.038 | 0.001 |  -0.033 |   -0.398 | 
     | sb_wide/out_0_1_id1_reg_8_             | CP ^ -> Q v  | DFQD0BWP40       | 0.025 | 0.102 |   0.069 |   -0.296 | 
     | sb_wide/U123                           |              | AO22D2BWP40      | 0.025 | 0.000 |   0.069 |   -0.296 | 
     | sb_wide/U123                           | A2 v -> Z v  | AO22D2BWP40      | 0.102 | 0.092 |   0.160 |   -0.204 | 
     | sb_wide                                | out_0_1[8] v | sb_unq1          |       |       |   0.165 |   -0.200 | 
     |                                        |              | pe_tile_new_unq1 | 0.102 | 0.004 |   0.165 |   -0.200 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[12]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_reg_12_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.165
  Slack Time                    0.365
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.021 |       |  -0.123 |   -0.488 | 
     | CTS_ccl_a_buf_00010                    |               | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.487 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^    | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.451 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch |               | CKLNQD4BWP40     | 0.043 | 0.007 |  -0.080 |   -0.444 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch | CP ^ -> Q ^   | CKLNQD4BWP40     | 0.037 | 0.047 |  -0.033 |   -0.397 | 
     | sb_wide/out_0_3_id1_reg_12_            |               | DFQD0BWP40       | 0.037 | 0.000 |  -0.032 |   -0.397 | 
     | sb_wide/out_0_3_id1_reg_12_            | CP ^ -> Q v   | DFQD0BWP40       | 0.024 | 0.101 |   0.069 |   -0.296 | 
     | sb_wide/U326                           |               | AO22D2BWP40      | 0.024 | 0.000 |   0.069 |   -0.296 | 
     | sb_wide/U326                           | A2 v -> Z v   | AO22D2BWP40      | 0.102 | 0.091 |   0.161 |   -0.204 | 
     | sb_wide                                | out_0_3[12] v | sb_unq1          |       |       |   0.165 |   -0.200 | 
     |                                        |               | pe_tile_new_unq1 | 0.102 | 0.004 |   0.165 |   -0.200 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[7]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_7_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.165
  Slack Time                    0.365
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.489 | 
     | CTS_ccl_a_buf_00010                    |              | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.487 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^   | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.452 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |              | CKLNQD3BWP40     | 0.043 | 0.007 |  -0.080 |   -0.445 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.046 | 0.051 |  -0.029 |   -0.394 | 
     | sb_wide/out_0_4_id1_reg_7_             |              | DFQD0BWP40       | 0.046 | 0.001 |  -0.028 |   -0.394 | 
     | sb_wide/out_0_4_id1_reg_7_             | CP ^ -> Q v  | DFQD0BWP40       | 0.023 | 0.102 |   0.073 |   -0.292 | 
     | sb_wide/U652                           |              | AO22D2BWP40      | 0.023 | 0.000 |   0.073 |   -0.292 | 
     | sb_wide/U652                           | A2 v -> Z v  | AO22D2BWP40      | 0.094 | 0.090 |   0.163 |   -0.202 | 
     | sb_wide                                | out_0_4[7] v | sb_unq1          |       |       |   0.165 |   -0.200 | 
     |                                        |              | pe_tile_new_unq1 | 0.094 | 0.002 |   0.165 |   -0.200 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[12]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_12_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.166
  Slack Time                    0.366
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.021 |       |  -0.123 |   -0.489 | 
     | CTS_ccl_a_buf_00010                    |               | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.488 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^    | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.452 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |               | CKLNQD3BWP40     | 0.043 | 0.007 |  -0.080 |   -0.446 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.046 | 0.051 |  -0.029 |   -0.395 | 
     | sb_wide/out_0_4_id1_reg_12_            |               | DFQD0BWP40       | 0.046 | 0.000 |  -0.029 |   -0.395 | 
     | sb_wide/out_0_4_id1_reg_12_            | CP ^ -> Q v   | DFQD0BWP40       | 0.021 | 0.101 |   0.072 |   -0.294 | 
     | sb_wide/U330                           |               | AO22D2BWP40      | 0.021 | 0.000 |   0.072 |   -0.294 | 
     | sb_wide/U330                           | A2 v -> Z v   | AO22D2BWP40      | 0.097 | 0.091 |   0.163 |   -0.203 | 
     | sb_wide                                | out_0_4[12] v | sb_unq1          |       |       |   0.166 |   -0.200 | 
     |                                        |               | pe_tile_new_unq1 | 0.097 | 0.003 |   0.166 |   -0.200 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[13]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_13_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.166
  Slack Time                    0.366
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.021 |       |  -0.123 |   -0.489 | 
     | CTS_ccl_a_buf_00010                    |               | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.488 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^    | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.452 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |               | CKLNQD3BWP40     | 0.043 | 0.007 |  -0.080 |   -0.446 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.046 | 0.051 |  -0.029 |   -0.395 | 
     | sb_wide/out_0_4_id1_reg_13_            |               | DFQD0BWP40       | 0.046 | 0.001 |  -0.029 |   -0.394 | 
     | sb_wide/out_0_4_id1_reg_13_            | CP ^ -> Q v   | DFQD0BWP40       | 0.023 | 0.102 |   0.074 |   -0.292 | 
     | sb_wide/U780                           |               | AO22D2BWP40      | 0.023 | 0.000 |   0.074 |   -0.292 | 
     | sb_wide/U780                           | A2 v -> Z v   | AO22D2BWP40      | 0.094 | 0.090 |   0.164 |   -0.202 | 
     | sb_wide                                | out_0_4[13] v | sb_unq1          |       |       |   0.166 |   -0.200 | 
     |                                        |               | pe_tile_new_unq1 | 0.094 | 0.002 |   0.166 |   -0.200 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[2]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_2_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.166
  Slack Time                    0.366
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.489 | 
     | CTS_ccl_a_buf_00010                    |              | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.488 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^   | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.452 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |              | CKLNQD3BWP40     | 0.043 | 0.007 |  -0.080 |   -0.446 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.046 | 0.051 |  -0.029 |   -0.395 | 
     | sb_wide/out_0_4_id1_reg_2_             |              | DFQD0BWP40       | 0.046 | 0.001 |  -0.028 |   -0.394 | 
     | sb_wide/out_0_4_id1_reg_2_             | CP ^ -> Q v  | DFQD0BWP40       | 0.023 | 0.102 |   0.074 |   -0.292 | 
     | sb_wide/U432                           |              | AO22D2BWP40      | 0.023 | 0.000 |   0.074 |   -0.292 | 
     | sb_wide/U432                           | A2 v -> Z v  | AO22D2BWP40      | 0.095 | 0.090 |   0.164 |   -0.202 | 
     | sb_wide                                | out_0_4[2] v | sb_unq1          |       |       |   0.166 |   -0.200 | 
     |                                        |              | pe_tile_new_unq1 | 0.095 | 0.002 |   0.166 |   -0.200 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[7]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_reg_7_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.166
  Slack Time                    0.366
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.489 | 
     | CTS_ccl_a_buf_00010                    |              | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.488 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^   | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.453 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch |              | CKLNQD4BWP40     | 0.043 | 0.007 |  -0.080 |   -0.446 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch | CP ^ -> Q ^  | CKLNQD4BWP40     | 0.037 | 0.047 |  -0.033 |   -0.399 | 
     | sb_wide/out_0_3_id1_reg_7_             |              | DFQD0BWP40       | 0.037 | 0.001 |  -0.032 |   -0.398 | 
     | sb_wide/out_0_3_id1_reg_7_             | CP ^ -> Q v  | DFQD0BWP40       | 0.028 | 0.103 |   0.071 |   -0.295 | 
     | sb_wide/U656                           |              | AO22D2BWP40      | 0.028 | 0.000 |   0.071 |   -0.295 | 
     | sb_wide/U656                           | A2 v -> Z v  | AO22D2BWP40      | 0.100 | 0.092 |   0.163 |   -0.204 | 
     | sb_wide                                | out_0_3[7] v | sb_unq1          |       |       |   0.166 |   -0.200 | 
     |                                        |              | pe_tile_new_unq1 | 0.100 | 0.003 |   0.166 |   -0.200 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[10]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_0_id1_reg_10_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.166
  Slack Time                    0.366
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.021 |       |  -0.123 |   -0.490 | 
     | CTS_ccl_a_buf_00010                    |               | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.488 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^    | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.453 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch |               | CKLNQD4BWP40     | 0.042 | 0.004 |  -0.082 |   -0.449 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch | CP ^ -> Q ^   | CKLNQD4BWP40     | 0.037 | 0.047 |  -0.035 |   -0.401 | 
     | sb_wide/out_0_0_id1_reg_10_            |               | DFQD0BWP40       | 0.037 | 0.001 |  -0.034 |   -0.401 | 
     | sb_wide/out_0_0_id1_reg_10_            | CP ^ -> Q v   | DFQD0BWP40       | 0.026 | 0.103 |   0.068 |   -0.298 | 
     | sb_wide/U706                           |               | AO22D2BWP40      | 0.026 | 0.000 |   0.068 |   -0.298 | 
     | sb_wide/U706                           | A2 v -> Z v   | AO22D2BWP40      | 0.105 | 0.092 |   0.160 |   -0.206 | 
     | sb_wide                                | out_0_0[10] v | sb_unq1          |       |       |   0.166 |   -0.200 | 
     |                                        |               | pe_tile_new_unq1 | 0.105 | 0.006 |   0.166 |   -0.200 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T0[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_0_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.167
  Slack Time                    0.367
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +-------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                          |              |                  |       |       |  Time   |   Time   | 
     |--------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.490 | 
     | CTS_ccl_a_buf_00008      |              | CKBD18BWP40      | 0.021 | 0.001 |  -0.122 |   -0.489 | 
     | CTS_ccl_a_buf_00008      | I ^ -> Z ^   | CKBD18BWP40      | 0.035 | 0.036 |  -0.086 |   -0.453 | 
     | CTS_ccl_a_buf_00003      |              | CKBD5BWP40       | 0.036 | 0.001 |  -0.085 |   -0.452 | 
     | CTS_ccl_a_buf_00003      | I ^ -> Z ^   | CKBD5BWP40       | 0.065 | 0.054 |  -0.031 |   -0.398 | 
     | sb_1b/out_0_0_id1_reg_0_ |              | EDFQD0BWP40      | 0.065 | 0.002 |  -0.029 |   -0.396 | 
     | sb_1b/out_0_0_id1_reg_0_ | CP ^ -> Q v  | EDFQD0BWP40      | 0.024 | 0.117 |   0.088 |   -0.279 | 
     | sb_1b/U126               |              | CKMUX2D1BWP40    | 0.024 | 0.000 |   0.088 |   -0.279 | 
     | sb_1b/U126               | I1 v -> Z v  | CKMUX2D1BWP40    | 0.072 | 0.078 |   0.166 |   -0.201 | 
     | sb_1b                    | out_0_0[0] v | sb_unq2          |       |       |   0.167 |   -0.200 | 
     |                          |              | pe_tile_new_unq1 | 0.072 | 0.001 |   0.167 |   -0.200 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[10]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_10_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.167
  Slack Time                    0.367
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.021 |       |  -0.123 |   -0.490 | 
     | CTS_ccl_a_buf_00010                    |               | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.489 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^    | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.453 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |               | CKLNQD3BWP40     | 0.043 | 0.007 |  -0.080 |   -0.446 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.046 | 0.051 |  -0.029 |   -0.396 | 
     | sb_wide/out_0_4_id1_reg_10_            |               | DFQD0BWP40       | 0.046 | 0.000 |  -0.029 |   -0.395 | 
     | sb_wide/out_0_4_id1_reg_10_            | CP ^ -> Q v   | DFQD0BWP40       | 0.022 | 0.102 |   0.073 |   -0.294 | 
     | sb_wide/U688                           |               | AO22D2BWP40      | 0.022 | 0.000 |   0.073 |   -0.294 | 
     | sb_wide/U688                           | A2 v -> Z v   | AO22D2BWP40      | 0.097 | 0.091 |   0.164 |   -0.203 | 
     | sb_wide                                | out_0_4[10] v | sb_unq1          |       |       |   0.167 |   -0.200 | 
     |                                        |               | pe_tile_new_unq1 | 0.097 | 0.003 |   0.167 |   -0.200 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[10]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_reg_10_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.167
  Slack Time                    0.367
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.021 |       |  -0.123 |   -0.490 | 
     | CTS_ccl_a_buf_00010                    |               | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.489 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^    | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.453 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch |               | CKLNQD4BWP40     | 0.043 | 0.007 |  -0.080 |   -0.446 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch | CP ^ -> Q ^   | CKLNQD4BWP40     | 0.037 | 0.047 |  -0.033 |   -0.399 | 
     | sb_wide/out_0_3_id1_reg_10_            |               | DFQD0BWP40       | 0.037 | 0.000 |  -0.032 |   -0.399 | 
     | sb_wide/out_0_3_id1_reg_10_            | CP ^ -> Q v   | DFQD0BWP40       | 0.027 | 0.102 |   0.070 |   -0.297 | 
     | sb_wide/U700                           |               | AO22D2BWP40      | 0.027 | 0.000 |   0.070 |   -0.297 | 
     | sb_wide/U700                           | A2 v -> Z v   | AO22D2BWP40      | 0.102 | 0.093 |   0.162 |   -0.204 | 
     | sb_wide                                | out_0_3[10] v | sb_unq1          |       |       |   0.167 |   -0.200 | 
     |                                        |               | pe_tile_new_unq1 | 0.102 | 0.004 |   0.167 |   -0.200 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[1]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_reg_1_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.167
  Slack Time                    0.367
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.490 | 
     | CTS_ccl_a_buf_00010                    |              | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.489 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^   | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.453 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch |              | CKLNQD3BWP40     | 0.040 | 0.004 |  -0.083 |   -0.450 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.050 | 0.052 |  -0.030 |   -0.397 | 
     | sb_wide/out_2_2_id1_reg_1_             |              | DFQD0BWP40       | 0.050 | 0.001 |  -0.030 |   -0.397 | 
     | sb_wide/out_2_2_id1_reg_1_             | CP ^ -> Q v  | DFQD0BWP40       | 0.020 | 0.102 |   0.072 |   -0.295 | 
     | sb_wide/U1126                          |              | AO22D2BWP40      | 0.020 | 0.000 |   0.072 |   -0.295 | 
     | sb_wide/U1126                          | A2 v -> Z v  | AO22D2BWP40      | 0.103 | 0.091 |   0.162 |   -0.204 | 
     | sb_wide                                | out_2_2[1] v | sb_unq1          |       |       |   0.167 |   -0.200 | 
     |                                        |              | pe_tile_new_unq1 | 0.103 | 0.004 |   0.167 |   -0.200 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[4]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_reg_4_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.167
  Slack Time                    0.367
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.490 | 
     | CTS_ccl_a_buf_00010                    |              | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.489 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^   | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.453 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch |              | CKLNQD3BWP40     | 0.040 | 0.004 |  -0.083 |   -0.450 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.050 | 0.052 |  -0.030 |   -0.397 | 
     | sb_wide/out_2_2_id1_reg_4_             |              | DFQD0BWP40       | 0.050 | 0.001 |  -0.030 |   -0.396 | 
     | sb_wide/out_2_2_id1_reg_4_             | CP ^ -> Q v  | DFQD0BWP40       | 0.020 | 0.101 |   0.072 |   -0.295 | 
     | sb_wide/U1231                          |              | AO22D2BWP40      | 0.020 | 0.000 |   0.072 |   -0.295 | 
     | sb_wide/U1231                          | A2 v -> Z v  | AO22D2BWP40      | 0.103 | 0.091 |   0.163 |   -0.204 | 
     | sb_wide                                | out_2_2[4] v | sb_unq1          |       |       |   0.167 |   -0.200 | 
     |                                        |              | pe_tile_new_unq1 | 0.103 | 0.004 |   0.167 |   -0.200 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[6]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_0_id1_reg_6_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.167
  Slack Time                    0.367
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.490 | 
     | CTS_ccl_a_buf_00010                    |              | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.489 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^   | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.453 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch |              | CKLNQD4BWP40     | 0.042 | 0.004 |  -0.082 |   -0.449 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch | CP ^ -> Q ^  | CKLNQD4BWP40     | 0.037 | 0.047 |  -0.035 |   -0.402 | 
     | sb_wide/out_0_0_id1_reg_6_             |              | DFQD0BWP40       | 0.037 | 0.000 |  -0.035 |   -0.401 | 
     | sb_wide/out_0_0_id1_reg_6_             | CP ^ -> Q v  | DFQD0BWP40       | 0.026 | 0.103 |   0.068 |   -0.299 | 
     | sb_wide/U622                           |              | AO22D2BWP40      | 0.026 | 0.000 |   0.068 |   -0.299 | 
     | sb_wide/U622                           | A2 v -> Z v  | AO22D2BWP40      | 0.106 | 0.093 |   0.161 |   -0.206 | 
     | sb_wide                                | out_0_0[6] v | sb_unq1          |       |       |   0.167 |   -0.200 | 
     |                                        |              | pe_tile_new_unq1 | 0.106 | 0.006 |   0.167 |   -0.200 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[1]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_1_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.167
  Slack Time                    0.367
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.491 | 
     | CTS_ccl_a_buf_00010                    |              | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.489 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^   | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.454 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |              | CKLNQD3BWP40     | 0.043 | 0.007 |  -0.080 |   -0.447 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.046 | 0.051 |  -0.029 |   -0.396 | 
     | sb_wide/out_0_4_id1_reg_1_             |              | DFQD0BWP40       | 0.046 | 0.001 |  -0.028 |   -0.396 | 
     | sb_wide/out_0_4_id1_reg_1_             | CP ^ -> Q v  | DFQD0BWP40       | 0.023 | 0.102 |   0.074 |   -0.293 | 
     | sb_wide/U388                           |              | AO22D2BWP40      | 0.023 | 0.000 |   0.074 |   -0.293 | 
     | sb_wide/U388                           | A2 v -> Z v  | AO22D2BWP40      | 0.095 | 0.091 |   0.165 |   -0.202 | 
     | sb_wide                                | out_0_4[1] v | sb_unq1          |       |       |   0.167 |   -0.200 | 
     |                                        |              | pe_tile_new_unq1 | 0.095 | 0.002 |   0.167 |   -0.200 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[4]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_0_id1_reg_4_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.167
  Slack Time                    0.367
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.491 | 
     | CTS_ccl_a_buf_00010                    |              | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.489 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^   | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.454 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch |              | CKLNQD4BWP40     | 0.042 | 0.004 |  -0.082 |   -0.450 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch | CP ^ -> Q ^  | CKLNQD4BWP40     | 0.037 | 0.047 |  -0.035 |   -0.402 | 
     | sb_wide/out_0_0_id1_reg_4_             |              | DFQD0BWP40       | 0.037 | 0.001 |  -0.034 |   -0.401 | 
     | sb_wide/out_0_0_id1_reg_4_             | CP ^ -> Q v  | DFQD0BWP40       | 0.031 | 0.105 |   0.071 |   -0.296 | 
     | sb_wide/U535                           |              | AO22D2BWP40      | 0.031 | 0.000 |   0.071 |   -0.296 | 
     | sb_wide/U535                           | A2 v -> Z v  | AO22D2BWP40      | 0.100 | 0.092 |   0.163 |   -0.204 | 
     | sb_wide                                | out_0_0[4] v | sb_unq1          |       |       |   0.167 |   -0.200 | 
     |                                        |              | pe_tile_new_unq1 | 0.100 | 0.004 |   0.167 |   -0.200 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[7]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_7_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.167
  Slack Time                    0.367
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.491 | 
     | CTS_ccl_a_buf_00010                    |              | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.489 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^   | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.454 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |              | CKLNQD4BWP40     | 0.042 | 0.005 |  -0.082 |   -0.449 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD4BWP40     | 0.038 | 0.048 |  -0.034 |   -0.401 | 
     | sb_wide/out_0_1_id1_reg_7_             |              | DFQD0BWP40       | 0.038 | 0.001 |  -0.033 |   -0.400 | 
     | sb_wide/out_0_1_id1_reg_7_             | CP ^ -> Q v  | DFQD0BWP40       | 0.028 | 0.104 |   0.071 |   -0.296 | 
     | sb_wide/U660                           |              | AO22D2BWP40      | 0.028 | 0.000 |   0.071 |   -0.296 | 
     | sb_wide/U660                           | A2 v -> Z v  | AO22D2BWP40      | 0.101 | 0.092 |   0.163 |   -0.205 | 
     | sb_wide                                | out_0_1[7] v | sb_unq1          |       |       |   0.167 |   -0.200 | 
     |                                        |              | pe_tile_new_unq1 | 0.101 | 0.005 |   0.167 |   -0.200 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[5]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_5_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.167
  Slack Time                    0.367
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.491 | 
     | CTS_ccl_a_buf_00010                    |              | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.489 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^   | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.454 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |              | CKLNQD3BWP40     | 0.043 | 0.007 |  -0.080 |   -0.447 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.046 | 0.051 |  -0.029 |   -0.396 | 
     | sb_wide/out_0_4_id1_reg_5_             |              | DFQD0BWP40       | 0.046 | 0.001 |  -0.028 |   -0.396 | 
     | sb_wide/out_0_4_id1_reg_5_             | CP ^ -> Q v  | DFQD0BWP40       | 0.024 | 0.104 |   0.075 |   -0.292 | 
     | sb_wide/U568                           |              | AO22D2BWP40      | 0.024 | 0.000 |   0.075 |   -0.292 | 
     | sb_wide/U568                           | A2 v -> Z v  | AO22D2BWP40      | 0.094 | 0.090 |   0.165 |   -0.202 | 
     | sb_wide                                | out_0_4[5] v | sb_unq1          |       |       |   0.167 |   -0.200 | 
     |                                        |              | pe_tile_new_unq1 | 0.094 | 0.002 |   0.167 |   -0.200 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[13]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_0_id1_reg_13_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.167
  Slack Time                    0.367
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.021 |       |  -0.123 |   -0.491 | 
     | CTS_ccl_a_buf_00010                    |               | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.489 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^    | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.454 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch |               | CKLNQD4BWP40     | 0.042 | 0.004 |  -0.082 |   -0.450 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch | CP ^ -> Q ^   | CKLNQD4BWP40     | 0.037 | 0.047 |  -0.035 |   -0.402 | 
     | sb_wide/out_0_0_id1_reg_13_            |               | DFQD0BWP40       | 0.037 | 0.001 |  -0.034 |   -0.402 | 
     | sb_wide/out_0_0_id1_reg_13_            | CP ^ -> Q v   | DFQD0BWP40       | 0.030 | 0.104 |   0.069 |   -0.298 | 
     | sb_wide/U784                           |               | AO22D2BWP40      | 0.030 | 0.000 |   0.069 |   -0.298 | 
     | sb_wide/U784                           | A2 v -> Z v   | AO22D2BWP40      | 0.103 | 0.093 |   0.163 |   -0.205 | 
     | sb_wide                                | out_0_0[13] v | sb_unq1          |       |       |   0.167 |   -0.200 | 
     |                                        |               | pe_tile_new_unq1 | 0.103 | 0.005 |   0.167 |   -0.200 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[0]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_0_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.168
  Slack Time                    0.368
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.491 | 
     | CTS_ccl_a_buf_00010                    |              | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.490 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^   | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.454 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |              | CKLNQD3BWP40     | 0.043 | 0.007 |  -0.080 |   -0.447 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.046 | 0.051 |  -0.029 |   -0.397 | 
     | sb_wide/out_0_4_id1_reg_0_             |              | DFQD0BWP40       | 0.046 | 0.001 |  -0.028 |   -0.396 | 
     | sb_wide/out_0_4_id1_reg_0_             | CP ^ -> Q v  | DFQD0BWP40       | 0.022 | 0.102 |   0.074 |   -0.294 | 
     | sb_wide/U266                           |              | AO22D2BWP40      | 0.022 | 0.000 |   0.074 |   -0.294 | 
     | sb_wide/U266                           | A2 v -> Z v  | AO22D2BWP40      | 0.097 | 0.091 |   0.165 |   -0.203 | 
     | sb_wide                                | out_0_4[0] v | sb_unq1          |       |       |   0.168 |   -0.200 | 
     |                                        |              | pe_tile_new_unq1 | 0.097 | 0.003 |   0.168 |   -0.200 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[10]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_1_id1_reg_10_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.168
  Slack Time                    0.368
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.021 |       |  -0.123 |   -0.491 | 
     | CTS_ccl_a_buf_00010                    |               | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.490 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^    | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.454 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |               | CKLNQD4BWP40     | 0.042 | 0.005 |  -0.082 |   -0.449 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^   | CKLNQD4BWP40     | 0.038 | 0.048 |  -0.034 |   -0.401 | 
     | sb_wide/out_0_1_id1_reg_10_            |               | DFQD0BWP40       | 0.038 | 0.000 |  -0.033 |   -0.401 | 
     | sb_wide/out_0_1_id1_reg_10_            | CP ^ -> Q v   | DFQD0BWP40       | 0.030 | 0.105 |   0.072 |   -0.296 | 
     | sb_wide/U692                           |               | AO22D2BWP40      | 0.030 | 0.000 |   0.072 |   -0.296 | 
     | sb_wide/U692                           | A2 v -> Z v   | AO22D2BWP40      | 0.099 | 0.092 |   0.164 |   -0.204 | 
     | sb_wide                                | out_0_1[10] v | sb_unq1          |       |       |   0.168 |   -0.200 | 
     |                                        |               | pe_tile_new_unq1 | 0.099 | 0.004 |   0.168 |   -0.200 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[8]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_0_id1_reg_8_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.168
  Slack Time                    0.368
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.491 | 
     | CTS_ccl_a_buf_00010                    |              | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.490 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^   | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.454 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch |              | CKLNQD4BWP40     | 0.042 | 0.004 |  -0.082 |   -0.450 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch | CP ^ -> Q ^  | CKLNQD4BWP40     | 0.037 | 0.047 |  -0.035 |   -0.403 | 
     | sb_wide/out_0_0_id1_reg_8_             |              | DFQD0BWP40       | 0.037 | 0.000 |  -0.035 |   -0.402 | 
     | sb_wide/out_0_0_id1_reg_8_             | CP ^ -> Q v  | DFQD0BWP40       | 0.028 | 0.104 |   0.069 |   -0.299 | 
     | sb_wide/U115                           |              | AO22D2BWP40      | 0.028 | 0.000 |   0.069 |   -0.299 | 
     | sb_wide/U115                           | A2 v -> Z v  | AO22D2BWP40      | 0.105 | 0.093 |   0.162 |   -0.206 | 
     | sb_wide                                | out_0_0[8] v | sb_unq1          |       |       |   0.168 |   -0.200 | 
     |                                        |              | pe_tile_new_unq1 | 0.106 | 0.006 |   0.168 |   -0.200 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[3]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_1_id1_reg_3_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.168
  Slack Time                    0.368
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.491 | 
     | CTS_ccl_a_buf_00010                    |              | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.490 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^   | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.454 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch |              | CKLNQD4BWP40     | 0.043 | 0.010 |  -0.077 |   -0.445 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD4BWP40     | 0.041 | 0.050 |  -0.027 |   -0.395 | 
     | sb_wide/out_1_1_id1_reg_3_             |              | DFQD0BWP40       | 0.041 | 0.001 |  -0.027 |   -0.394 | 
     | sb_wide/out_1_1_id1_reg_3_             | CP ^ -> Q v  | DFQD0BWP40       | 0.021 | 0.100 |   0.074 |   -0.294 | 
     | sb_wide/U1222                          |              | AO22D2BWP40      | 0.021 | 0.000 |   0.074 |   -0.294 | 
     | sb_wide/U1222                          | A2 v -> Z v  | AO22D2BWP40      | 0.101 | 0.091 |   0.165 |   -0.203 | 
     | sb_wide                                | out_1_1[3] v | sb_unq1          |       |       |   0.168 |   -0.200 | 
     |                                        |              | pe_tile_new_unq1 | 0.101 | 0.003 |   0.168 |   -0.200 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[9]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_0_id1_reg_9_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.168
  Slack Time                    0.368
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.491 | 
     | CTS_ccl_a_buf_00010                    |              | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.490 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^   | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.454 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch |              | CKLNQD4BWP40     | 0.042 | 0.004 |  -0.082 |   -0.450 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch | CP ^ -> Q ^  | CKLNQD4BWP40     | 0.037 | 0.047 |  -0.035 |   -0.403 | 
     | sb_wide/out_0_0_id1_reg_9_             |              | DFQD0BWP40       | 0.037 | 0.001 |  -0.034 |   -0.402 | 
     | sb_wide/out_0_0_id1_reg_9_             | CP ^ -> Q v  | DFQD0BWP40       | 0.034 | 0.105 |   0.071 |   -0.297 | 
     | sb_wide/U111                           |              | AO22D2BWP40      | 0.034 | 0.000 |   0.071 |   -0.297 | 
     | sb_wide/U111                           | A2 v -> Z v  | AO22D2BWP40      | 0.099 | 0.093 |   0.164 |   -0.204 | 
     | sb_wide                                | out_0_0[9] v | sb_unq1          |       |       |   0.168 |   -0.200 | 
     |                                        |              | pe_tile_new_unq1 | 0.099 | 0.004 |   0.168 |   -0.200 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[6]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_1_id1_reg_6_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.168
  Slack Time                    0.368
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.491 | 
     | CTS_ccl_a_buf_00010                    |              | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.490 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^   | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.454 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch |              | CKLNQD4BWP40     | 0.043 | 0.010 |  -0.077 |   -0.445 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD4BWP40     | 0.041 | 0.050 |  -0.027 |   -0.395 | 
     | sb_wide/out_1_1_id1_reg_6_             |              | DFQD0BWP40       | 0.041 | 0.001 |  -0.027 |   -0.395 | 
     | sb_wide/out_1_1_id1_reg_6_             | CP ^ -> Q v  | DFQD0BWP40       | 0.021 | 0.100 |   0.073 |   -0.295 | 
     | sb_wide/U1362                          |              | AO22D2BWP40      | 0.021 | 0.000 |   0.073 |   -0.295 | 
     | sb_wide/U1362                          | A2 v -> Z v  | AO22D2BWP40      | 0.103 | 0.091 |   0.164 |   -0.204 | 
     | sb_wide                                | out_1_1[6] v | sb_unq1          |       |       |   0.168 |   -0.200 | 
     |                                        |              | pe_tile_new_unq1 | 0.103 | 0.003 |   0.168 |   -0.200 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[2]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_reg_2_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.168
  Slack Time                    0.368
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.491 | 
     | CTS_ccl_a_buf_00010                    |              | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.490 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^   | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.455 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch |              | CKLNQD3BWP40     | 0.040 | 0.004 |  -0.083 |   -0.451 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.050 | 0.052 |  -0.030 |   -0.398 | 
     | sb_wide/out_2_2_id1_reg_2_             |              | DFQD0BWP40       | 0.050 | 0.001 |  -0.030 |   -0.398 | 
     | sb_wide/out_2_2_id1_reg_2_             | CP ^ -> Q v  | DFQD0BWP40       | 0.021 | 0.102 |   0.072 |   -0.296 | 
     | sb_wide/U1161                          |              | AO22D2BWP40      | 0.021 | 0.000 |   0.072 |   -0.296 | 
     | sb_wide/U1161                          | A2 v -> Z v  | AO22D2BWP40      | 0.104 | 0.091 |   0.163 |   -0.205 | 
     | sb_wide                                | out_2_2[2] v | sb_unq1          |       |       |   0.168 |   -0.200 | 
     |                                        |              | pe_tile_new_unq1 | 0.104 | 0.005 |   0.168 |   -0.200 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[15]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_15_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.168
  Slack Time                    0.368
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.021 |       |  -0.123 |   -0.491 | 
     | CTS_ccl_a_buf_00010                    |               | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.490 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^    | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.455 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |               | CKLNQD3BWP40     | 0.043 | 0.007 |  -0.080 |   -0.448 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.046 | 0.051 |  -0.029 |   -0.397 | 
     | sb_wide/out_0_4_id1_reg_15_            |               | DFQD0BWP40       | 0.046 | 0.000 |  -0.029 |   -0.397 | 
     | sb_wide/out_0_4_id1_reg_15_            | CP ^ -> Q v   | DFQD0BWP40       | 0.025 | 0.104 |   0.075 |   -0.293 | 
     | sb_wide/U218                           |               | AO22D2BWP40      | 0.025 | 0.000 |   0.075 |   -0.293 | 
     | sb_wide/U218                           | A2 v -> Z v   | AO22D2BWP40      | 0.094 | 0.091 |   0.166 |   -0.202 | 
     | sb_wide                                | out_0_4[15] v | sb_unq1          |       |       |   0.168 |   -0.200 | 
     |                                        |               | pe_tile_new_unq1 | 0.094 | 0.002 |   0.168 |   -0.200 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[15]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_reg_15_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.168
  Slack Time                    0.368
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.021 |       |  -0.123 |   -0.492 | 
     | CTS_ccl_a_buf_00010                    |               | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.490 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^    | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.455 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch |               | CKLNQD3BWP40     | 0.040 | 0.004 |  -0.083 |   -0.451 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40     | 0.050 | 0.052 |  -0.030 |   -0.398 | 
     | sb_wide/out_2_2_id1_reg_15_            |               | DFQD0BWP40       | 0.050 | 0.001 |  -0.030 |   -0.398 | 
     | sb_wide/out_2_2_id1_reg_15_            | CP ^ -> Q v   | DFQD0BWP40       | 0.021 | 0.102 |   0.073 |   -0.295 | 
     | sb_wide/U1424                          |               | AO22D2BWP40      | 0.021 | 0.000 |   0.073 |   -0.295 | 
     | sb_wide/U1424                          | A2 v -> Z v   | AO22D2BWP40      | 0.103 | 0.091 |   0.164 |   -0.204 | 
     | sb_wide                                | out_2_2[15] v | sb_unq1          |       |       |   0.168 |   -0.200 | 
     |                                        |               | pe_tile_new_unq1 | 0.103 | 0.004 |   0.168 |   -0.200 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[8]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_8_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.168
  Slack Time                    0.368
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.492 | 
     | CTS_ccl_a_buf_00010                    |              | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.490 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^   | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.455 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |              | CKLNQD3BWP40     | 0.043 | 0.007 |  -0.080 |   -0.448 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40     | 0.046 | 0.051 |  -0.029 |   -0.397 | 
     | sb_wide/out_0_4_id1_reg_8_             |              | DFQD0BWP40       | 0.046 | 0.000 |  -0.029 |   -0.397 | 
     | sb_wide/out_0_4_id1_reg_8_             | CP ^ -> Q v  | DFQD0BWP40       | 0.024 | 0.103 |   0.075 |   -0.294 | 
     | sb_wide/U131                           |              | AO22D2BWP40      | 0.024 | 0.000 |   0.075 |   -0.294 | 
     | sb_wide/U131                           | A2 v -> Z v  | AO22D2BWP40      | 0.098 | 0.090 |   0.165 |   -0.203 | 
     | sb_wide                                | out_0_4[8] v | sb_unq1          |       |       |   0.168 |   -0.200 | 
     |                                        |              | pe_tile_new_unq1 | 0.099 | 0.003 |   0.168 |   -0.200 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[6]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_reg_6_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.168
  Slack Time                    0.368
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |              |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                  | 0.021 |       |  -0.123 |   -0.492 | 
     | CTS_ccl_a_buf_00010                    |              | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.490 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^   | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.455 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch |              | CKLNQD4BWP40     | 0.043 | 0.007 |  -0.080 |   -0.448 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch | CP ^ -> Q ^  | CKLNQD4BWP40     | 0.037 | 0.047 |  -0.033 |   -0.401 | 
     | sb_wide/out_0_3_id1_reg_6_             |              | DFQD0BWP40       | 0.037 | 0.000 |  -0.032 |   -0.401 | 
     | sb_wide/out_0_3_id1_reg_6_             | CP ^ -> Q v  | DFQD0BWP40       | 0.029 | 0.104 |   0.071 |   -0.297 | 
     | sb_wide/U610                           |              | AO22D2BWP40      | 0.029 | 0.000 |   0.071 |   -0.297 | 
     | sb_wide/U610                           | A2 v -> Z v  | AO22D2BWP40      | 0.102 | 0.093 |   0.164 |   -0.204 | 
     | sb_wide                                | out_0_3[6] v | sb_unq1          |       |       |   0.168 |   -0.200 | 
     |                                        |              | pe_tile_new_unq1 | 0.102 | 0.004 |   0.168 |   -0.200 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[13]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_reg_13_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.200
  Arrival Time                  0.168
  Slack Time                    0.368
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.011
     + Source Insertion Delay            -0.135
     = Beginpoint Arrival Time           -0.123
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |       Cell       |  Slew | Delay | Arrival | Required | 
     |                                        |               |                  |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                  | 0.021 |       |  -0.123 |   -0.492 | 
     | CTS_ccl_a_buf_00010                    |               | CKBD20BWP40      | 0.021 | 0.001 |  -0.122 |   -0.490 | 
     | CTS_ccl_a_buf_00010                    | I ^ -> Z ^    | CKBD20BWP40      | 0.039 | 0.036 |  -0.086 |   -0.455 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch |               | CKLNQD4BWP40     | 0.043 | 0.007 |  -0.080 |   -0.448 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch | CP ^ -> Q ^   | CKLNQD4BWP40     | 0.037 | 0.047 |  -0.033 |   -0.401 | 
     | sb_wide/out_0_3_id1_reg_13_            |               | DFQD0BWP40       | 0.037 | 0.000 |  -0.032 |   -0.400 | 
     | sb_wide/out_0_3_id1_reg_13_            | CP ^ -> Q v   | DFQD0BWP40       | 0.030 | 0.105 |   0.073 |   -0.296 | 
     | sb_wide/U772                           |               | AO22D2BWP40      | 0.030 | 0.000 |   0.073 |   -0.296 | 
     | sb_wide/U772                           | A2 v -> Z v   | AO22D2BWP40      | 0.099 | 0.092 |   0.165 |   -0.203 | 
     | sb_wide                                | out_0_3[13] v | sb_unq1          |       |       |   0.168 |   -0.200 | 
     |                                        |               | pe_tile_new_unq1 | 0.099 | 0.003 |   0.168 |   -0.200 | 
     +----------------------------------------------------------------------------------------------------------------+ 

