\begin{table*}[t]
\centering
\caption{Cumulative latency and cache breakdown across all circuit–qubit–depth configurations.}
\label{tab:cache_all}
\resizebox{\textwidth}{!}{
\renewcommand{\arraystretch}{1.2}
\begin{tabular}{| l || r r c || r r r r r c |}
\hline
Circuit & E2E (Base) & E2E (TC) & \textbf{E2E Speedup} & Transpile (B) & Cache Search (TC) & Transpile (TC) & Cache Write (TC) & TC Sum $^\dagger$ & \textbf{Compile Speedup} \\
\hline
\hline
GHZ-Chain\_all\_QD & $4.112$ & $2.227$ & $\textbf{1.85}$$\times$ & $3.721$ & $0.020$ & $0.830$ & $1.021$ & $1.872$ & $\textbf{1.99}$$\times$ \\
LinearEnt\_all\_QD & $10.783$ & $3.806$ & $\textbf{2.83}$$\times$ & $9.815$ & $0.069$ & $1.899$ & $0.986$ & $2.954$ & $\textbf{3.32}$$\times$ \\
QFT-Like\_all\_QD & $47.321$ & $12.807$ & $\textbf{3.69}$$\times$ & $44.018$ & $0.112$ & $8.909$ & $0.858$ & $9.878$ & $\textbf{4.46}$$\times$ \\
\hline
\end{tabular}
}
\end{table*}
