'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\main.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\cymetadata.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\USBUART.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\USBUART_audio.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\USBUART_boot.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\USBUART_cdc.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\USBUART_cls.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\USBUART_descr.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\USBUART_drv.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\USBUART_episr.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\USBUART_hid.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\USBUART_pm.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\USBUART_std.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\USBUART_vnd.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\USBUART_midi.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\USBUART_msc.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\UART_1.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\UART_1_PM.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\UART_1_INT.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\UART_1_BOOT.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\CTS.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\CTS_PM.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\RTS.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\RTS_PM.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\USBUART_Dp.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\USBUART_Dp_PM.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\USBUART_Dm.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\USBUART_Dm_PM.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\UART_1_IntClock.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\cy_em_eeprom.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\Cm0Start.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\CyFlash.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\CyLib.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\cyPm.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\cyutils.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\CyDMA.c' 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4\CyLFClk.c' -o .o -T SOURCE_C__ARM_GCC_GENERIC -I 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn' -I 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\Generated_Source\PSoC4' -f 'C:\Users\HPz420\Documents\GitHub\land-boards\lb-boards\FPGA Cards\RETRO-EP4CE15\PSOC\USBFS_UART01\USBFS_UART01.cydsn\ARM_GCC_541\Debug\.deps\SOURCE_C__ARM_GCC_GENERIC.d'