# Reading pref.tcl
# do ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/22.1std/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_II {C:/Users/oscar/Documents/ED/Practica_II/Alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:39:52 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_II" C:/Users/oscar/Documents/ED/Practica_II/Alu.sv 
# -- Compiling module Alu
# 
# Top level modules:
# 	Alu
# End time: 11:39:52 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_II {C:/Users/oscar/Documents/ED/Practica_II/converter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:39:53 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_II" C:/Users/oscar/Documents/ED/Practica_II/converter.sv 
# -- Compiling module converter
# 
# Top level modules:
# 	converter
# End time: 11:39:53 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_II {C:/Users/oscar/Documents/ED/Practica_II/counterpulse.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:39:53 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_II" C:/Users/oscar/Documents/ED/Practica_II/counterpulse.sv 
# -- Compiling module counterpulse
# 
# Top level modules:
# 	counterpulse
# End time: 11:39:53 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_II {C:/Users/oscar/Documents/ED/Practica_II/pulse.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:39:53 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_II" C:/Users/oscar/Documents/ED/Practica_II/pulse.sv 
# -- Compiling module pulse
# 
# Top level modules:
# 	pulse
# End time: 11:39:53 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_II {C:/Users/oscar/Documents/ED/Practica_II/deco7seg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:39:53 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_II" C:/Users/oscar/Documents/ED/Practica_II/deco7seg.sv 
# -- Compiling module deco7seg
# 
# Top level modules:
# 	deco7seg
# End time: 11:39:53 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_II {C:/Users/oscar/Documents/ED/Practica_II/nbitAdder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:39:53 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_II" C:/Users/oscar/Documents/ED/Practica_II/nbitAdder.sv 
# -- Compiling module nbitAdder
# 
# Top level modules:
# 	nbitAdder
# End time: 11:39:53 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_II {C:/Users/oscar/Documents/ED/Practica_II/main.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:39:53 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_II" C:/Users/oscar/Documents/ED/Practica_II/main.sv 
# -- Compiling module main
# -- Compiling module tbmain
# 
# Top level modules:
# 	tbmain
# End time: 11:39:53 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.tbmain
# vsim work.tbmain 
# Start time: 11:40:03 on Sep 06,2023
# Loading sv_std.std
# Loading work.tbmain
# Loading work.main
# Loading work.counterpulse
# Loading work.pulse
# Loading work.Alu
# Loading work.nbitAdder
# Loading work.converter
# Loading work.deco7seg
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'D'. The port definition is at: C:/Users/oscar/Documents/ED/Practica_II/deco7seg.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /tbmain/main_u0/decominus File: C:/Users/oscar/Documents/ED/Practica_II/main.sv Line: 28
add wave -position end  sim:/tbmain/clk
add wave -position end  sim:/tbmain/rst
add wave -position end  sim:/tbmain/Opersel
add wave -position end  sim:/tbmain/vA
add wave -position end  sim:/tbmain/vB
add wave -position end  sim:/tbmain/ALUflags
add wave -position end  sim:/tbmain/operation
add wave -position end  sim:/tbmain/main_u0/ten
add wave -position end  sim:/tbmain/main_u0/unit
run -all
vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_II C:/Users/oscar/Documents/ED/Practica_II/main.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:51 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_II" C:/Users/oscar/Documents/ED/Practica_II/main.sv 
# -- Compiling module main
# -- Compiling module tbmain
# ** Error: C:/Users/oscar/Documents/ED/Practica_II/main.sv(77): (vlog-13161) unexpected '$stop', expecting elaboration system task $fatal/$error/$warning/$info.
# End time: 11:43:52 on Sep 06,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/22.1std/modelsim_ase/win32aloem/vlog failed.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.main
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'D'. The port definition is at: C:/Users/oscar/Documents/ED/Practica_II/deco7seg.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /tbmain/main_u0/decominus File: C:/Users/oscar/Documents/ED/Practica_II/main.sv Line: 28
run -all
vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_II C:/Users/oscar/Documents/ED/Practica_II/main.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:45:10 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_II" C:/Users/oscar/Documents/ED/Practica_II/main.sv 
# -- Compiling module main
# -- Compiling module tbmain
# ** Error: C:/Users/oscar/Documents/ED/Practica_II/main.sv(77): (vlog-13161) unexpected '$stop', expecting elaboration system task $fatal/$error/$warning/$info.
# End time: 11:45:10 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/22.1std/modelsim_ase/win32aloem/vlog failed.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.main
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'D'. The port definition is at: C:/Users/oscar/Documents/ED/Practica_II/deco7seg.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /tbmain/main_u0/decominus File: C:/Users/oscar/Documents/ED/Practica_II/main.sv Line: 28
run -all
vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_II C:/Users/oscar/Documents/ED/Practica_II/main.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:46:16 on Sep 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_II" C:/Users/oscar/Documents/ED/Practica_II/main.sv 
# -- Compiling module main
# -- Compiling module tbmain
# 
# Top level modules:
# 	tbmain
# End time: 11:46:16 on Sep 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tbmain
# Loading work.main
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'D'. The port definition is at: C:/Users/oscar/Documents/ED/Practica_II/deco7seg.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /tbmain/main_u0/decominus File: C:/Users/oscar/Documents/ED/Practica_II/main.sv Line: 28
run -all
# ** Note: $stop    : C:/Users/oscar/Documents/ED/Practica_II/main.sv(74)
#    Time: 1620 ns  Iteration: 0  Instance: /tbmain
# Break in Module tbmain at C:/Users/oscar/Documents/ED/Practica_II/main.sv line 74
add wave -position end  sim:/tbmain/main_u0/alu/Resultado
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'D'. The port definition is at: C:/Users/oscar/Documents/ED/Practica_II/deco7seg.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /tbmain/main_u0/decominus File: C:/Users/oscar/Documents/ED/Practica_II/main.sv Line: 28
run -all
# ** Note: $stop    : C:/Users/oscar/Documents/ED/Practica_II/main.sv(74)
#    Time: 1620 ns  Iteration: 0  Instance: /tbmain
# Break in Module tbmain at C:/Users/oscar/Documents/ED/Practica_II/main.sv line 74
run -all
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'D'. The port definition is at: C:/Users/oscar/Documents/ED/Practica_II/deco7seg.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /tbmain/main_u0/decominus File: C:/Users/oscar/Documents/ED/Practica_II/main.sv Line: 28
run -all
# ** Note: $stop    : C:/Users/oscar/Documents/ED/Practica_II/main.sv(74)
#    Time: 1620 ns  Iteration: 0  Instance: /tbmain
# Break in Module tbmain at C:/Users/oscar/Documents/ED/Practica_II/main.sv line 74
add wave -position end  sim:/tbmain/main_u0/alu/Resultado
add wave -position end  sim:/tbmain/operation
add wave -position end  sim:/tbmain/vB
add wave -position 2  sim:/tbmain/vA
add wave -position 1  sim:/tbmain/rst
add wave -position 1  sim:/tbmain/Opersel
add wave -position 2  sim:/tbmain/ALUflags
add wave -position end  sim:/tbmain/main_u0/ten
add wave -position end  sim:/tbmain/main_u0/unit
add wave -position 0  sim:/tbmain/clk
add wave -position 1  sim:/tbmain/rst
# End time: 12:07:27 on Sep 06,2023, Elapsed time: 0:27:24
# Errors: 0, Warnings: 1
