<stg><name>fproduct</name>


<trans_list>

<trans id="313" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %in_addr = getelementptr [1000 x i32]* %in_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %in2_addr = getelementptr [1000 x i32]* %in2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="in2_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="10">
<![CDATA[
:7  %in2_load = load i32* %in2_addr, align 4

]]></Node>
<StgValue><ssdm name="in2_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="10">
<![CDATA[
:8  %in_load = load i32* %in_addr, align 4

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %in_addr_1 = getelementptr [1000 x i32]* %in_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_addr_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="10">
<![CDATA[
:12  %in_load_1 = load i32* %in_addr_1, align 4

]]></Node>
<StgValue><ssdm name="in_load_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %in2_addr_1 = getelementptr [1000 x i32]* %in2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in2_addr_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="10">
<![CDATA[
:15  %in2_load_1 = load i32* %in2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="in2_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="10">
<![CDATA[
:7  %in2_load = load i32* %in2_addr, align 4

]]></Node>
<StgValue><ssdm name="in2_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="10">
<![CDATA[
:8  %in_load = load i32* %in_addr, align 4

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="10">
<![CDATA[
:12  %in_load_1 = load i32* %in_addr_1, align 4

]]></Node>
<StgValue><ssdm name="in_load_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="10">
<![CDATA[
:15  %in2_load_1 = load i32* %in2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="in2_load_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %in_addr_2 = getelementptr [1000 x i32]* %in_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="in_addr_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="10">
<![CDATA[
:23  %in_load_2 = load i32* %in_addr_2, align 4

]]></Node>
<StgValue><ssdm name="in_load_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %in2_addr_2 = getelementptr [1000 x i32]* %in2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="in2_addr_2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="10">
<![CDATA[
:26  %in2_load_2 = load i32* %in2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="in2_load_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %in_addr_3 = getelementptr [1000 x i32]* %in_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_addr_3"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="10">
<![CDATA[
:35  %in_load_3 = load i32* %in_addr_3, align 4

]]></Node>
<StgValue><ssdm name="in_load_3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %in2_addr_3 = getelementptr [1000 x i32]* %in2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in2_addr_3"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="10">
<![CDATA[
:38  %in2_load_3 = load i32* %in2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="in2_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %mul_ln18 = mul nsw i32 %in2_load, %in_load

]]></Node>
<StgValue><ssdm name="mul_ln18"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %mul_ln19 = mul nsw i32 %in2_load, %in_load_1

]]></Node>
<StgValue><ssdm name="mul_ln19"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %mul_ln19_1 = mul nsw i32 %in2_load_1, %in_load

]]></Node>
<StgValue><ssdm name="mul_ln19_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %add_ln19 = add nsw i32 %mul_ln19, %mul_ln19_1

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="10">
<![CDATA[
:23  %in_load_2 = load i32* %in_addr_2, align 4

]]></Node>
<StgValue><ssdm name="in_load_2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="10">
<![CDATA[
:26  %in2_load_2 = load i32* %in2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="in2_load_2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="10">
<![CDATA[
:35  %in_load_3 = load i32* %in_addr_3, align 4

]]></Node>
<StgValue><ssdm name="in_load_3"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="10">
<![CDATA[
:38  %in2_load_3 = load i32* %in2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="in2_load_3"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %in_addr_4 = getelementptr [1000 x i32]* %in_r, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="in_addr_4"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="10">
<![CDATA[
:51  %in_load_4 = load i32* %in_addr_4, align 4

]]></Node>
<StgValue><ssdm name="in_load_4"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %in2_addr_4 = getelementptr [1000 x i32]* %in2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="in2_addr_4"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="10">
<![CDATA[
:54  %in2_load_4 = load i32* %in2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="in2_load_4"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %in_addr_5 = getelementptr [1000 x i32]* %in_r, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="in_addr_5"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="10">
<![CDATA[
:66  %in_load_5 = load i32* %in_addr_5, align 4

]]></Node>
<StgValue><ssdm name="in_load_5"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %in2_addr_5 = getelementptr [1000 x i32]* %in2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="in2_addr_5"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="10">
<![CDATA[
:69  %in2_load_5 = load i32* %in2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="in2_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %output_addr = getelementptr [1000 x i32]* %output_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:10  store i32 %mul_ln18, i32* %output_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %output_addr_1 = getelementptr [1000 x i32]* %output_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="output_addr_1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:19  store i32 %add_ln19, i32* %output_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %mul_ln21 = mul i32 %in2_load_1, %in_load_1

]]></Node>
<StgValue><ssdm name="mul_ln21"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %mul_ln21_1 = mul nsw i32 %in2_load, %in_load_2

]]></Node>
<StgValue><ssdm name="mul_ln21_1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %mul_ln21_2 = mul nsw i32 %in2_load_2, %in_load

]]></Node>
<StgValue><ssdm name="mul_ln21_2"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %mul_ln24 = mul nsw i32 %in2_load_1, %in_load_2

]]></Node>
<StgValue><ssdm name="mul_ln24"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %mul_ln24_1 = mul nsw i32 %in2_load_2, %in_load_1

]]></Node>
<StgValue><ssdm name="mul_ln24_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %mul_ln24_2 = mul nsw i32 %in2_load, %in_load_3

]]></Node>
<StgValue><ssdm name="mul_ln24_2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %mul_ln24_3 = mul nsw i32 %in2_load_3, %in_load

]]></Node>
<StgValue><ssdm name="mul_ln24_3"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %add_ln24 = add i32 %mul_ln24, %mul_ln24_1

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="10">
<![CDATA[
:51  %in_load_4 = load i32* %in_addr_4, align 4

]]></Node>
<StgValue><ssdm name="in_load_4"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="10">
<![CDATA[
:54  %in2_load_4 = load i32* %in2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="in2_load_4"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="10">
<![CDATA[
:66  %in_load_5 = load i32* %in_addr_5, align 4

]]></Node>
<StgValue><ssdm name="in_load_5"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="10">
<![CDATA[
:69  %in2_load_5 = load i32* %in2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="in2_load_5"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %in_addr_6 = getelementptr [1000 x i32]* %in_r, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="in_addr_6"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="10">
<![CDATA[
:87  %in_load_6 = load i32* %in_addr_6, align 4

]]></Node>
<StgValue><ssdm name="in_load_6"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89  %in2_addr_6 = getelementptr [1000 x i32]* %in2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="in2_addr_6"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="10">
<![CDATA[
:90  %in2_load_6 = load i32* %in2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="in2_load_6"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %in_addr_7 = getelementptr [1000 x i32]* %in_r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="in_addr_7"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="10">
<![CDATA[
:105  %in_load_7 = load i32* %in_addr_7, align 4

]]></Node>
<StgValue><ssdm name="in_load_7"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %in2_addr_7 = getelementptr [1000 x i32]* %in2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="in2_addr_7"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="10">
<![CDATA[
:108  %in2_load_7 = load i32* %in2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="in2_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %shl_ln21 = shl i32 %mul_ln21, 1

]]></Node>
<StgValue><ssdm name="shl_ln21"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %add_ln21 = add i32 %mul_ln21_2, %shl_ln21

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %add_ln21_1 = add i32 %mul_ln21_1, %add_ln21

]]></Node>
<StgValue><ssdm name="add_ln21_1"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %output_addr_2 = getelementptr [1000 x i32]* %output_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="output_addr_2"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:31  store i32 %add_ln21_1, i32* %output_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %add_ln24_1 = add i32 %mul_ln24_3, %mul_ln24_2

]]></Node>
<StgValue><ssdm name="add_ln24_1"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %add_ln24_2 = add i32 %add_ln24, %add_ln24_1

]]></Node>
<StgValue><ssdm name="add_ln24_2"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %output_addr_3 = getelementptr [1000 x i32]* %output_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="output_addr_3"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:44  store i32 %add_ln24_2, i32* %output_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %mul_ln28 = mul nsw i32 %in2_load_2, %in_load_2

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %mul_ln28_1 = mul nsw i32 %in2_load_1, %in_load_3

]]></Node>
<StgValue><ssdm name="mul_ln28_1"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %mul_ln28_2 = mul nsw i32 %in2_load_3, %in_load_1

]]></Node>
<StgValue><ssdm name="mul_ln28_2"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %add_ln28 = add nsw i32 %mul_ln28_1, %mul_ln28_2

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %mul_ln28_3 = mul nsw i32 %in2_load, %in_load_4

]]></Node>
<StgValue><ssdm name="mul_ln28_3"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %mul_ln28_4 = mul nsw i32 %in2_load_4, %in_load

]]></Node>
<StgValue><ssdm name="mul_ln28_4"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %mul_ln33 = mul nsw i32 %in2_load_2, %in_load_3

]]></Node>
<StgValue><ssdm name="mul_ln33"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %mul_ln33_1 = mul nsw i32 %in2_load_3, %in_load_2

]]></Node>
<StgValue><ssdm name="mul_ln33_1"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %mul_ln33_2 = mul nsw i32 %in2_load_1, %in_load_4

]]></Node>
<StgValue><ssdm name="mul_ln33_2"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %mul_ln33_3 = mul nsw i32 %in2_load_4, %in_load_1

]]></Node>
<StgValue><ssdm name="mul_ln33_3"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %mul_ln33_4 = mul nsw i32 %in2_load, %in_load_5

]]></Node>
<StgValue><ssdm name="mul_ln33_4"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %mul_ln33_5 = mul nsw i32 %in2_load_5, %in_load

]]></Node>
<StgValue><ssdm name="mul_ln33_5"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %add_ln33_2 = add i32 %mul_ln33_5, %mul_ln33_4

]]></Node>
<StgValue><ssdm name="add_ln33_2"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %mul_ln39 = mul nsw i32 %in2_load_3, %in_load_3

]]></Node>
<StgValue><ssdm name="mul_ln39"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:79  %mul_ln39_1 = mul nsw i32 %in2_load_1, %in_load_5

]]></Node>
<StgValue><ssdm name="mul_ln39_1"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %mul_ln39_2 = mul nsw i32 %in2_load_5, %in_load_1

]]></Node>
<StgValue><ssdm name="mul_ln39_2"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="10">
<![CDATA[
:87  %in_load_6 = load i32* %in_addr_6, align 4

]]></Node>
<StgValue><ssdm name="in_load_6"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="10">
<![CDATA[
:90  %in2_load_6 = load i32* %in2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="in2_load_6"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="10">
<![CDATA[
:105  %in_load_7 = load i32* %in_addr_7, align 4

]]></Node>
<StgValue><ssdm name="in_load_7"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="10">
<![CDATA[
:108  %in2_load_7 = load i32* %in2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="in2_load_7"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132  %in_addr_8 = getelementptr [1000 x i32]* %in_r, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="in_addr_8"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="10">
<![CDATA[
:133  %in_load_8 = load i32* %in_addr_8, align 4

]]></Node>
<StgValue><ssdm name="in_load_8"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135  %in2_addr_8 = getelementptr [1000 x i32]* %in2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="in2_addr_8"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="10">
<![CDATA[
:136  %in2_load_8 = load i32* %in2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="in2_load_8"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:153  %in_addr_9 = getelementptr [1000 x i32]* %in_r, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="in_addr_9"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="10">
<![CDATA[
:154  %in_load_9 = load i32* %in_addr_9, align 4

]]></Node>
<StgValue><ssdm name="in_load_9"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:156  %in2_addr_9 = getelementptr [1000 x i32]* %in2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="in2_addr_9"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="10">
<![CDATA[
:157  %in2_load_9 = load i32* %in2_addr_9, align 4

]]></Node>
<StgValue><ssdm name="in2_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %shl_ln28 = shl i32 %add_ln28, 1

]]></Node>
<StgValue><ssdm name="shl_ln28"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  %add_ln28_1 = add i32 %mul_ln28, %shl_ln28

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57  %add_ln28_2 = add i32 %mul_ln28_4, %mul_ln28_3

]]></Node>
<StgValue><ssdm name="add_ln28_2"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %add_ln28_3 = add i32 %add_ln28_1, %add_ln28_2

]]></Node>
<StgValue><ssdm name="add_ln28_3"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %output_addr_4 = getelementptr [1000 x i32]* %output_r, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="output_addr_4"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:60  store i32 %add_ln28_3, i32* %output_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:71  %add_ln33 = add i32 %mul_ln33_2, %mul_ln33

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %add_ln33_1 = add i32 %mul_ln33_1, %add_ln33

]]></Node>
<StgValue><ssdm name="add_ln33_1"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %add_ln33_3 = add i32 %mul_ln33_3, %add_ln33_2

]]></Node>
<StgValue><ssdm name="add_ln33_3"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75  %add_ln33_4 = add i32 %add_ln33_1, %add_ln33_3

]]></Node>
<StgValue><ssdm name="add_ln33_4"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %output_addr_5 = getelementptr [1000 x i32]* %output_r, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="output_addr_5"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:77  store i32 %add_ln33_4, i32* %output_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:81  %add_ln39 = add i32 %mul_ln39_2, %mul_ln39

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82  %add_ln39_1 = add i32 %mul_ln39_1, %add_ln39

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:83  %shl_ln39 = shl i32 %add_ln39_1, 1

]]></Node>
<StgValue><ssdm name="shl_ln39"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84  %mul_ln39_3 = mul nsw i32 %in2_load_2, %in_load_4

]]></Node>
<StgValue><ssdm name="mul_ln39_3"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %mul_ln39_4 = mul nsw i32 %in2_load_4, %in_load_2

]]></Node>
<StgValue><ssdm name="mul_ln39_4"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:88  %mul_ln39_5 = mul nsw i32 %in2_load, %in_load_6

]]></Node>
<StgValue><ssdm name="mul_ln39_5"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:91  %mul_ln39_6 = mul nsw i32 %in2_load_6, %in_load

]]></Node>
<StgValue><ssdm name="mul_ln39_6"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:92  %add_ln39_2 = add i32 %shl_ln39, %mul_ln39_3

]]></Node>
<StgValue><ssdm name="add_ln39_2"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93  %add_ln39_3 = add i32 %mul_ln39_6, %mul_ln39_5

]]></Node>
<StgValue><ssdm name="add_ln39_3"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %mul_ln46 = mul nsw i32 %in2_load_3, %in_load_4

]]></Node>
<StgValue><ssdm name="mul_ln46"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:99  %mul_ln46_1 = mul nsw i32 %in2_load_4, %in_load_3

]]></Node>
<StgValue><ssdm name="mul_ln46_1"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100  %mul_ln46_2 = mul nsw i32 %in2_load_2, %in_load_5

]]></Node>
<StgValue><ssdm name="mul_ln46_2"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:101  %mul_ln46_3 = mul nsw i32 %in2_load_5, %in_load_2

]]></Node>
<StgValue><ssdm name="mul_ln46_3"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:102  %mul_ln46_4 = mul nsw i32 %in2_load_1, %in_load_6

]]></Node>
<StgValue><ssdm name="mul_ln46_4"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:103  %mul_ln46_5 = mul nsw i32 %in2_load_6, %in_load_1

]]></Node>
<StgValue><ssdm name="mul_ln46_5"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:106  %mul_ln46_6 = mul nsw i32 %in2_load, %in_load_7

]]></Node>
<StgValue><ssdm name="mul_ln46_6"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:109  %mul_ln46_7 = mul nsw i32 %in2_load_7, %in_load

]]></Node>
<StgValue><ssdm name="mul_ln46_7"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110  %add_ln46 = add i32 %mul_ln46, %mul_ln46_1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:113  %add_ln46_3 = add i32 %mul_ln46_5, %mul_ln46_4

]]></Node>
<StgValue><ssdm name="add_ln46_3"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:114  %add_ln46_4 = add i32 %mul_ln46_7, %mul_ln46_6

]]></Node>
<StgValue><ssdm name="add_ln46_4"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  %mul_ln54_1 = mul nsw i32 %in2_load_3, %in_load_5

]]></Node>
<StgValue><ssdm name="mul_ln54_1"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:121  %mul_ln54_2 = mul nsw i32 %in2_load_5, %in_load_3

]]></Node>
<StgValue><ssdm name="mul_ln54_2"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %mul_ln54_3 = mul nsw i32 %in2_load_1, %in_load_7

]]></Node>
<StgValue><ssdm name="mul_ln54_3"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:123  %mul_ln54_4 = mul nsw i32 %in2_load_7, %in_load_1

]]></Node>
<StgValue><ssdm name="mul_ln54_4"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124  %add_ln54 = add i32 %mul_ln54_1, %mul_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:125  %add_ln54_1 = add i32 %mul_ln54_4, %mul_ln54_3

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="31" op_0_bw="32">
<![CDATA[
:126  %trunc_ln54 = trunc i32 %add_ln54 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="31" op_0_bw="32">
<![CDATA[
:127  %trunc_ln54_1 = trunc i32 %add_ln54_1 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln54_1"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="10">
<![CDATA[
:133  %in_load_8 = load i32* %in_addr_8, align 4

]]></Node>
<StgValue><ssdm name="in_load_8"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="10">
<![CDATA[
:136  %in2_load_8 = load i32* %in2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="in2_load_8"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="10">
<![CDATA[
:154  %in_load_9 = load i32* %in_addr_9, align 4

]]></Node>
<StgValue><ssdm name="in_load_9"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="10">
<![CDATA[
:157  %in2_load_9 = load i32* %in2_addr_9, align 4

]]></Node>
<StgValue><ssdm name="in2_load_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="155" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:94  %add_ln39_4 = add i32 %mul_ln39_4, %add_ln39_3

]]></Node>
<StgValue><ssdm name="add_ln39_4"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:95  %add_ln39_5 = add i32 %add_ln39_2, %add_ln39_4

]]></Node>
<StgValue><ssdm name="add_ln39_5"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %output_addr_6 = getelementptr [1000 x i32]* %output_r, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="output_addr_6"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:97  store i32 %add_ln39_5, i32* %output_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %add_ln46_1 = add i32 %mul_ln46_3, %mul_ln46_2

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112  %add_ln46_2 = add i32 %add_ln46, %add_ln46_1

]]></Node>
<StgValue><ssdm name="add_ln46_2"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:115  %add_ln46_5 = add i32 %add_ln46_3, %add_ln46_4

]]></Node>
<StgValue><ssdm name="add_ln46_5"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:116  %add_ln46_6 = add i32 %add_ln46_2, %add_ln46_5

]]></Node>
<StgValue><ssdm name="add_ln46_6"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %output_addr_7 = getelementptr [1000 x i32]* %output_r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="output_addr_7"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:118  store i32 %add_ln46_6, i32* %output_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:119  %mul_ln54 = mul nsw i32 %in2_load_4, %in_load_4

]]></Node>
<StgValue><ssdm name="mul_ln54"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:128  %add_ln54_2 = add i31 %trunc_ln54_1, %trunc_ln54

]]></Node>
<StgValue><ssdm name="add_ln54_2"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:130  %mul_ln54_5 = mul nsw i32 %in2_load_2, %in_load_6

]]></Node>
<StgValue><ssdm name="mul_ln54_5"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:131  %mul_ln54_6 = mul nsw i32 %in2_load_6, %in_load_2

]]></Node>
<StgValue><ssdm name="mul_ln54_6"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:134  %mul_ln54_7 = mul nsw i32 %in2_load, %in_load_8

]]></Node>
<StgValue><ssdm name="mul_ln54_7"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:137  %mul_ln54_8 = mul nsw i32 %in2_load_8, %in_load

]]></Node>
<StgValue><ssdm name="mul_ln54_8"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:140  %add_ln54_5 = add i32 %mul_ln54_8, %mul_ln54_7

]]></Node>
<StgValue><ssdm name="add_ln54_5"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:145  %mul_ln63 = mul nsw i32 %in2_load_4, %in_load_5

]]></Node>
<StgValue><ssdm name="mul_ln63"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:146  %mul_ln63_1 = mul nsw i32 %in2_load_5, %in_load_4

]]></Node>
<StgValue><ssdm name="mul_ln63_1"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:147  %mul_ln63_2 = mul nsw i32 %in2_load_3, %in_load_6

]]></Node>
<StgValue><ssdm name="mul_ln63_2"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:148  %mul_ln63_3 = mul nsw i32 %in2_load_6, %in_load_3

]]></Node>
<StgValue><ssdm name="mul_ln63_3"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:149  %mul_ln63_4 = mul nsw i32 %in2_load_2, %in_load_7

]]></Node>
<StgValue><ssdm name="mul_ln63_4"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:150  %mul_ln63_5 = mul nsw i32 %in2_load_7, %in_load_2

]]></Node>
<StgValue><ssdm name="mul_ln63_5"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:151  %mul_ln63_6 = mul nsw i32 %in2_load_1, %in_load_8

]]></Node>
<StgValue><ssdm name="mul_ln63_6"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:152  %mul_ln63_7 = mul nsw i32 %in2_load_8, %in_load_1

]]></Node>
<StgValue><ssdm name="mul_ln63_7"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:155  %mul_ln63_8 = mul nsw i32 %in2_load, %in_load_9

]]></Node>
<StgValue><ssdm name="mul_ln63_8"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:158  %mul_ln63_9 = mul nsw i32 %in2_load_9, %in_load

]]></Node>
<StgValue><ssdm name="mul_ln63_9"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:159  %add_ln63 = add i32 %mul_ln63, %mul_ln63_1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:160  %add_ln63_1 = add i32 %mul_ln63_4, %mul_ln63_3

]]></Node>
<StgValue><ssdm name="add_ln63_1"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:163  %add_ln63_4 = add i32 %mul_ln63_6, %mul_ln63_5

]]></Node>
<StgValue><ssdm name="add_ln63_4"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:170  %mul_ln73 = mul nsw i32 %in2_load_5, %in_load_5

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:171  %mul_ln73_1 = mul nsw i32 %in2_load_3, %in_load_7

]]></Node>
<StgValue><ssdm name="mul_ln73_1"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:172  %mul_ln73_2 = mul nsw i32 %in2_load_7, %in_load_3

]]></Node>
<StgValue><ssdm name="mul_ln73_2"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:173  %mul_ln73_3 = mul nsw i32 %in2_load_1, %in_load_9

]]></Node>
<StgValue><ssdm name="mul_ln73_3"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:174  %mul_ln73_4 = mul nsw i32 %in2_load_9, %in_load_1

]]></Node>
<StgValue><ssdm name="mul_ln73_4"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:175  %add_ln73 = add i32 %mul_ln73, %mul_ln73_1

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="31" op_0_bw="32">
<![CDATA[
:178  %trunc_ln73 = trunc i32 %add_ln73 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln73"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:182  %mul_ln73_5 = mul nsw i32 %in2_load_4, %in_load_6

]]></Node>
<StgValue><ssdm name="mul_ln73_5"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:183  %mul_ln73_6 = mul nsw i32 %in2_load_6, %in_load_4

]]></Node>
<StgValue><ssdm name="mul_ln73_6"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:184  %mul_ln73_7 = mul nsw i32 %in2_load_2, %in_load_8

]]></Node>
<StgValue><ssdm name="mul_ln73_7"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:185  %mul_ln73_8 = mul nsw i32 %in2_load_8, %in_load_2

]]></Node>
<StgValue><ssdm name="mul_ln73_8"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:187  %add_ln73_5 = add i32 %mul_ln73_8, %mul_ln73_7

]]></Node>
<StgValue><ssdm name="add_ln73_5"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:192  %mul_ln82 = mul nsw i32 %in2_load_5, %in_load_6

]]></Node>
<StgValue><ssdm name="mul_ln82"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:193  %mul_ln82_1 = mul nsw i32 %in2_load_6, %in_load_5

]]></Node>
<StgValue><ssdm name="mul_ln82_1"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:194  %mul_ln82_2 = mul nsw i32 %in2_load_4, %in_load_7

]]></Node>
<StgValue><ssdm name="mul_ln82_2"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:195  %mul_ln82_3 = mul nsw i32 %in2_load_7, %in_load_4

]]></Node>
<StgValue><ssdm name="mul_ln82_3"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:196  %mul_ln82_4 = mul nsw i32 %in2_load_3, %in_load_8

]]></Node>
<StgValue><ssdm name="mul_ln82_4"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:197  %mul_ln82_5 = mul nsw i32 %in2_load_8, %in_load_3

]]></Node>
<StgValue><ssdm name="mul_ln82_5"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:198  %mul_ln82_6 = mul nsw i32 %in2_load_2, %in_load_9

]]></Node>
<StgValue><ssdm name="mul_ln82_6"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:199  %mul_ln82_7 = mul nsw i32 %in2_load_9, %in_load_2

]]></Node>
<StgValue><ssdm name="mul_ln82_7"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:200  %add_ln82 = add i32 %mul_ln82, %mul_ln82_1

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:203  %add_ln82_3 = add i32 %mul_ln82_5, %mul_ln82_4

]]></Node>
<StgValue><ssdm name="add_ln82_3"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:204  %add_ln82_4 = add i32 %mul_ln82_7, %mul_ln82_6

]]></Node>
<StgValue><ssdm name="add_ln82_4"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:209  %mul_ln90 = mul nsw i32 %in2_load_6, %in_load_6

]]></Node>
<StgValue><ssdm name="mul_ln90"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:210  %mul_ln90_1 = mul nsw i32 %in2_load_5, %in_load_7

]]></Node>
<StgValue><ssdm name="mul_ln90_1"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:211  %mul_ln90_2 = mul nsw i32 %in2_load_7, %in_load_5

]]></Node>
<StgValue><ssdm name="mul_ln90_2"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:212  %mul_ln90_3 = mul nsw i32 %in2_load_3, %in_load_9

]]></Node>
<StgValue><ssdm name="mul_ln90_3"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:213  %mul_ln90_4 = mul nsw i32 %in2_load_9, %in_load_3

]]></Node>
<StgValue><ssdm name="mul_ln90_4"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:214  %add_ln90 = add i32 %mul_ln90_1, %mul_ln90_2

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:215  %add_ln90_1 = add i32 %mul_ln90_4, %mul_ln90_3

]]></Node>
<StgValue><ssdm name="add_ln90_1"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="31" op_0_bw="32">
<![CDATA[
:216  %trunc_ln90 = trunc i32 %add_ln90 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln90"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="31" op_0_bw="32">
<![CDATA[
:217  %trunc_ln90_1 = trunc i32 %add_ln90_1 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln90_1"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:220  %mul_ln90_5 = mul nsw i32 %in2_load_4, %in_load_8

]]></Node>
<StgValue><ssdm name="mul_ln90_5"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:221  %mul_ln90_6 = mul nsw i32 %in2_load_8, %in_load_4

]]></Node>
<StgValue><ssdm name="mul_ln90_6"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:227  %mul_ln97 = mul nsw i32 %in2_load_6, %in_load_7

]]></Node>
<StgValue><ssdm name="mul_ln97"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:228  %mul_ln97_1 = mul nsw i32 %in2_load_7, %in_load_6

]]></Node>
<StgValue><ssdm name="mul_ln97_1"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:229  %mul_ln97_2 = mul nsw i32 %in2_load_5, %in_load_8

]]></Node>
<StgValue><ssdm name="mul_ln97_2"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:230  %mul_ln97_3 = mul nsw i32 %in2_load_8, %in_load_5

]]></Node>
<StgValue><ssdm name="mul_ln97_3"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:231  %mul_ln97_4 = mul nsw i32 %in2_load_4, %in_load_9

]]></Node>
<StgValue><ssdm name="mul_ln97_4"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:232  %mul_ln97_5 = mul nsw i32 %in2_load_9, %in_load_4

]]></Node>
<StgValue><ssdm name="mul_ln97_5"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:235  %add_ln97_2 = add i32 %mul_ln97_5, %mul_ln97_4

]]></Node>
<StgValue><ssdm name="add_ln97_2"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:240  %mul_ln103 = mul nsw i32 %in2_load_7, %in_load_7

]]></Node>
<StgValue><ssdm name="mul_ln103"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:241  %mul_ln103_1 = mul nsw i32 %in2_load_5, %in_load_9

]]></Node>
<StgValue><ssdm name="mul_ln103_1"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:242  %mul_ln103_2 = mul nsw i32 %in2_load_9, %in_load_5

]]></Node>
<StgValue><ssdm name="mul_ln103_2"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:246  %mul_ln103_3 = mul nsw i32 %in2_load_6, %in_load_8

]]></Node>
<StgValue><ssdm name="mul_ln103_3"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:247  %mul_ln103_4 = mul nsw i32 %in2_load_8, %in_load_6

]]></Node>
<StgValue><ssdm name="mul_ln103_4"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:252  %mul_ln108 = mul nsw i32 %in2_load_7, %in_load_8

]]></Node>
<StgValue><ssdm name="mul_ln108"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:253  %mul_ln108_1 = mul nsw i32 %in2_load_8, %in_load_7

]]></Node>
<StgValue><ssdm name="mul_ln108_1"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:254  %mul_ln108_2 = mul nsw i32 %in2_load_6, %in_load_9

]]></Node>
<StgValue><ssdm name="mul_ln108_2"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:255  %mul_ln108_3 = mul nsw i32 %in2_load_9, %in_load_6

]]></Node>
<StgValue><ssdm name="mul_ln108_3"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %add_ln108 = add i32 %mul_ln108, %mul_ln108_1

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:261  %mul_ln112 = mul nsw i32 %in2_load_8, %in_load_8

]]></Node>
<StgValue><ssdm name="mul_ln112"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:262  %mul_ln112_1 = mul nsw i32 %in2_load_7, %in_load_9

]]></Node>
<StgValue><ssdm name="mul_ln112_1"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:263  %mul_ln112_2 = mul nsw i32 %in2_load_9, %in_load_7

]]></Node>
<StgValue><ssdm name="mul_ln112_2"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:264  %add_ln112 = add nsw i32 %mul_ln112_1, %mul_ln112_2

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:269  %mul_ln115 = mul nsw i32 %in2_load_8, %in_load_9

]]></Node>
<StgValue><ssdm name="mul_ln115"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:270  %mul_ln115_1 = mul nsw i32 %in2_load_9, %in_load_8

]]></Node>
<StgValue><ssdm name="mul_ln115_1"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:271  %add_ln115 = add nsw i32 %mul_ln115, %mul_ln115_1

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:274  %mul_ln117 = mul i32 %in2_load_9, %in_load_9

]]></Node>
<StgValue><ssdm name="mul_ln117"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:129  %shl_ln3 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %add_ln54_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:138  %add_ln54_3 = add i32 %mul_ln54_5, %mul_ln54

]]></Node>
<StgValue><ssdm name="add_ln54_3"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:139  %add_ln54_4 = add i32 %shl_ln3, %add_ln54_3

]]></Node>
<StgValue><ssdm name="add_ln54_4"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:141  %add_ln54_6 = add i32 %mul_ln54_6, %add_ln54_5

]]></Node>
<StgValue><ssdm name="add_ln54_6"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:142  %add_ln54_7 = add i32 %add_ln54_4, %add_ln54_6

]]></Node>
<StgValue><ssdm name="add_ln54_7"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143  %output_addr_8 = getelementptr [1000 x i32]* %output_r, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="output_addr_8"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:144  store i32 %add_ln54_7, i32* %output_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:161  %add_ln63_2 = add i32 %mul_ln63_2, %add_ln63_1

]]></Node>
<StgValue><ssdm name="add_ln63_2"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:162  %add_ln63_3 = add i32 %add_ln63, %add_ln63_2

]]></Node>
<StgValue><ssdm name="add_ln63_3"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:164  %add_ln63_5 = add i32 %mul_ln63_9, %mul_ln63_8

]]></Node>
<StgValue><ssdm name="add_ln63_5"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:165  %add_ln63_6 = add i32 %mul_ln63_7, %add_ln63_5

]]></Node>
<StgValue><ssdm name="add_ln63_6"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  %add_ln63_7 = add i32 %add_ln63_4, %add_ln63_6

]]></Node>
<StgValue><ssdm name="add_ln63_7"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:167  %add_ln63_8 = add i32 %add_ln63_3, %add_ln63_7

]]></Node>
<StgValue><ssdm name="add_ln63_8"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:168  %output_addr_9 = getelementptr [1000 x i32]* %output_r, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="output_addr_9"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:169  store i32 %add_ln63_8, i32* %output_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:176  %add_ln73_1 = add i32 %mul_ln73_4, %mul_ln73_3

]]></Node>
<StgValue><ssdm name="add_ln73_1"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177  %add_ln73_2 = add i32 %mul_ln73_2, %add_ln73_1

]]></Node>
<StgValue><ssdm name="add_ln73_2"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="31" op_0_bw="32">
<![CDATA[
:179  %trunc_ln73_1 = trunc i32 %add_ln73_2 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln73_1"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:180  %add_ln73_3 = add i31 %trunc_ln73_1, %trunc_ln73

]]></Node>
<StgValue><ssdm name="add_ln73_3"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:181  %shl_ln4 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %add_ln73_3, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:186  %add_ln73_4 = add i32 %shl_ln4, %mul_ln73_5

]]></Node>
<StgValue><ssdm name="add_ln73_4"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %add_ln82_1 = add i32 %mul_ln82_3, %mul_ln82_2

]]></Node>
<StgValue><ssdm name="add_ln82_1"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:202  %add_ln82_2 = add i32 %add_ln82, %add_ln82_1

]]></Node>
<StgValue><ssdm name="add_ln82_2"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:205  %add_ln82_5 = add i32 %add_ln82_3, %add_ln82_4

]]></Node>
<StgValue><ssdm name="add_ln82_5"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:206  %add_ln82_6 = add i32 %add_ln82_2, %add_ln82_5

]]></Node>
<StgValue><ssdm name="add_ln82_6"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:218  %add_ln90_2 = add i31 %trunc_ln90_1, %trunc_ln90

]]></Node>
<StgValue><ssdm name="add_ln90_2"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:219  %shl_ln5 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %add_ln90_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:222  %add_ln90_3 = add i32 %mul_ln90, %shl_ln5

]]></Node>
<StgValue><ssdm name="add_ln90_3"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:223  %add_ln90_4 = add i32 %mul_ln90_6, %mul_ln90_5

]]></Node>
<StgValue><ssdm name="add_ln90_4"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:224  %add_ln90_5 = add i32 %add_ln90_3, %add_ln90_4

]]></Node>
<StgValue><ssdm name="add_ln90_5"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:233  %add_ln97 = add i32 %mul_ln97_2, %mul_ln97

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234  %add_ln97_1 = add i32 %mul_ln97_1, %add_ln97

]]></Node>
<StgValue><ssdm name="add_ln97_1"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:236  %add_ln97_3 = add i32 %mul_ln97_3, %add_ln97_2

]]></Node>
<StgValue><ssdm name="add_ln97_3"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:237  %add_ln97_4 = add i32 %add_ln97_1, %add_ln97_3

]]></Node>
<StgValue><ssdm name="add_ln97_4"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:243  %add_ln103 = add i32 %mul_ln103_2, %mul_ln103

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:244  %add_ln103_1 = add i32 %mul_ln103_1, %add_ln103

]]></Node>
<StgValue><ssdm name="add_ln103_1"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:245  %shl_ln103 = shl i32 %add_ln103_1, 1

]]></Node>
<StgValue><ssdm name="shl_ln103"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:248  %add_ln103_2 = add i32 %mul_ln103_4, %shl_ln103

]]></Node>
<StgValue><ssdm name="add_ln103_2"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:249  %add_ln103_3 = add i32 %mul_ln103_3, %add_ln103_2

]]></Node>
<StgValue><ssdm name="add_ln103_3"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:257  %add_ln108_1 = add i32 %mul_ln108_3, %mul_ln108_2

]]></Node>
<StgValue><ssdm name="add_ln108_1"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:258  %add_ln108_2 = add i32 %add_ln108, %add_ln108_1

]]></Node>
<StgValue><ssdm name="add_ln108_2"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:265  %shl_ln112 = shl i32 %add_ln112, 1

]]></Node>
<StgValue><ssdm name="shl_ln112"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:266  %add_ln112_1 = add nsw i32 %mul_ln112, %shl_ln112

]]></Node>
<StgValue><ssdm name="add_ln112_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="287" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188  %add_ln73_6 = add i32 %mul_ln73_6, %add_ln73_5

]]></Node>
<StgValue><ssdm name="add_ln73_6"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:189  %add_ln73_7 = add i32 %add_ln73_4, %add_ln73_6

]]></Node>
<StgValue><ssdm name="add_ln73_7"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:190  %output_addr_10 = getelementptr [1000 x i32]* %output_r, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="output_addr_10"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:191  store i32 %add_ln73_7, i32* %output_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:207  %output_addr_11 = getelementptr [1000 x i32]* %output_r, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="output_addr_11"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:208  store i32 %add_ln82_6, i32* %output_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="293" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:225  %output_addr_12 = getelementptr [1000 x i32]* %output_r, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="output_addr_12"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:226  store i32 %add_ln90_5, i32* %output_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:238  %output_addr_13 = getelementptr [1000 x i32]* %output_r, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="output_addr_13"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:239  store i32 %add_ln97_4, i32* %output_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="297" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:250  %output_addr_14 = getelementptr [1000 x i32]* %output_r, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="output_addr_14"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:251  store i32 %add_ln103_3, i32* %output_addr_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:259  %output_addr_15 = getelementptr [1000 x i32]* %output_r, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="output_addr_15"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:260  store i32 %add_ln108_2, i32* %output_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="301" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:267  %output_addr_16 = getelementptr [1000 x i32]* %output_r, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="output_addr_16"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:268  store i32 %add_ln112_1, i32* %output_addr_16, align 4

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:272  %output_addr_17 = getelementptr [1000 x i32]* %output_r, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="output_addr_17"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:273  store i32 %add_ln115, i32* %output_addr_17, align 4

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="305" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %output_r) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %in2) nounwind, !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %in_r) nounwind, !map !23

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @fproduct_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:275  %shl_ln117 = shl i32 %mul_ln117, 1

]]></Node>
<StgValue><ssdm name="shl_ln117"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:276  %output_addr_18 = getelementptr [1000 x i32]* %output_r, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="output_addr_18"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:277  store i32 %shl_ln117, i32* %output_addr_18, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0">
<![CDATA[
:278  ret void

]]></Node>
<StgValue><ssdm name="ret_ln118"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
