#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0-4-ga682e13)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x22dda00 .scope module, "spiMemory" "spiMemory" 2 14;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "sclk_pin"
    .port_info 2 /INPUT 1 "cs_pin"
    .port_info 3 /OUTPUT 1 "miso_pin"
    .port_info 4 /INPUT 1 "mosi_pin"
    .port_info 5 /INPUT 1 "fault_pin"
    .port_info 6 /OUTPUT 4 "leds"
v0x2322e20_0 .net "ADDR_WE", 0 0, v0x2320f30_0;  1 drivers
o0x7f94e23edb88 .functor BUFZ 1, C4<z>; HiZ drive
v0x2322f30_0 .net "CS_conditioned", 0 0, o0x7f94e23edb88;  0 drivers
v0x2322ff0_0 .net "DM_WE", 0 0, v0x23210e0_0;  1 drivers
v0x23230e0_0 .net "MISO_BUFF", 0 0, v0x23211b0_0;  1 drivers
v0x23231d0_0 .net "MOSI_conditioned", 0 0, v0x231e4d0_0;  1 drivers
v0x2323310_0 .net "ParallelOut", 7 0, L_0x2324050;  1 drivers
RS_0x7f94e23ed0d8 .resolv tri, v0x231d490_0, v0x231f3a0_0;
v0x23233b0_0 .net8 "SCLK_neeg", 0 0, RS_0x7f94e23ed0d8;  2 drivers
RS_0x7f94e23ed138 .resolv tri, v0x231d660_0, v0x231f530_0;
v0x2323450_0 .net8 "SCLK_poeg", 0 0, RS_0x7f94e23ed138;  2 drivers
v0x2323580_0 .net "SR_WE", 0 0, v0x2321280_0;  1 drivers
v0x23236b0_0 .net "Serial_out", 0 0, L_0x2323f20;  1 drivers
v0x2323750_0 .net "address_out", 7 0, v0x231fd30_0;  1 drivers
o0x7f94e23ed018 .functor BUFZ 1, C4<z>; HiZ drive
v0x23237f0_0 .net "clk", 0 0, o0x7f94e23ed018;  0 drivers
o0x7f94e23ee068 .functor BUFZ 1, C4<z>; HiZ drive
v0x2323890_0 .net "cs_pin", 0 0, o0x7f94e23ee068;  0 drivers
v0x2323930_0 .net "dff_out", 0 0, v0x2320510_0;  1 drivers
o0x7f94e23ed0a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x23239d0_0 .net "fault_pin", 0 0, o0x7f94e23ed0a8;  0 drivers
o0x7f94e23ee098 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x2323a70_0 .net "leds", 3 0, o0x7f94e23ee098;  0 drivers
v0x2323b10_0 .net "memory_out", 7 0, v0x2321ff0_0;  1 drivers
v0x2323cc0_0 .net "miso_pin", 0 0, L_0x23242d0;  1 drivers
o0x7f94e23ed4c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2323d60_0 .net "mosi_pin", 0 0, o0x7f94e23ed4c8;  0 drivers
o0x7f94e23ed108 .functor BUFZ 1, C4<z>; HiZ drive
v0x2323e00_0 .net "sclk_pin", 0 0, o0x7f94e23ed108;  0 drivers
L_0x2324190 .part L_0x2324050, 0, 1;
L_0x2324230 .part v0x231fd30_0, 0, 7;
S_0x2300790 .scope module, "CS" "inputconditioner_breakable" 2 62, 3 8 0, S_0x22dda00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /INPUT 1 "fault_pin"
    .port_info 3 /OUTPUT 1 "conditioned"
    .port_info 4 /OUTPUT 1 "positiveedge"
    .port_info 5 /OUTPUT 1 "negativeedge"
P_0x22eb740 .param/l "counterwidth" 0 3 18, +C4<00000000000000000000000000000011>;
P_0x22eb780 .param/l "waittime" 0 3 19, +C4<00000000000000000000000000000011>;
v0x22ffd40_0 .net "clk", 0 0, o0x7f94e23ed018;  alias, 0 drivers
v0x231d220_0 .var "conditioned", 0 0;
v0x231d2e0_0 .var "counter", 2 0;
v0x231d3d0_0 .net "fault_pin", 0 0, o0x7f94e23ed0a8;  alias, 0 drivers
v0x231d490_0 .var "negativeedge", 0 0;
v0x231d5a0_0 .net "noisysignal", 0 0, o0x7f94e23ed108;  alias, 0 drivers
v0x231d660_0 .var "positiveedge", 0 0;
v0x231d720_0 .var "synchronizer0", 0 0;
v0x231d7e0_0 .var "synchronizer1", 0 0;
E_0x22feb00 .event posedge, v0x22ffd40_0;
S_0x231da30 .scope module, "MISObuffer" "MISObuffer" 2 119, 4 5 0, S_0x22dda00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /OUTPUT 1 "q"
o0x7f94e23ed2e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x231dc20_0 name=_s0
v0x231dd20_0 .net "d", 0 0, L_0x2323f20;  alias, 1 drivers
v0x231dde0_0 .net "enable", 0 0, v0x23211b0_0;  alias, 1 drivers
v0x231de80_0 .net "q", 0 0, L_0x23242d0;  alias, 1 drivers
L_0x23242d0 .functor MUXZ 1, o0x7f94e23ed2e8, L_0x2323f20, v0x23211b0_0, C4<>;
S_0x231dfc0 .scope module, "MOSI" "inputconditioner_breakable" 2 42, 3 8 0, S_0x22dda00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /INPUT 1 "fault_pin"
    .port_info 3 /OUTPUT 1 "conditioned"
    .port_info 4 /OUTPUT 1 "positiveedge"
    .port_info 5 /OUTPUT 1 "negativeedge"
P_0x231e1c0 .param/l "counterwidth" 0 3 18, +C4<00000000000000000000000000000011>;
P_0x231e200 .param/l "waittime" 0 3 19, +C4<00000000000000000000000000000011>;
v0x231e400_0 .net "clk", 0 0, o0x7f94e23ed018;  alias, 0 drivers
v0x231e4d0_0 .var "conditioned", 0 0;
v0x231e570_0 .var "counter", 2 0;
v0x231e640_0 .net "fault_pin", 0 0, o0x7f94e23ed0a8;  alias, 0 drivers
v0x231e710_0 .var "negativeedge", 0 0;
v0x231e800_0 .net "noisysignal", 0 0, o0x7f94e23ed4c8;  alias, 0 drivers
v0x231e8c0_0 .var "positiveedge", 0 0;
v0x231e980_0 .var "synchronizer0", 0 0;
v0x231ea40_0 .var "synchronizer1", 0 0;
S_0x231ec90 .scope module, "SCLK" "inputconditioner_breakable" 2 52, 3 8 0, S_0x22dda00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /INPUT 1 "fault_pin"
    .port_info 3 /OUTPUT 1 "conditioned"
    .port_info 4 /OUTPUT 1 "positiveedge"
    .port_info 5 /OUTPUT 1 "negativeedge"
P_0x231ee10 .param/l "counterwidth" 0 3 18, +C4<00000000000000000000000000000011>;
P_0x231ee50 .param/l "waittime" 0 3 19, +C4<00000000000000000000000000000011>;
v0x231f020_0 .net "clk", 0 0, o0x7f94e23ed018;  alias, 0 drivers
v0x231f130_0 .var "conditioned", 0 0;
v0x231f1f0_0 .var "counter", 2 0;
v0x231f2b0_0 .net "fault_pin", 0 0, o0x7f94e23ed0a8;  alias, 0 drivers
v0x231f3a0_0 .var "negativeedge", 0 0;
v0x231f490_0 .net "noisysignal", 0 0, o0x7f94e23ed108;  alias, 0 drivers
v0x231f530_0 .var "positiveedge", 0 0;
v0x231f600_0 .var "synchronizer0", 0 0;
v0x231f6a0_0 .var "synchronizer1", 0 0;
S_0x231f8b0 .scope module, "addresslatch" "addresslatch" 2 103, 5 7 0, S_0x22dda00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "q"
    .port_info 1 /INPUT 8 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x231fa80 .param/l "W" 0 5 8, +C4<00000000000000000000000000001000>;
v0x231fb90_0 .net "clk", 0 0, o0x7f94e23ed018;  alias, 0 drivers
v0x231fc50_0 .net "d", 7 0, L_0x2324050;  alias, 1 drivers
v0x231fd30_0 .var "q", 7 0;
v0x231fe20_0 .net "wrenable", 0 0, v0x2320f30_0;  alias, 1 drivers
S_0x231ff90 .scope module, "dff" "dff" 2 111, 6 5 0, S_0x22dda00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /OUTPUT 1 "q"
v0x2320200_0 .net "clk", 0 0, o0x7f94e23ed018;  alias, 0 drivers
v0x2320350_0 .net "d", 0 0, L_0x2323f20;  alias, 1 drivers
v0x2320440_0 .net8 "enable", 0 0, RS_0x7f94e23ed0d8;  alias, 2 drivers
v0x2320510_0 .var "q", 0 0;
S_0x23205f0 .scope module, "fsm" "finitestatemachine_breakable" 2 83, 7 4 0, S_0x22dda00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cs"
    .port_info 1 /INPUT 1 "sclk"
    .port_info 2 /INPUT 1 "rw"
    .port_info 3 /INPUT 1 "fault_pin"
    .port_info 4 /OUTPUT 1 "MISO_BUFF"
    .port_info 5 /OUTPUT 1 "DM_WE"
    .port_info 6 /OUTPUT 1 "ADDR_WE"
    .port_info 7 /OUTPUT 1 "SR_WE"
P_0x23207c0 .param/l "STATE_Done" 1 7 26, +C4<00000000000000000000000000000111>;
P_0x2320800 .param/l "STATE_Get" 1 7 19, +C4<00000000000000000000000000000000>;
P_0x2320840 .param/l "STATE_Got" 1 7 20, +C4<00000000000000000000000000000001>;
P_0x2320880 .param/l "STATE_Read1" 1 7 21, +C4<00000000000000000000000000000010>;
P_0x23208c0 .param/l "STATE_Read2" 1 7 22, +C4<00000000000000000000000000000011>;
P_0x2320900 .param/l "STATE_Read3" 1 7 23, +C4<00000000000000000000000000000100>;
P_0x2320940 .param/l "STATE_Write1" 1 7 24, +C4<00000000000000000000000000000101>;
P_0x2320980 .param/l "STATE_Write2" 1 7 25, +C4<00000000000000000000000000000110>;
v0x2320f30_0 .var "ADDR_WE", 0 0;
v0x2321020_0 .var "CurrentState", 2 0;
v0x23210e0_0 .var "DM_WE", 0 0;
v0x23211b0_0 .var "MISO_BUFF", 0 0;
v0x2321280_0 .var "SR_WE", 0 0;
v0x2321370_0 .var "counter", 3 0;
v0x2321450_0 .net "cs", 0 0, o0x7f94e23edb88;  alias, 0 drivers
o0x7f94e23edbb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2321510_0 .net "fault_pin", 0 0, o0x7f94e23edbb8;  0 drivers
v0x23215d0_0 .net "rw", 0 0, L_0x2324190;  1 drivers
v0x2321720_0 .net8 "sclk", 0 0, RS_0x7f94e23ed138;  alias, 2 drivers
E_0x231ef40 .event posedge, v0x231d660_0;
S_0x2321910 .scope module, "memory" "datamemory" 2 94, 8 8 0, S_0x22dda00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "dataOut"
    .port_info 2 /INPUT 7 "address"
    .port_info 3 /INPUT 1 "writeEnable"
    .port_info 4 /INPUT 8 "dataIn"
P_0x2321a90 .param/l "addresswidth" 0 8 10, +C4<00000000000000000000000000000111>;
P_0x2321ad0 .param/l "depth" 0 8 11, +C4<00000000000000000000000010000000>;
P_0x2321b10 .param/l "width" 0 8 12, +C4<00000000000000000000000000001000>;
v0x2321d90_0 .net "address", 6 0, L_0x2324230;  1 drivers
v0x2321e30_0 .net "clk", 0 0, o0x7f94e23ed018;  alias, 0 drivers
v0x2321ef0_0 .net "dataIn", 7 0, L_0x2324050;  alias, 1 drivers
v0x2321ff0_0 .var "dataOut", 7 0;
v0x2322090 .array "memory", 0 127, 7 0;
v0x23221a0_0 .net "writeEnable", 0 0, v0x23210e0_0;  alias, 1 drivers
S_0x23222f0 .scope module, "shiftregister" "shiftregister" 2 72, 9 9 0, S_0x22dda00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "peripheralClkEdge"
    .port_info 2 /INPUT 1 "parallelLoad"
    .port_info 3 /INPUT 8 "parallelDataIn"
    .port_info 4 /INPUT 1 "serialDataIn"
    .port_info 5 /OUTPUT 8 "parallelDataOut"
    .port_info 6 /OUTPUT 1 "serialDataOut"
P_0x231fa30 .param/l "width" 0 9 10, +C4<00000000000000000000000000001000>;
L_0x2324050 .functor BUFZ 8, v0x2322c80_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x2322690_0 .net "clk", 0 0, o0x7f94e23ed018;  alias, 0 drivers
v0x2322750_0 .net "parallelDataIn", 7 0, v0x2321ff0_0;  alias, 1 drivers
v0x2322840_0 .net "parallelDataOut", 7 0, L_0x2324050;  alias, 1 drivers
v0x2322960_0 .net "parallelLoad", 0 0, v0x2321280_0;  alias, 1 drivers
v0x2322a00_0 .net8 "peripheralClkEdge", 0 0, RS_0x7f94e23ed138;  alias, 2 drivers
v0x2322af0_0 .net "serialDataIn", 0 0, v0x231e4d0_0;  alias, 1 drivers
v0x2322b90_0 .net "serialDataOut", 0 0, L_0x2323f20;  alias, 1 drivers
v0x2322c80_0 .var "shiftregistermem", 7 0;
L_0x2323f20 .part v0x2322c80_0, 7, 1;
    .scope S_0x231dfc0;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x231e570_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x231dfc0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x231e980_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x231dfc0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x231ea40_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x231dfc0;
T_3 ;
    %wait E_0x22feb00;
    %load/vec4 v0x231e640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x231e8c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x231e8c0_0, 0;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x231e710_0, 0;
    %load/vec4 v0x231e4d0_0;
    %load/vec4 v0x231ea40_0;
    %cmp/e;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x231e570_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x231e570_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x231e570_0, 0;
    %load/vec4 v0x231ea40_0;
    %assign/vec4 v0x231e4d0_0, 0;
    %load/vec4 v0x231e640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x231e8c0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x231ea40_0;
    %assign/vec4 v0x231e8c0_0, 0;
T_3.7 ;
    %load/vec4 v0x231ea40_0;
    %nor/r;
    %assign/vec4 v0x231e710_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x231e570_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x231e570_0, 0;
T_3.5 ;
T_3.3 ;
    %load/vec4 v0x231e800_0;
    %assign/vec4 v0x231e980_0, 0;
    %load/vec4 v0x231e980_0;
    %assign/vec4 v0x231ea40_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x231ec90;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x231f1f0_0, 0, 3;
    %end;
    .thread T_4;
    .scope S_0x231ec90;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x231f600_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x231ec90;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x231f6a0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x231ec90;
T_7 ;
    %wait E_0x22feb00;
    %load/vec4 v0x231f2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x231f530_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x231f530_0, 0;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x231f3a0_0, 0;
    %load/vec4 v0x231f130_0;
    %load/vec4 v0x231f6a0_0;
    %cmp/e;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x231f1f0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x231f1f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x231f1f0_0, 0;
    %load/vec4 v0x231f6a0_0;
    %assign/vec4 v0x231f130_0, 0;
    %load/vec4 v0x231f2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x231f530_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x231f6a0_0;
    %assign/vec4 v0x231f530_0, 0;
T_7.7 ;
    %load/vec4 v0x231f6a0_0;
    %nor/r;
    %assign/vec4 v0x231f3a0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x231f1f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x231f1f0_0, 0;
T_7.5 ;
T_7.3 ;
    %load/vec4 v0x231f490_0;
    %assign/vec4 v0x231f600_0, 0;
    %load/vec4 v0x231f600_0;
    %assign/vec4 v0x231f6a0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x2300790;
T_8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x231d2e0_0, 0, 3;
    %end;
    .thread T_8;
    .scope S_0x2300790;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x231d720_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x2300790;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x231d7e0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x2300790;
T_11 ;
    %wait E_0x22feb00;
    %load/vec4 v0x231d3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x231d660_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x231d660_0, 0;
T_11.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x231d490_0, 0;
    %load/vec4 v0x231d220_0;
    %load/vec4 v0x231d7e0_0;
    %cmp/e;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x231d2e0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x231d2e0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x231d2e0_0, 0;
    %load/vec4 v0x231d7e0_0;
    %assign/vec4 v0x231d220_0, 0;
    %load/vec4 v0x231d3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x231d660_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x231d7e0_0;
    %assign/vec4 v0x231d660_0, 0;
T_11.7 ;
    %load/vec4 v0x231d7e0_0;
    %nor/r;
    %assign/vec4 v0x231d490_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x231d2e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x231d2e0_0, 0;
T_11.5 ;
T_11.3 ;
    %load/vec4 v0x231d5a0_0;
    %assign/vec4 v0x231d720_0, 0;
    %load/vec4 v0x231d720_0;
    %assign/vec4 v0x231d7e0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x23222f0;
T_12 ;
    %wait E_0x22feb00;
    %load/vec4 v0x2322960_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x2322750_0;
    %assign/vec4 v0x2322c80_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x2322a00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x2322c80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x2322c80_0, 0;
    %load/vec4 v0x2322af0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2322c80_0, 4, 5;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x23205f0;
T_13 ;
    %wait E_0x231ef40;
    %load/vec4 v0x2321450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2321020_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2321370_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23211b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23210e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2320f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2321280_0, 0;
    %load/vec4 v0x2321020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %jmp T_13.10;
T_13.2 ;
    %load/vec4 v0x2321370_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_13.11, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x2321020_0, 0;
    %jmp T_13.12;
T_13.11 ;
    %load/vec4 v0x2321370_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x2321370_0, 0;
T_13.12 ;
    %jmp T_13.10;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2321370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2320f30_0, 0;
    %load/vec4 v0x23215d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.13, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x2321020_0, 0;
    %jmp T_13.14;
T_13.13 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x2321020_0, 0;
T_13.14 ;
    %jmp T_13.10;
T_13.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x2321020_0, 0;
    %jmp T_13.10;
T_13.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2321280_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x2321020_0, 0;
    %jmp T_13.10;
T_13.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23211b0_0, 0;
    %load/vec4 v0x2321370_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_13.15, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x2321020_0, 0;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0x2321370_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x2321370_0, 0;
T_13.16 ;
    %jmp T_13.10;
T_13.7 ;
    %load/vec4 v0x2321370_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_13.17, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x2321020_0, 0;
    %jmp T_13.18;
T_13.17 ;
    %load/vec4 v0x2321370_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x2321370_0, 0;
T_13.18 ;
    %jmp T_13.10;
T_13.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23210e0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x2321020_0, 0;
    %jmp T_13.10;
T_13.9 ;
    %load/vec4 v0x2321510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.19, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x2321370_0, 0;
    %jmp T_13.20;
T_13.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2321370_0, 0;
T_13.20 ;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x2321910;
T_14 ;
    %wait E_0x22feb00;
    %load/vec4 v0x23221a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x2321ef0_0;
    %load/vec4 v0x2321d90_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2322090, 0, 4;
T_14.0 ;
    %load/vec4 v0x2321d90_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2322090, 4;
    %assign/vec4 v0x2321ff0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x231f8b0;
T_15 ;
    %wait E_0x22feb00;
    %load/vec4 v0x231fe20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x231fc50_0;
    %assign/vec4 v0x231fd30_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x231ff90;
T_16 ;
    %wait E_0x22feb00;
    %load/vec4 v0x2320440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x2320350_0;
    %assign/vec4 v0x2320510_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "../verilog/spimemory.v";
    "../verilog/breakables/inputconditioner_breakable.v";
    "../verilog/MISObuffer.v";
    "../verilog/addresslatch.v";
    "../verilog/dff.v";
    "../verilog/breakables/finitestatemachine_breakable.v";
    "../verilog/datamemory.v";
    "../verilog/shiftregister.v";
