
Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000188c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  0800194c  0800194c  0000294c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800198c  0800198c  00003010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800198c  0800198c  00003010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800198c  0800198c  00003010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800198c  0800198c  0000298c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001990  08001990  00002990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08001994  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000010  080019a4  00003010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000030  080019a4  00003030  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00003010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004b7d  00000000  00000000  00003038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000137f  00000000  00000000  00007bb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005d0  00000000  00000000  00008f38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000043b  00000000  00000000  00009508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019f40  00000000  00000000  00009943  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006a73  00000000  00000000  00023883  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a7f84  00000000  00000000  0002a2f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d227a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000012dc  00000000  00000000  000d22c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  000d359c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001934 	.word	0x08001934

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08001934 	.word	0x08001934

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 f9ce 	bl	80005c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f812 	bl	8000250 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f856 	bl	80002dc <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000230:	2000      	movs	r0, #0
 8000232:	f000 f989 	bl	8000548 <BSP_LED_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(GPIOA, LED_GREEN);
 8000236:	23a0      	movs	r3, #160	@ 0xa0
 8000238:	05db      	lsls	r3, r3, #23
 800023a:	2100      	movs	r1, #0
 800023c:	0018      	movs	r0, r3
 800023e:	f000 fca8 	bl	8000b92 <HAL_GPIO_TogglePin>
	  HAL_Delay(2000);
 8000242:	23fa      	movs	r3, #250	@ 0xfa
 8000244:	00db      	lsls	r3, r3, #3
 8000246:	0018      	movs	r0, r3
 8000248:	f000 fa3a 	bl	80006c0 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOA, LED_GREEN);
 800024c:	46c0      	nop			@ (mov r8, r8)
 800024e:	e7f2      	b.n	8000236 <main+0x16>

08000250 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000250:	b590      	push	{r4, r7, lr}
 8000252:	b099      	sub	sp, #100	@ 0x64
 8000254:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000256:	2414      	movs	r4, #20
 8000258:	193b      	adds	r3, r7, r4
 800025a:	0018      	movs	r0, r3
 800025c:	234c      	movs	r3, #76	@ 0x4c
 800025e:	001a      	movs	r2, r3
 8000260:	2100      	movs	r1, #0
 8000262:	f001 fb3b 	bl	80018dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000266:	1d3b      	adds	r3, r7, #4
 8000268:	0018      	movs	r0, r3
 800026a:	2310      	movs	r3, #16
 800026c:	001a      	movs	r2, r3
 800026e:	2100      	movs	r1, #0
 8000270:	f001 fb34 	bl	80018dc <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000274:	2380      	movs	r3, #128	@ 0x80
 8000276:	00db      	lsls	r3, r3, #3
 8000278:	0018      	movs	r0, r3
 800027a:	f000 fca5 	bl	8000bc8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800027e:	193b      	adds	r3, r7, r4
 8000280:	2202      	movs	r2, #2
 8000282:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000284:	193b      	adds	r3, r7, r4
 8000286:	2280      	movs	r2, #128	@ 0x80
 8000288:	0052      	lsls	r2, r2, #1
 800028a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800028c:	193b      	adds	r3, r7, r4
 800028e:	2240      	movs	r2, #64	@ 0x40
 8000290:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000292:	193b      	adds	r3, r7, r4
 8000294:	2200      	movs	r2, #0
 8000296:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000298:	193b      	adds	r3, r7, r4
 800029a:	0018      	movs	r0, r3
 800029c:	f000 fd00 	bl	8000ca0 <HAL_RCC_OscConfig>
 80002a0:	1e03      	subs	r3, r0, #0
 80002a2:	d001      	beq.n	80002a8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002a4:	f000 f8b6 	bl	8000414 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002a8:	1d3b      	adds	r3, r7, #4
 80002aa:	2207      	movs	r2, #7
 80002ac:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002ae:	1d3b      	adds	r3, r7, #4
 80002b0:	2201      	movs	r2, #1
 80002b2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002b4:	1d3b      	adds	r3, r7, #4
 80002b6:	2200      	movs	r2, #0
 80002b8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002ba:	1d3b      	adds	r3, r7, #4
 80002bc:	2200      	movs	r2, #0
 80002be:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002c0:	1d3b      	adds	r3, r7, #4
 80002c2:	2101      	movs	r1, #1
 80002c4:	0018      	movs	r0, r3
 80002c6:	f001 f915 	bl	80014f4 <HAL_RCC_ClockConfig>
 80002ca:	1e03      	subs	r3, r0, #0
 80002cc:	d001      	beq.n	80002d2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80002ce:	f000 f8a1 	bl	8000414 <Error_Handler>
  }
}
 80002d2:	46c0      	nop			@ (mov r8, r8)
 80002d4:	46bd      	mov	sp, r7
 80002d6:	b019      	add	sp, #100	@ 0x64
 80002d8:	bd90      	pop	{r4, r7, pc}
	...

080002dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002dc:	b590      	push	{r4, r7, lr}
 80002de:	b08b      	sub	sp, #44	@ 0x2c
 80002e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002e2:	2414      	movs	r4, #20
 80002e4:	193b      	adds	r3, r7, r4
 80002e6:	0018      	movs	r0, r3
 80002e8:	2314      	movs	r3, #20
 80002ea:	001a      	movs	r2, r3
 80002ec:	2100      	movs	r1, #0
 80002ee:	f001 faf5 	bl	80018dc <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002f2:	4b45      	ldr	r3, [pc, #276]	@ (8000408 <MX_GPIO_Init+0x12c>)
 80002f4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80002f6:	4b44      	ldr	r3, [pc, #272]	@ (8000408 <MX_GPIO_Init+0x12c>)
 80002f8:	2104      	movs	r1, #4
 80002fa:	430a      	orrs	r2, r1
 80002fc:	64da      	str	r2, [r3, #76]	@ 0x4c
 80002fe:	4b42      	ldr	r3, [pc, #264]	@ (8000408 <MX_GPIO_Init+0x12c>)
 8000300:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000302:	2204      	movs	r2, #4
 8000304:	4013      	ands	r3, r2
 8000306:	613b      	str	r3, [r7, #16]
 8000308:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800030a:	4b3f      	ldr	r3, [pc, #252]	@ (8000408 <MX_GPIO_Init+0x12c>)
 800030c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800030e:	4b3e      	ldr	r3, [pc, #248]	@ (8000408 <MX_GPIO_Init+0x12c>)
 8000310:	2120      	movs	r1, #32
 8000312:	430a      	orrs	r2, r1
 8000314:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000316:	4b3c      	ldr	r3, [pc, #240]	@ (8000408 <MX_GPIO_Init+0x12c>)
 8000318:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800031a:	2220      	movs	r2, #32
 800031c:	4013      	ands	r3, r2
 800031e:	60fb      	str	r3, [r7, #12]
 8000320:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000322:	4b39      	ldr	r3, [pc, #228]	@ (8000408 <MX_GPIO_Init+0x12c>)
 8000324:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000326:	4b38      	ldr	r3, [pc, #224]	@ (8000408 <MX_GPIO_Init+0x12c>)
 8000328:	2101      	movs	r1, #1
 800032a:	430a      	orrs	r2, r1
 800032c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800032e:	4b36      	ldr	r3, [pc, #216]	@ (8000408 <MX_GPIO_Init+0x12c>)
 8000330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000332:	2201      	movs	r2, #1
 8000334:	4013      	ands	r3, r2
 8000336:	60bb      	str	r3, [r7, #8]
 8000338:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800033a:	4b33      	ldr	r3, [pc, #204]	@ (8000408 <MX_GPIO_Init+0x12c>)
 800033c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800033e:	4b32      	ldr	r3, [pc, #200]	@ (8000408 <MX_GPIO_Init+0x12c>)
 8000340:	2102      	movs	r1, #2
 8000342:	430a      	orrs	r2, r1
 8000344:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000346:	4b30      	ldr	r3, [pc, #192]	@ (8000408 <MX_GPIO_Init+0x12c>)
 8000348:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800034a:	2202      	movs	r2, #2
 800034c:	4013      	ands	r3, r2
 800034e:	607b      	str	r3, [r7, #4]
 8000350:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000352:	23a0      	movs	r3, #160	@ 0xa0
 8000354:	05db      	lsls	r3, r3, #23
 8000356:	2200      	movs	r2, #0
 8000358:	2120      	movs	r1, #32
 800035a:	0018      	movs	r0, r3
 800035c:	f000 fbfc 	bl	8000b58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : User_button_Pin */
  GPIO_InitStruct.Pin = User_button_Pin;
 8000360:	193b      	adds	r3, r7, r4
 8000362:	2280      	movs	r2, #128	@ 0x80
 8000364:	0192      	lsls	r2, r2, #6
 8000366:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000368:	193b      	adds	r3, r7, r4
 800036a:	2200      	movs	r2, #0
 800036c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800036e:	193b      	adds	r3, r7, r4
 8000370:	2200      	movs	r2, #0
 8000372:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(User_button_GPIO_Port, &GPIO_InitStruct);
 8000374:	193b      	adds	r3, r7, r4
 8000376:	4a25      	ldr	r2, [pc, #148]	@ (800040c <MX_GPIO_Init+0x130>)
 8000378:	0019      	movs	r1, r3
 800037a:	0010      	movs	r0, r2
 800037c:	f000 fa78 	bl	8000870 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART2_TX_Pin USART2_RX_Pin */
  GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000380:	193b      	adds	r3, r7, r4
 8000382:	220c      	movs	r2, #12
 8000384:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000386:	193b      	adds	r3, r7, r4
 8000388:	2202      	movs	r2, #2
 800038a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800038c:	193b      	adds	r3, r7, r4
 800038e:	2200      	movs	r2, #0
 8000390:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000392:	193b      	adds	r3, r7, r4
 8000394:	2200      	movs	r2, #0
 8000396:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000398:	193b      	adds	r3, r7, r4
 800039a:	2207      	movs	r2, #7
 800039c:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800039e:	193a      	adds	r2, r7, r4
 80003a0:	23a0      	movs	r3, #160	@ 0xa0
 80003a2:	05db      	lsls	r3, r3, #23
 80003a4:	0011      	movs	r1, r2
 80003a6:	0018      	movs	r0, r3
 80003a8:	f000 fa62 	bl	8000870 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80003ac:	193b      	adds	r3, r7, r4
 80003ae:	2220      	movs	r2, #32
 80003b0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003b2:	193b      	adds	r3, r7, r4
 80003b4:	2201      	movs	r2, #1
 80003b6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003b8:	193b      	adds	r3, r7, r4
 80003ba:	2200      	movs	r2, #0
 80003bc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003be:	193b      	adds	r3, r7, r4
 80003c0:	2200      	movs	r2, #0
 80003c2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003c4:	193a      	adds	r2, r7, r4
 80003c6:	23a0      	movs	r3, #160	@ 0xa0
 80003c8:	05db      	lsls	r3, r3, #23
 80003ca:	0011      	movs	r1, r2
 80003cc:	0018      	movs	r0, r3
 80003ce:	f000 fa4f 	bl	8000870 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2C1_SCL_Pin I2C1_SDA_Pin */
  GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80003d2:	0021      	movs	r1, r4
 80003d4:	187b      	adds	r3, r7, r1
 80003d6:	22c0      	movs	r2, #192	@ 0xc0
 80003d8:	0092      	lsls	r2, r2, #2
 80003da:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80003dc:	187b      	adds	r3, r7, r1
 80003de:	2212      	movs	r2, #18
 80003e0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003e2:	187b      	adds	r3, r7, r1
 80003e4:	2200      	movs	r2, #0
 80003e6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003e8:	187b      	adds	r3, r7, r1
 80003ea:	2200      	movs	r2, #0
 80003ec:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80003ee:	187b      	adds	r3, r7, r1
 80003f0:	2204      	movs	r2, #4
 80003f2:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003f4:	187b      	adds	r3, r7, r1
 80003f6:	4a06      	ldr	r2, [pc, #24]	@ (8000410 <MX_GPIO_Init+0x134>)
 80003f8:	0019      	movs	r1, r3
 80003fa:	0010      	movs	r0, r2
 80003fc:	f000 fa38 	bl	8000870 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000400:	46c0      	nop			@ (mov r8, r8)
 8000402:	46bd      	mov	sp, r7
 8000404:	b00b      	add	sp, #44	@ 0x2c
 8000406:	bd90      	pop	{r4, r7, pc}
 8000408:	40021000 	.word	0x40021000
 800040c:	50000800 	.word	0x50000800
 8000410:	50000400 	.word	0x50000400

08000414 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000418:	b672      	cpsid	i
}
 800041a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800041c:	46c0      	nop			@ (mov r8, r8)
 800041e:	e7fd      	b.n	800041c <Error_Handler+0x8>

08000420 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	b082      	sub	sp, #8
 8000424:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000426:	4b0f      	ldr	r3, [pc, #60]	@ (8000464 <HAL_MspInit+0x44>)
 8000428:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800042a:	4b0e      	ldr	r3, [pc, #56]	@ (8000464 <HAL_MspInit+0x44>)
 800042c:	2180      	movs	r1, #128	@ 0x80
 800042e:	0549      	lsls	r1, r1, #21
 8000430:	430a      	orrs	r2, r1
 8000432:	659a      	str	r2, [r3, #88]	@ 0x58
 8000434:	4b0b      	ldr	r3, [pc, #44]	@ (8000464 <HAL_MspInit+0x44>)
 8000436:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000438:	2380      	movs	r3, #128	@ 0x80
 800043a:	055b      	lsls	r3, r3, #21
 800043c:	4013      	ands	r3, r2
 800043e:	607b      	str	r3, [r7, #4]
 8000440:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000442:	4b08      	ldr	r3, [pc, #32]	@ (8000464 <HAL_MspInit+0x44>)
 8000444:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000446:	4b07      	ldr	r3, [pc, #28]	@ (8000464 <HAL_MspInit+0x44>)
 8000448:	2101      	movs	r1, #1
 800044a:	430a      	orrs	r2, r1
 800044c:	661a      	str	r2, [r3, #96]	@ 0x60
 800044e:	4b05      	ldr	r3, [pc, #20]	@ (8000464 <HAL_MspInit+0x44>)
 8000450:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000452:	2201      	movs	r2, #1
 8000454:	4013      	ands	r3, r2
 8000456:	603b      	str	r3, [r7, #0]
 8000458:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800045a:	46c0      	nop			@ (mov r8, r8)
 800045c:	46bd      	mov	sp, r7
 800045e:	b002      	add	sp, #8
 8000460:	bd80      	pop	{r7, pc}
 8000462:	46c0      	nop			@ (mov r8, r8)
 8000464:	40021000 	.word	0x40021000

08000468 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800046c:	46c0      	nop			@ (mov r8, r8)
 800046e:	e7fd      	b.n	800046c <NMI_Handler+0x4>

08000470 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000474:	46c0      	nop			@ (mov r8, r8)
 8000476:	e7fd      	b.n	8000474 <HardFault_Handler+0x4>

08000478 <SVC_Handler>:

/**
  * @brief This function handles System service call via SVC instruction.
  */
void SVC_Handler(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800047c:	46c0      	nop			@ (mov r8, r8)
 800047e:	46bd      	mov	sp, r7
 8000480:	bd80      	pop	{r7, pc}

08000482 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000482:	b580      	push	{r7, lr}
 8000484:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000486:	46c0      	nop			@ (mov r8, r8)
 8000488:	46bd      	mov	sp, r7
 800048a:	bd80      	pop	{r7, pc}

0800048c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000490:	f000 f8fa 	bl	8000688 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000494:	46c0      	nop			@ (mov r8, r8)
 8000496:	46bd      	mov	sp, r7
 8000498:	bd80      	pop	{r7, pc}
	...

0800049c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b082      	sub	sp, #8
 80004a0:	af00      	add	r7, sp, #0
#endif /* ENABLE_DBG_SWEN */
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80004a2:	4b12      	ldr	r3, [pc, #72]	@ (80004ec <SystemInit+0x50>)
 80004a4:	2280      	movs	r2, #128	@ 0x80
 80004a6:	0512      	lsls	r2, r2, #20
 80004a8:	609a      	str	r2, [r3, #8]
#endif /* VECT_TAB_SRAM */

/* Software workaround added to keep Debug enabled after Boot_Lock activation and RDP=1  */
#ifdef ENABLE_DBG_SWEN
  tmp_seccr = FLASH->SECR;
 80004aa:	4a11      	ldr	r2, [pc, #68]	@ (80004f0 <SystemInit+0x54>)
 80004ac:	2380      	movs	r3, #128	@ 0x80
 80004ae:	58d3      	ldr	r3, [r2, r3]
 80004b0:	607b      	str	r3, [r7, #4]
  tmp_optr = FLASH->OPTR;
 80004b2:	4b0f      	ldr	r3, [pc, #60]	@ (80004f0 <SystemInit+0x54>)
 80004b4:	6a1b      	ldr	r3, [r3, #32]
 80004b6:	603b      	str	r3, [r7, #0]
  if (((tmp_seccr & FLASH_SECR_BOOT_LOCK) == FLASH_SECR_BOOT_LOCK)         \
 80004b8:	687a      	ldr	r2, [r7, #4]
 80004ba:	2380      	movs	r3, #128	@ 0x80
 80004bc:	025b      	lsls	r3, r3, #9
 80004be:	4013      	ands	r3, r2
 80004c0:	d010      	beq.n	80004e4 <SystemInit+0x48>
      && (((tmp_optr & FLASH_OPTR_RDP) != 0xCCU)                           \
 80004c2:	683b      	ldr	r3, [r7, #0]
 80004c4:	22ff      	movs	r2, #255	@ 0xff
 80004c6:	4013      	ands	r3, r2
 80004c8:	2bcc      	cmp	r3, #204	@ 0xcc
 80004ca:	d00b      	beq.n	80004e4 <SystemInit+0x48>
      && ((tmp_optr & FLASH_OPTR_RDP) != 0xAAU)))
 80004cc:	683b      	ldr	r3, [r7, #0]
 80004ce:	22ff      	movs	r2, #255	@ 0xff
 80004d0:	4013      	ands	r3, r2
 80004d2:	2baa      	cmp	r3, #170	@ 0xaa
 80004d4:	d006      	beq.n	80004e4 <SystemInit+0x48>
  {
    FLASH->ACR |= FLASH_ACR_DBG_SWEN;  /* Debug access software enabled to avoid the chip
 80004d6:	4b06      	ldr	r3, [pc, #24]	@ (80004f0 <SystemInit+0x54>)
 80004d8:	681a      	ldr	r2, [r3, #0]
 80004da:	4b05      	ldr	r3, [pc, #20]	@ (80004f0 <SystemInit+0x54>)
 80004dc:	2180      	movs	r1, #128	@ 0x80
 80004de:	02c9      	lsls	r1, r1, #11
 80004e0:	430a      	orrs	r2, r1
 80004e2:	601a      	str	r2, [r3, #0]
                                          to be locked when RDP=1 and Boot_Lock=1        */
  }
#endif /* ENABLE_DBG_SWEN */
}
 80004e4:	46c0      	nop			@ (mov r8, r8)
 80004e6:	46bd      	mov	sp, r7
 80004e8:	b002      	add	sp, #8
 80004ea:	bd80      	pop	{r7, pc}
 80004ec:	e000ed00 	.word	0xe000ed00
 80004f0:	40022000 	.word	0x40022000

080004f4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80004f4:	480d      	ldr	r0, [pc, #52]	@ (800052c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80004f6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80004f8:	f7ff ffd0 	bl	800049c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004fc:	480c      	ldr	r0, [pc, #48]	@ (8000530 <LoopForever+0x6>)
  ldr r1, =_edata
 80004fe:	490d      	ldr	r1, [pc, #52]	@ (8000534 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000500:	4a0d      	ldr	r2, [pc, #52]	@ (8000538 <LoopForever+0xe>)
  movs r3, #0
 8000502:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000504:	e002      	b.n	800050c <LoopCopyDataInit>

08000506 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000506:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000508:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800050a:	3304      	adds	r3, #4

0800050c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800050c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800050e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000510:	d3f9      	bcc.n	8000506 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000512:	4a0a      	ldr	r2, [pc, #40]	@ (800053c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000514:	4c0a      	ldr	r4, [pc, #40]	@ (8000540 <LoopForever+0x16>)
  movs r3, #0
 8000516:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000518:	e001      	b.n	800051e <LoopFillZerobss>

0800051a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800051a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800051c:	3204      	adds	r2, #4

0800051e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800051e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000520:	d3fb      	bcc.n	800051a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000522:	f001 f9e3 	bl	80018ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000526:	f7ff fe7b 	bl	8000220 <main>

0800052a <LoopForever>:

LoopForever:
  b LoopForever
 800052a:	e7fe      	b.n	800052a <LoopForever>
  ldr   r0, =_estack
 800052c:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8000530:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000534:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000538:	08001994 	.word	0x08001994
  ldr r2, =_sbss
 800053c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000540:	20000030 	.word	0x20000030

08000544 <ADC_COMP1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000544:	e7fe      	b.n	8000544 <ADC_COMP1_2_IRQHandler>
	...

08000548 <BSP_LED_Init>:
  *   This parameter can be one of following parameters:
  *     @arg  LED4
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b08a      	sub	sp, #40	@ 0x28
 800054c:	af00      	add	r7, sp, #0
 800054e:	0002      	movs	r2, r0
 8000550:	1dfb      	adds	r3, r7, #7
 8000552:	701a      	strb	r2, [r3, #0]
  int32_t ret = BSP_ERROR_NONE;
 8000554:	2300      	movs	r3, #0
 8000556:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitTypeDef  gpio_init_structure;

  if (Led != LED4)
 8000558:	1dfb      	adds	r3, r7, #7
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	2b00      	cmp	r3, #0
 800055e:	d003      	beq.n	8000568 <BSP_LED_Init+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000560:	2302      	movs	r3, #2
 8000562:	425b      	negs	r3, r3
 8000564:	627b      	str	r3, [r7, #36]	@ 0x24
 8000566:	e023      	b.n	80005b0 <BSP_LED_Init+0x68>
  }
  else
  {
    LED4_GPIO_CLK_ENABLE();
 8000568:	4b14      	ldr	r3, [pc, #80]	@ (80005bc <BSP_LED_Init+0x74>)
 800056a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800056c:	4b13      	ldr	r3, [pc, #76]	@ (80005bc <BSP_LED_Init+0x74>)
 800056e:	2101      	movs	r1, #1
 8000570:	430a      	orrs	r2, r1
 8000572:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000574:	4b11      	ldr	r3, [pc, #68]	@ (80005bc <BSP_LED_Init+0x74>)
 8000576:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000578:	2201      	movs	r2, #1
 800057a:	4013      	ands	r3, r2
 800057c:	60fb      	str	r3, [r7, #12]
 800057e:	68fb      	ldr	r3, [r7, #12]

    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000580:	2320      	movs	r3, #32
 8000582:	001a      	movs	r2, r3
 8000584:	2110      	movs	r1, #16
 8000586:	187b      	adds	r3, r7, r1
 8000588:	601a      	str	r2, [r3, #0]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800058a:	187b      	adds	r3, r7, r1
 800058c:	2201      	movs	r2, #1
 800058e:	605a      	str	r2, [r3, #4]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8000590:	187b      	adds	r3, r7, r1
 8000592:	2200      	movs	r2, #0
 8000594:	609a      	str	r2, [r3, #8]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000596:	187b      	adds	r3, r7, r1
 8000598:	2203      	movs	r2, #3
 800059a:	60da      	str	r2, [r3, #12]

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 800059c:	1dfb      	adds	r3, r7, #7
 800059e:	781a      	ldrb	r2, [r3, #0]
 80005a0:	4b07      	ldr	r3, [pc, #28]	@ (80005c0 <BSP_LED_Init+0x78>)
 80005a2:	0092      	lsls	r2, r2, #2
 80005a4:	58d3      	ldr	r3, [r2, r3]
 80005a6:	187a      	adds	r2, r7, r1
 80005a8:	0011      	movs	r1, r2
 80005aa:	0018      	movs	r0, r3
 80005ac:	f000 f960 	bl	8000870 <HAL_GPIO_Init>
  }
  return ret;
 80005b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80005b2:	0018      	movs	r0, r3
 80005b4:	46bd      	mov	sp, r7
 80005b6:	b00a      	add	sp, #40	@ 0x28
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	46c0      	nop			@ (mov r8, r8)
 80005bc:	40021000 	.word	0x40021000
 80005c0:	20000004 	.word	0x20000004

080005c4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80005ca:	1dfb      	adds	r3, r7, #7
 80005cc:	2200      	movs	r2, #0
 80005ce:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80005d0:	2003      	movs	r0, #3
 80005d2:	f000 f80f 	bl	80005f4 <HAL_InitTick>
 80005d6:	1e03      	subs	r3, r0, #0
 80005d8:	d003      	beq.n	80005e2 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 80005da:	1dfb      	adds	r3, r7, #7
 80005dc:	2201      	movs	r2, #1
 80005de:	701a      	strb	r2, [r3, #0]
 80005e0:	e001      	b.n	80005e6 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80005e2:	f7ff ff1d 	bl	8000420 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80005e6:	1dfb      	adds	r3, r7, #7
 80005e8:	781b      	ldrb	r3, [r3, #0]
}
 80005ea:	0018      	movs	r0, r3
 80005ec:	46bd      	mov	sp, r7
 80005ee:	b002      	add	sp, #8
 80005f0:	bd80      	pop	{r7, pc}
	...

080005f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005f4:	b590      	push	{r4, r7, lr}
 80005f6:	b085      	sub	sp, #20
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80005fc:	230f      	movs	r3, #15
 80005fe:	18fb      	adds	r3, r7, r3
 8000600:	2200      	movs	r2, #0
 8000602:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0U)
 8000604:	4b1d      	ldr	r3, [pc, #116]	@ (800067c <HAL_InitTick+0x88>)
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	2b00      	cmp	r3, #0
 800060a:	d02b      	beq.n	8000664 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800060c:	4b1c      	ldr	r3, [pc, #112]	@ (8000680 <HAL_InitTick+0x8c>)
 800060e:	681c      	ldr	r4, [r3, #0]
 8000610:	4b1a      	ldr	r3, [pc, #104]	@ (800067c <HAL_InitTick+0x88>)
 8000612:	781b      	ldrb	r3, [r3, #0]
 8000614:	0019      	movs	r1, r3
 8000616:	23fa      	movs	r3, #250	@ 0xfa
 8000618:	0098      	lsls	r0, r3, #2
 800061a:	f7ff fd75 	bl	8000108 <__udivsi3>
 800061e:	0003      	movs	r3, r0
 8000620:	0019      	movs	r1, r3
 8000622:	0020      	movs	r0, r4
 8000624:	f7ff fd70 	bl	8000108 <__udivsi3>
 8000628:	0003      	movs	r3, r0
 800062a:	0018      	movs	r0, r3
 800062c:	f000 f913 	bl	8000856 <HAL_SYSTICK_Config>
 8000630:	1e03      	subs	r3, r0, #0
 8000632:	d112      	bne.n	800065a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	2b03      	cmp	r3, #3
 8000638:	d80a      	bhi.n	8000650 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800063a:	6879      	ldr	r1, [r7, #4]
 800063c:	2301      	movs	r3, #1
 800063e:	425b      	negs	r3, r3
 8000640:	2200      	movs	r2, #0
 8000642:	0018      	movs	r0, r3
 8000644:	f000 f8f2 	bl	800082c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000648:	4b0e      	ldr	r3, [pc, #56]	@ (8000684 <HAL_InitTick+0x90>)
 800064a:	687a      	ldr	r2, [r7, #4]
 800064c:	601a      	str	r2, [r3, #0]
 800064e:	e00d      	b.n	800066c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000650:	230f      	movs	r3, #15
 8000652:	18fb      	adds	r3, r7, r3
 8000654:	2201      	movs	r2, #1
 8000656:	701a      	strb	r2, [r3, #0]
 8000658:	e008      	b.n	800066c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800065a:	230f      	movs	r3, #15
 800065c:	18fb      	adds	r3, r7, r3
 800065e:	2201      	movs	r2, #1
 8000660:	701a      	strb	r2, [r3, #0]
 8000662:	e003      	b.n	800066c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000664:	230f      	movs	r3, #15
 8000666:	18fb      	adds	r3, r7, r3
 8000668:	2201      	movs	r2, #1
 800066a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800066c:	230f      	movs	r3, #15
 800066e:	18fb      	adds	r3, r7, r3
 8000670:	781b      	ldrb	r3, [r3, #0]
}
 8000672:	0018      	movs	r0, r3
 8000674:	46bd      	mov	sp, r7
 8000676:	b005      	add	sp, #20
 8000678:	bd90      	pop	{r4, r7, pc}
 800067a:	46c0      	nop			@ (mov r8, r8)
 800067c:	2000000c 	.word	0x2000000c
 8000680:	20000000 	.word	0x20000000
 8000684:	20000008 	.word	0x20000008

08000688 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800068c:	4b05      	ldr	r3, [pc, #20]	@ (80006a4 <HAL_IncTick+0x1c>)
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	001a      	movs	r2, r3
 8000692:	4b05      	ldr	r3, [pc, #20]	@ (80006a8 <HAL_IncTick+0x20>)
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	18d2      	adds	r2, r2, r3
 8000698:	4b03      	ldr	r3, [pc, #12]	@ (80006a8 <HAL_IncTick+0x20>)
 800069a:	601a      	str	r2, [r3, #0]
}
 800069c:	46c0      	nop			@ (mov r8, r8)
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	46c0      	nop			@ (mov r8, r8)
 80006a4:	2000000c 	.word	0x2000000c
 80006a8:	2000002c 	.word	0x2000002c

080006ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
  return uwTick;
 80006b0:	4b02      	ldr	r3, [pc, #8]	@ (80006bc <HAL_GetTick+0x10>)
 80006b2:	681b      	ldr	r3, [r3, #0]
}
 80006b4:	0018      	movs	r0, r3
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	46c0      	nop			@ (mov r8, r8)
 80006bc:	2000002c 	.word	0x2000002c

080006c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b084      	sub	sp, #16
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80006c8:	f7ff fff0 	bl	80006ac <HAL_GetTick>
 80006cc:	0003      	movs	r3, r0
 80006ce:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006d4:	68fb      	ldr	r3, [r7, #12]
 80006d6:	3301      	adds	r3, #1
 80006d8:	d005      	beq.n	80006e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80006da:	4b0a      	ldr	r3, [pc, #40]	@ (8000704 <HAL_Delay+0x44>)
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	001a      	movs	r2, r3
 80006e0:	68fb      	ldr	r3, [r7, #12]
 80006e2:	189b      	adds	r3, r3, r2
 80006e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80006e6:	46c0      	nop			@ (mov r8, r8)
 80006e8:	f7ff ffe0 	bl	80006ac <HAL_GetTick>
 80006ec:	0002      	movs	r2, r0
 80006ee:	68bb      	ldr	r3, [r7, #8]
 80006f0:	1ad3      	subs	r3, r2, r3
 80006f2:	68fa      	ldr	r2, [r7, #12]
 80006f4:	429a      	cmp	r2, r3
 80006f6:	d8f7      	bhi.n	80006e8 <HAL_Delay+0x28>
  {
  }
}
 80006f8:	46c0      	nop			@ (mov r8, r8)
 80006fa:	46c0      	nop			@ (mov r8, r8)
 80006fc:	46bd      	mov	sp, r7
 80006fe:	b004      	add	sp, #16
 8000700:	bd80      	pop	{r7, pc}
 8000702:	46c0      	nop			@ (mov r8, r8)
 8000704:	2000000c 	.word	0x2000000c

08000708 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000708:	b590      	push	{r4, r7, lr}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
 800070e:	0002      	movs	r2, r0
 8000710:	6039      	str	r1, [r7, #0]
 8000712:	1dfb      	adds	r3, r7, #7
 8000714:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000716:	1dfb      	adds	r3, r7, #7
 8000718:	781b      	ldrb	r3, [r3, #0]
 800071a:	2b7f      	cmp	r3, #127	@ 0x7f
 800071c:	d828      	bhi.n	8000770 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800071e:	4a2f      	ldr	r2, [pc, #188]	@ (80007dc <__NVIC_SetPriority+0xd4>)
 8000720:	1dfb      	adds	r3, r7, #7
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	b25b      	sxtb	r3, r3
 8000726:	089b      	lsrs	r3, r3, #2
 8000728:	33c0      	adds	r3, #192	@ 0xc0
 800072a:	009b      	lsls	r3, r3, #2
 800072c:	589b      	ldr	r3, [r3, r2]
 800072e:	1dfa      	adds	r2, r7, #7
 8000730:	7812      	ldrb	r2, [r2, #0]
 8000732:	0011      	movs	r1, r2
 8000734:	2203      	movs	r2, #3
 8000736:	400a      	ands	r2, r1
 8000738:	00d2      	lsls	r2, r2, #3
 800073a:	21ff      	movs	r1, #255	@ 0xff
 800073c:	4091      	lsls	r1, r2
 800073e:	000a      	movs	r2, r1
 8000740:	43d2      	mvns	r2, r2
 8000742:	401a      	ands	r2, r3
 8000744:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000746:	683b      	ldr	r3, [r7, #0]
 8000748:	019b      	lsls	r3, r3, #6
 800074a:	22ff      	movs	r2, #255	@ 0xff
 800074c:	401a      	ands	r2, r3
 800074e:	1dfb      	adds	r3, r7, #7
 8000750:	781b      	ldrb	r3, [r3, #0]
 8000752:	0018      	movs	r0, r3
 8000754:	2303      	movs	r3, #3
 8000756:	4003      	ands	r3, r0
 8000758:	00db      	lsls	r3, r3, #3
 800075a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800075c:	481f      	ldr	r0, [pc, #124]	@ (80007dc <__NVIC_SetPriority+0xd4>)
 800075e:	1dfb      	adds	r3, r7, #7
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	b25b      	sxtb	r3, r3
 8000764:	089b      	lsrs	r3, r3, #2
 8000766:	430a      	orrs	r2, r1
 8000768:	33c0      	adds	r3, #192	@ 0xc0
 800076a:	009b      	lsls	r3, r3, #2
 800076c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800076e:	e031      	b.n	80007d4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000770:	4a1b      	ldr	r2, [pc, #108]	@ (80007e0 <__NVIC_SetPriority+0xd8>)
 8000772:	1dfb      	adds	r3, r7, #7
 8000774:	781b      	ldrb	r3, [r3, #0]
 8000776:	0019      	movs	r1, r3
 8000778:	230f      	movs	r3, #15
 800077a:	400b      	ands	r3, r1
 800077c:	3b08      	subs	r3, #8
 800077e:	089b      	lsrs	r3, r3, #2
 8000780:	3306      	adds	r3, #6
 8000782:	009b      	lsls	r3, r3, #2
 8000784:	18d3      	adds	r3, r2, r3
 8000786:	3304      	adds	r3, #4
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	1dfa      	adds	r2, r7, #7
 800078c:	7812      	ldrb	r2, [r2, #0]
 800078e:	0011      	movs	r1, r2
 8000790:	2203      	movs	r2, #3
 8000792:	400a      	ands	r2, r1
 8000794:	00d2      	lsls	r2, r2, #3
 8000796:	21ff      	movs	r1, #255	@ 0xff
 8000798:	4091      	lsls	r1, r2
 800079a:	000a      	movs	r2, r1
 800079c:	43d2      	mvns	r2, r2
 800079e:	401a      	ands	r2, r3
 80007a0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80007a2:	683b      	ldr	r3, [r7, #0]
 80007a4:	019b      	lsls	r3, r3, #6
 80007a6:	22ff      	movs	r2, #255	@ 0xff
 80007a8:	401a      	ands	r2, r3
 80007aa:	1dfb      	adds	r3, r7, #7
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	0018      	movs	r0, r3
 80007b0:	2303      	movs	r3, #3
 80007b2:	4003      	ands	r3, r0
 80007b4:	00db      	lsls	r3, r3, #3
 80007b6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007b8:	4809      	ldr	r0, [pc, #36]	@ (80007e0 <__NVIC_SetPriority+0xd8>)
 80007ba:	1dfb      	adds	r3, r7, #7
 80007bc:	781b      	ldrb	r3, [r3, #0]
 80007be:	001c      	movs	r4, r3
 80007c0:	230f      	movs	r3, #15
 80007c2:	4023      	ands	r3, r4
 80007c4:	3b08      	subs	r3, #8
 80007c6:	089b      	lsrs	r3, r3, #2
 80007c8:	430a      	orrs	r2, r1
 80007ca:	3306      	adds	r3, #6
 80007cc:	009b      	lsls	r3, r3, #2
 80007ce:	18c3      	adds	r3, r0, r3
 80007d0:	3304      	adds	r3, #4
 80007d2:	601a      	str	r2, [r3, #0]
}
 80007d4:	46c0      	nop			@ (mov r8, r8)
 80007d6:	46bd      	mov	sp, r7
 80007d8:	b003      	add	sp, #12
 80007da:	bd90      	pop	{r4, r7, pc}
 80007dc:	e000e100 	.word	0xe000e100
 80007e0:	e000ed00 	.word	0xe000ed00

080007e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	1e5a      	subs	r2, r3, #1
 80007f0:	2380      	movs	r3, #128	@ 0x80
 80007f2:	045b      	lsls	r3, r3, #17
 80007f4:	429a      	cmp	r2, r3
 80007f6:	d301      	bcc.n	80007fc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007f8:	2301      	movs	r3, #1
 80007fa:	e010      	b.n	800081e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000828 <SysTick_Config+0x44>)
 80007fe:	687a      	ldr	r2, [r7, #4]
 8000800:	3a01      	subs	r2, #1
 8000802:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000804:	2301      	movs	r3, #1
 8000806:	425b      	negs	r3, r3
 8000808:	2103      	movs	r1, #3
 800080a:	0018      	movs	r0, r3
 800080c:	f7ff ff7c 	bl	8000708 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000810:	4b05      	ldr	r3, [pc, #20]	@ (8000828 <SysTick_Config+0x44>)
 8000812:	2200      	movs	r2, #0
 8000814:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000816:	4b04      	ldr	r3, [pc, #16]	@ (8000828 <SysTick_Config+0x44>)
 8000818:	2207      	movs	r2, #7
 800081a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800081c:	2300      	movs	r3, #0
}
 800081e:	0018      	movs	r0, r3
 8000820:	46bd      	mov	sp, r7
 8000822:	b002      	add	sp, #8
 8000824:	bd80      	pop	{r7, pc}
 8000826:	46c0      	nop			@ (mov r8, r8)
 8000828:	e000e010 	.word	0xe000e010

0800082c <HAL_NVIC_SetPriority>:
  *         with stm32u0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b084      	sub	sp, #16
 8000830:	af00      	add	r7, sp, #0
 8000832:	60b9      	str	r1, [r7, #8]
 8000834:	607a      	str	r2, [r7, #4]
 8000836:	210f      	movs	r1, #15
 8000838:	187b      	adds	r3, r7, r1
 800083a:	1c02      	adds	r2, r0, #0
 800083c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800083e:	68ba      	ldr	r2, [r7, #8]
 8000840:	187b      	adds	r3, r7, r1
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	b25b      	sxtb	r3, r3
 8000846:	0011      	movs	r1, r2
 8000848:	0018      	movs	r0, r3
 800084a:	f7ff ff5d 	bl	8000708 <__NVIC_SetPriority>
}
 800084e:	46c0      	nop			@ (mov r8, r8)
 8000850:	46bd      	mov	sp, r7
 8000852:	b004      	add	sp, #16
 8000854:	bd80      	pop	{r7, pc}

08000856 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000856:	b580      	push	{r7, lr}
 8000858:	b082      	sub	sp, #8
 800085a:	af00      	add	r7, sp, #0
 800085c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	0018      	movs	r0, r3
 8000862:	f7ff ffbf 	bl	80007e4 <SysTick_Config>
 8000866:	0003      	movs	r3, r0
}
 8000868:	0018      	movs	r0, r3
 800086a:	46bd      	mov	sp, r7
 800086c:	b002      	add	sp, #8
 800086e:	bd80      	pop	{r7, pc}

08000870 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b086      	sub	sp, #24
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
 8000878:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800087a:	2300      	movs	r3, #0
 800087c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800087e:	e153      	b.n	8000b28 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	2101      	movs	r1, #1
 8000886:	697a      	ldr	r2, [r7, #20]
 8000888:	4091      	lsls	r1, r2
 800088a:	000a      	movs	r2, r1
 800088c:	4013      	ands	r3, r2
 800088e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	2b00      	cmp	r3, #0
 8000894:	d100      	bne.n	8000898 <HAL_GPIO_Init+0x28>
 8000896:	e144      	b.n	8000b22 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000898:	683b      	ldr	r3, [r7, #0]
 800089a:	685b      	ldr	r3, [r3, #4]
 800089c:	2203      	movs	r2, #3
 800089e:	4013      	ands	r3, r2
 80008a0:	2b01      	cmp	r3, #1
 80008a2:	d005      	beq.n	80008b0 <HAL_GPIO_Init+0x40>
 80008a4:	683b      	ldr	r3, [r7, #0]
 80008a6:	685b      	ldr	r3, [r3, #4]
 80008a8:	2203      	movs	r2, #3
 80008aa:	4013      	ands	r3, r2
 80008ac:	2b02      	cmp	r3, #2
 80008ae:	d130      	bne.n	8000912 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	689b      	ldr	r3, [r3, #8]
 80008b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80008b6:	697b      	ldr	r3, [r7, #20]
 80008b8:	005b      	lsls	r3, r3, #1
 80008ba:	2203      	movs	r2, #3
 80008bc:	409a      	lsls	r2, r3
 80008be:	0013      	movs	r3, r2
 80008c0:	43da      	mvns	r2, r3
 80008c2:	693b      	ldr	r3, [r7, #16]
 80008c4:	4013      	ands	r3, r2
 80008c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80008c8:	683b      	ldr	r3, [r7, #0]
 80008ca:	68da      	ldr	r2, [r3, #12]
 80008cc:	697b      	ldr	r3, [r7, #20]
 80008ce:	005b      	lsls	r3, r3, #1
 80008d0:	409a      	lsls	r2, r3
 80008d2:	0013      	movs	r3, r2
 80008d4:	693a      	ldr	r2, [r7, #16]
 80008d6:	4313      	orrs	r3, r2
 80008d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	693a      	ldr	r2, [r7, #16]
 80008de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	685b      	ldr	r3, [r3, #4]
 80008e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80008e6:	2201      	movs	r2, #1
 80008e8:	697b      	ldr	r3, [r7, #20]
 80008ea:	409a      	lsls	r2, r3
 80008ec:	0013      	movs	r3, r2
 80008ee:	43da      	mvns	r2, r3
 80008f0:	693b      	ldr	r3, [r7, #16]
 80008f2:	4013      	ands	r3, r2
 80008f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_POS) << position);
 80008f6:	683b      	ldr	r3, [r7, #0]
 80008f8:	685b      	ldr	r3, [r3, #4]
 80008fa:	091b      	lsrs	r3, r3, #4
 80008fc:	2201      	movs	r2, #1
 80008fe:	401a      	ands	r2, r3
 8000900:	697b      	ldr	r3, [r7, #20]
 8000902:	409a      	lsls	r2, r3
 8000904:	0013      	movs	r3, r2
 8000906:	693a      	ldr	r2, [r7, #16]
 8000908:	4313      	orrs	r3, r2
 800090a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	693a      	ldr	r2, [r7, #16]
 8000910:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000912:	683b      	ldr	r3, [r7, #0]
 8000914:	685b      	ldr	r3, [r3, #4]
 8000916:	2203      	movs	r2, #3
 8000918:	4013      	ands	r3, r2
 800091a:	2b03      	cmp	r3, #3
 800091c:	d017      	beq.n	800094e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	68db      	ldr	r3, [r3, #12]
 8000922:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8000924:	697b      	ldr	r3, [r7, #20]
 8000926:	005b      	lsls	r3, r3, #1
 8000928:	2203      	movs	r2, #3
 800092a:	409a      	lsls	r2, r3
 800092c:	0013      	movs	r3, r2
 800092e:	43da      	mvns	r2, r3
 8000930:	693b      	ldr	r3, [r7, #16]
 8000932:	4013      	ands	r3, r2
 8000934:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	689a      	ldr	r2, [r3, #8]
 800093a:	697b      	ldr	r3, [r7, #20]
 800093c:	005b      	lsls	r3, r3, #1
 800093e:	409a      	lsls	r2, r3
 8000940:	0013      	movs	r3, r2
 8000942:	693a      	ldr	r2, [r7, #16]
 8000944:	4313      	orrs	r3, r2
 8000946:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	693a      	ldr	r2, [r7, #16]
 800094c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	685b      	ldr	r3, [r3, #4]
 8000952:	2203      	movs	r2, #3
 8000954:	4013      	ands	r3, r2
 8000956:	2b02      	cmp	r3, #2
 8000958:	d123      	bne.n	80009a2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800095a:	697b      	ldr	r3, [r7, #20]
 800095c:	08da      	lsrs	r2, r3, #3
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	3208      	adds	r2, #8
 8000962:	0092      	lsls	r2, r2, #2
 8000964:	58d3      	ldr	r3, [r2, r3]
 8000966:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8000968:	697b      	ldr	r3, [r7, #20]
 800096a:	2207      	movs	r2, #7
 800096c:	4013      	ands	r3, r2
 800096e:	009b      	lsls	r3, r3, #2
 8000970:	220f      	movs	r2, #15
 8000972:	409a      	lsls	r2, r3
 8000974:	0013      	movs	r3, r2
 8000976:	43da      	mvns	r2, r3
 8000978:	693b      	ldr	r3, [r7, #16]
 800097a:	4013      	ands	r3, r2
 800097c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	691a      	ldr	r2, [r3, #16]
 8000982:	697b      	ldr	r3, [r7, #20]
 8000984:	2107      	movs	r1, #7
 8000986:	400b      	ands	r3, r1
 8000988:	009b      	lsls	r3, r3, #2
 800098a:	409a      	lsls	r2, r3
 800098c:	0013      	movs	r3, r2
 800098e:	693a      	ldr	r2, [r7, #16]
 8000990:	4313      	orrs	r3, r2
 8000992:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000994:	697b      	ldr	r3, [r7, #20]
 8000996:	08da      	lsrs	r2, r3, #3
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	3208      	adds	r2, #8
 800099c:	0092      	lsls	r2, r2, #2
 800099e:	6939      	ldr	r1, [r7, #16]
 80009a0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80009a8:	697b      	ldr	r3, [r7, #20]
 80009aa:	005b      	lsls	r3, r3, #1
 80009ac:	2203      	movs	r2, #3
 80009ae:	409a      	lsls	r2, r3
 80009b0:	0013      	movs	r3, r2
 80009b2:	43da      	mvns	r2, r3
 80009b4:	693b      	ldr	r3, [r7, #16]
 80009b6:	4013      	ands	r3, r2
 80009b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80009ba:	683b      	ldr	r3, [r7, #0]
 80009bc:	685b      	ldr	r3, [r3, #4]
 80009be:	2203      	movs	r2, #3
 80009c0:	401a      	ands	r2, r3
 80009c2:	697b      	ldr	r3, [r7, #20]
 80009c4:	005b      	lsls	r3, r3, #1
 80009c6:	409a      	lsls	r2, r3
 80009c8:	0013      	movs	r3, r2
 80009ca:	693a      	ldr	r2, [r7, #16]
 80009cc:	4313      	orrs	r3, r2
 80009ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	693a      	ldr	r2, [r7, #16]
 80009d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80009d6:	683b      	ldr	r3, [r7, #0]
 80009d8:	685a      	ldr	r2, [r3, #4]
 80009da:	23c0      	movs	r3, #192	@ 0xc0
 80009dc:	029b      	lsls	r3, r3, #10
 80009de:	4013      	ands	r3, r2
 80009e0:	d100      	bne.n	80009e4 <HAL_GPIO_Init+0x174>
 80009e2:	e09e      	b.n	8000b22 <HAL_GPIO_Init+0x2b2>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80009e4:	4a56      	ldr	r2, [pc, #344]	@ (8000b40 <HAL_GPIO_Init+0x2d0>)
 80009e6:	697b      	ldr	r3, [r7, #20]
 80009e8:	089b      	lsrs	r3, r3, #2
 80009ea:	3318      	adds	r3, #24
 80009ec:	009b      	lsls	r3, r3, #2
 80009ee:	589b      	ldr	r3, [r3, r2]
 80009f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 80009f2:	697b      	ldr	r3, [r7, #20]
 80009f4:	2203      	movs	r2, #3
 80009f6:	4013      	ands	r3, r2
 80009f8:	00db      	lsls	r3, r3, #3
 80009fa:	220f      	movs	r2, #15
 80009fc:	409a      	lsls	r2, r3
 80009fe:	0013      	movs	r3, r2
 8000a00:	43da      	mvns	r2, r3
 8000a02:	693b      	ldr	r3, [r7, #16]
 8000a04:	4013      	ands	r3, r2
 8000a06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 8000a08:	687a      	ldr	r2, [r7, #4]
 8000a0a:	23a0      	movs	r3, #160	@ 0xa0
 8000a0c:	05db      	lsls	r3, r3, #23
 8000a0e:	429a      	cmp	r2, r3
 8000a10:	d01f      	beq.n	8000a52 <HAL_GPIO_Init+0x1e2>
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	4a4b      	ldr	r2, [pc, #300]	@ (8000b44 <HAL_GPIO_Init+0x2d4>)
 8000a16:	4293      	cmp	r3, r2
 8000a18:	d019      	beq.n	8000a4e <HAL_GPIO_Init+0x1de>
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	4a4a      	ldr	r2, [pc, #296]	@ (8000b48 <HAL_GPIO_Init+0x2d8>)
 8000a1e:	4293      	cmp	r3, r2
 8000a20:	d013      	beq.n	8000a4a <HAL_GPIO_Init+0x1da>
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	4a49      	ldr	r2, [pc, #292]	@ (8000b4c <HAL_GPIO_Init+0x2dc>)
 8000a26:	4293      	cmp	r3, r2
 8000a28:	d00d      	beq.n	8000a46 <HAL_GPIO_Init+0x1d6>
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	4a48      	ldr	r2, [pc, #288]	@ (8000b50 <HAL_GPIO_Init+0x2e0>)
 8000a2e:	4293      	cmp	r3, r2
 8000a30:	d007      	beq.n	8000a42 <HAL_GPIO_Init+0x1d2>
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	4a47      	ldr	r2, [pc, #284]	@ (8000b54 <HAL_GPIO_Init+0x2e4>)
 8000a36:	4293      	cmp	r3, r2
 8000a38:	d101      	bne.n	8000a3e <HAL_GPIO_Init+0x1ce>
 8000a3a:	2305      	movs	r3, #5
 8000a3c:	e00a      	b.n	8000a54 <HAL_GPIO_Init+0x1e4>
 8000a3e:	2306      	movs	r3, #6
 8000a40:	e008      	b.n	8000a54 <HAL_GPIO_Init+0x1e4>
 8000a42:	2304      	movs	r3, #4
 8000a44:	e006      	b.n	8000a54 <HAL_GPIO_Init+0x1e4>
 8000a46:	2303      	movs	r3, #3
 8000a48:	e004      	b.n	8000a54 <HAL_GPIO_Init+0x1e4>
 8000a4a:	2302      	movs	r3, #2
 8000a4c:	e002      	b.n	8000a54 <HAL_GPIO_Init+0x1e4>
 8000a4e:	2301      	movs	r3, #1
 8000a50:	e000      	b.n	8000a54 <HAL_GPIO_Init+0x1e4>
 8000a52:	2300      	movs	r3, #0
 8000a54:	697a      	ldr	r2, [r7, #20]
 8000a56:	2103      	movs	r1, #3
 8000a58:	400a      	ands	r2, r1
 8000a5a:	00d2      	lsls	r2, r2, #3
 8000a5c:	4093      	lsls	r3, r2
 8000a5e:	693a      	ldr	r2, [r7, #16]
 8000a60:	4313      	orrs	r3, r2
 8000a62:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000a64:	4936      	ldr	r1, [pc, #216]	@ (8000b40 <HAL_GPIO_Init+0x2d0>)
 8000a66:	697b      	ldr	r3, [r7, #20]
 8000a68:	089b      	lsrs	r3, r3, #2
 8000a6a:	3318      	adds	r3, #24
 8000a6c:	009b      	lsls	r3, r3, #2
 8000a6e:	693a      	ldr	r2, [r7, #16]
 8000a70:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000a72:	4b33      	ldr	r3, [pc, #204]	@ (8000b40 <HAL_GPIO_Init+0x2d0>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	43da      	mvns	r2, r3
 8000a7c:	693b      	ldr	r3, [r7, #16]
 8000a7e:	4013      	ands	r3, r2
 8000a80:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	685a      	ldr	r2, [r3, #4]
 8000a86:	2380      	movs	r3, #128	@ 0x80
 8000a88:	035b      	lsls	r3, r3, #13
 8000a8a:	4013      	ands	r3, r2
 8000a8c:	d003      	beq.n	8000a96 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000a8e:	693a      	ldr	r2, [r7, #16]
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	4313      	orrs	r3, r2
 8000a94:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000a96:	4b2a      	ldr	r3, [pc, #168]	@ (8000b40 <HAL_GPIO_Init+0x2d0>)
 8000a98:	693a      	ldr	r2, [r7, #16]
 8000a9a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000a9c:	4b28      	ldr	r3, [pc, #160]	@ (8000b40 <HAL_GPIO_Init+0x2d0>)
 8000a9e:	685b      	ldr	r3, [r3, #4]
 8000aa0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	43da      	mvns	r2, r3
 8000aa6:	693b      	ldr	r3, [r7, #16]
 8000aa8:	4013      	ands	r3, r2
 8000aaa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	685a      	ldr	r2, [r3, #4]
 8000ab0:	2380      	movs	r3, #128	@ 0x80
 8000ab2:	039b      	lsls	r3, r3, #14
 8000ab4:	4013      	ands	r3, r2
 8000ab6:	d003      	beq.n	8000ac0 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000ab8:	693a      	ldr	r2, [r7, #16]
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	4313      	orrs	r3, r2
 8000abe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000ac0:	4b1f      	ldr	r3, [pc, #124]	@ (8000b40 <HAL_GPIO_Init+0x2d0>)
 8000ac2:	693a      	ldr	r2, [r7, #16]
 8000ac4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000ac6:	4a1e      	ldr	r2, [pc, #120]	@ (8000b40 <HAL_GPIO_Init+0x2d0>)
 8000ac8:	2384      	movs	r3, #132	@ 0x84
 8000aca:	58d3      	ldr	r3, [r2, r3]
 8000acc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	43da      	mvns	r2, r3
 8000ad2:	693b      	ldr	r3, [r7, #16]
 8000ad4:	4013      	ands	r3, r2
 8000ad6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	685a      	ldr	r2, [r3, #4]
 8000adc:	2380      	movs	r3, #128	@ 0x80
 8000ade:	029b      	lsls	r3, r3, #10
 8000ae0:	4013      	ands	r3, r2
 8000ae2:	d003      	beq.n	8000aec <HAL_GPIO_Init+0x27c>
        {
          temp |= iocurrent;
 8000ae4:	693a      	ldr	r2, [r7, #16]
 8000ae6:	68fb      	ldr	r3, [r7, #12]
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000aec:	4914      	ldr	r1, [pc, #80]	@ (8000b40 <HAL_GPIO_Init+0x2d0>)
 8000aee:	2284      	movs	r2, #132	@ 0x84
 8000af0:	693b      	ldr	r3, [r7, #16]
 8000af2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000af4:	4a12      	ldr	r2, [pc, #72]	@ (8000b40 <HAL_GPIO_Init+0x2d0>)
 8000af6:	2380      	movs	r3, #128	@ 0x80
 8000af8:	58d3      	ldr	r3, [r2, r3]
 8000afa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	43da      	mvns	r2, r3
 8000b00:	693b      	ldr	r3, [r7, #16]
 8000b02:	4013      	ands	r3, r2
 8000b04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	685a      	ldr	r2, [r3, #4]
 8000b0a:	2380      	movs	r3, #128	@ 0x80
 8000b0c:	025b      	lsls	r3, r3, #9
 8000b0e:	4013      	ands	r3, r2
 8000b10:	d003      	beq.n	8000b1a <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 8000b12:	693a      	ldr	r2, [r7, #16]
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	4313      	orrs	r3, r2
 8000b18:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000b1a:	4909      	ldr	r1, [pc, #36]	@ (8000b40 <HAL_GPIO_Init+0x2d0>)
 8000b1c:	2280      	movs	r2, #128	@ 0x80
 8000b1e:	693b      	ldr	r3, [r7, #16]
 8000b20:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000b22:	697b      	ldr	r3, [r7, #20]
 8000b24:	3301      	adds	r3, #1
 8000b26:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	681a      	ldr	r2, [r3, #0]
 8000b2c:	697b      	ldr	r3, [r7, #20]
 8000b2e:	40da      	lsrs	r2, r3
 8000b30:	1e13      	subs	r3, r2, #0
 8000b32:	d000      	beq.n	8000b36 <HAL_GPIO_Init+0x2c6>
 8000b34:	e6a4      	b.n	8000880 <HAL_GPIO_Init+0x10>
  }
}
 8000b36:	46c0      	nop			@ (mov r8, r8)
 8000b38:	46c0      	nop			@ (mov r8, r8)
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	b006      	add	sp, #24
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	40021800 	.word	0x40021800
 8000b44:	50000400 	.word	0x50000400
 8000b48:	50000800 	.word	0x50000800
 8000b4c:	50000c00 	.word	0x50000c00
 8000b50:	50001000 	.word	0x50001000
 8000b54:	50001400 	.word	0x50001400

08000b58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b082      	sub	sp, #8
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
 8000b60:	0008      	movs	r0, r1
 8000b62:	0011      	movs	r1, r2
 8000b64:	1cbb      	adds	r3, r7, #2
 8000b66:	1c02      	adds	r2, r0, #0
 8000b68:	801a      	strh	r2, [r3, #0]
 8000b6a:	1c7b      	adds	r3, r7, #1
 8000b6c:	1c0a      	adds	r2, r1, #0
 8000b6e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000b70:	1c7b      	adds	r3, r7, #1
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d004      	beq.n	8000b82 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000b78:	1cbb      	adds	r3, r7, #2
 8000b7a:	881a      	ldrh	r2, [r3, #0]
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000b80:	e003      	b.n	8000b8a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000b82:	1cbb      	adds	r3, r7, #2
 8000b84:	881a      	ldrh	r2, [r3, #0]
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000b8a:	46c0      	nop			@ (mov r8, r8)
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	b002      	add	sp, #8
 8000b90:	bd80      	pop	{r7, pc}

08000b92 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000b92:	b580      	push	{r7, lr}
 8000b94:	b084      	sub	sp, #16
 8000b96:	af00      	add	r7, sp, #0
 8000b98:	6078      	str	r0, [r7, #4]
 8000b9a:	000a      	movs	r2, r1
 8000b9c:	1cbb      	adds	r3, r7, #2
 8000b9e:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	695b      	ldr	r3, [r3, #20]
 8000ba4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000ba6:	1cbb      	adds	r3, r7, #2
 8000ba8:	881b      	ldrh	r3, [r3, #0]
 8000baa:	68fa      	ldr	r2, [r7, #12]
 8000bac:	4013      	ands	r3, r2
 8000bae:	041a      	lsls	r2, r3, #16
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	43db      	mvns	r3, r3
 8000bb4:	1cb9      	adds	r1, r7, #2
 8000bb6:	8809      	ldrh	r1, [r1, #0]
 8000bb8:	400b      	ands	r3, r1
 8000bba:	431a      	orrs	r2, r3
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	619a      	str	r2, [r3, #24]
}
 8000bc0:	46c0      	nop			@ (mov r8, r8)
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	b004      	add	sp, #16
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b084      	sub	sp, #16
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000bd0:	687a      	ldr	r2, [r7, #4]
 8000bd2:	2380      	movs	r3, #128	@ 0x80
 8000bd4:	009b      	lsls	r3, r3, #2
 8000bd6:	429a      	cmp	r2, r3
 8000bd8:	d137      	bne.n	8000c4a <HAL_PWREx_ControlVoltageScaling+0x82>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000bda:	4b27      	ldr	r3, [pc, #156]	@ (8000c78 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8000bdc:	681a      	ldr	r2, [r3, #0]
 8000bde:	23c0      	movs	r3, #192	@ 0xc0
 8000be0:	00db      	lsls	r3, r3, #3
 8000be2:	401a      	ands	r2, r3
 8000be4:	2380      	movs	r3, #128	@ 0x80
 8000be6:	009b      	lsls	r3, r3, #2
 8000be8:	429a      	cmp	r2, r3
 8000bea:	d040      	beq.n	8000c6e <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bec:	4b22      	ldr	r3, [pc, #136]	@ (8000c78 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4a22      	ldr	r2, [pc, #136]	@ (8000c7c <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8000bf2:	401a      	ands	r2, r3
 8000bf4:	4b20      	ldr	r3, [pc, #128]	@ (8000c78 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8000bf6:	2180      	movs	r1, #128	@ 0x80
 8000bf8:	0089      	lsls	r1, r1, #2
 8000bfa:	430a      	orrs	r2, r1
 8000bfc:	601a      	str	r2, [r3, #0]
      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000bfe:	4b20      	ldr	r3, [pc, #128]	@ (8000c80 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	2232      	movs	r2, #50	@ 0x32
 8000c04:	4353      	muls	r3, r2
 8000c06:	491f      	ldr	r1, [pc, #124]	@ (8000c84 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 8000c08:	0018      	movs	r0, r3
 8000c0a:	f7ff fa7d 	bl	8000108 <__udivsi3>
 8000c0e:	0003      	movs	r3, r0
 8000c10:	3301      	adds	r3, #1
 8000c12:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000c14:	e002      	b.n	8000c1c <HAL_PWREx_ControlVoltageScaling+0x54>
      {
        wait_loop_index--;
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	3b01      	subs	r3, #1
 8000c1a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000c1c:	4b16      	ldr	r3, [pc, #88]	@ (8000c78 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8000c1e:	695a      	ldr	r2, [r3, #20]
 8000c20:	2380      	movs	r3, #128	@ 0x80
 8000c22:	00db      	lsls	r3, r3, #3
 8000c24:	401a      	ands	r2, r3
 8000c26:	2380      	movs	r3, #128	@ 0x80
 8000c28:	00db      	lsls	r3, r3, #3
 8000c2a:	429a      	cmp	r2, r3
 8000c2c:	d102      	bne.n	8000c34 <HAL_PWREx_ControlVoltageScaling+0x6c>
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d1f0      	bne.n	8000c16 <HAL_PWREx_ControlVoltageScaling+0x4e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000c34:	4b10      	ldr	r3, [pc, #64]	@ (8000c78 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8000c36:	695a      	ldr	r2, [r3, #20]
 8000c38:	2380      	movs	r3, #128	@ 0x80
 8000c3a:	00db      	lsls	r3, r3, #3
 8000c3c:	401a      	ands	r2, r3
 8000c3e:	2380      	movs	r3, #128	@ 0x80
 8000c40:	00db      	lsls	r3, r3, #3
 8000c42:	429a      	cmp	r2, r3
 8000c44:	d113      	bne.n	8000c6e <HAL_PWREx_ControlVoltageScaling+0xa6>
      {
        return HAL_TIMEOUT;
 8000c46:	2303      	movs	r3, #3
 8000c48:	e012      	b.n	8000c70 <HAL_PWREx_ControlVoltageScaling+0xa8>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000c4a:	4b0b      	ldr	r3, [pc, #44]	@ (8000c78 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8000c4c:	681a      	ldr	r2, [r3, #0]
 8000c4e:	23c0      	movs	r3, #192	@ 0xc0
 8000c50:	00db      	lsls	r3, r3, #3
 8000c52:	401a      	ands	r2, r3
 8000c54:	2380      	movs	r3, #128	@ 0x80
 8000c56:	00db      	lsls	r3, r3, #3
 8000c58:	429a      	cmp	r2, r3
 8000c5a:	d008      	beq.n	8000c6e <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000c5c:	4b06      	ldr	r3, [pc, #24]	@ (8000c78 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	4a06      	ldr	r2, [pc, #24]	@ (8000c7c <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8000c62:	401a      	ands	r2, r3
 8000c64:	4b04      	ldr	r3, [pc, #16]	@ (8000c78 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8000c66:	2180      	movs	r1, #128	@ 0x80
 8000c68:	00c9      	lsls	r1, r1, #3
 8000c6a:	430a      	orrs	r2, r1
 8000c6c:	601a      	str	r2, [r3, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
  return HAL_OK;
 8000c6e:	2300      	movs	r3, #0
}
 8000c70:	0018      	movs	r0, r3
 8000c72:	46bd      	mov	sp, r7
 8000c74:	b004      	add	sp, #16
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	40007000 	.word	0x40007000
 8000c7c:	fffff9ff 	.word	0xfffff9ff
 8000c80:	20000000 	.word	0x20000000
 8000c84:	000f4240 	.word	0x000f4240

08000c88 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  *
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8000c8c:	4b03      	ldr	r3, [pc, #12]	@ (8000c9c <HAL_PWREx_GetVoltageRange+0x14>)
 8000c8e:	681a      	ldr	r2, [r3, #0]
 8000c90:	23c0      	movs	r3, #192	@ 0xc0
 8000c92:	00db      	lsls	r3, r3, #3
 8000c94:	4013      	ands	r3, r2
}
 8000c96:	0018      	movs	r0, r3
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	40007000 	.word	0x40007000

08000ca0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ca0:	b5b0      	push	{r4, r5, r7, lr}
 8000ca2:	b088      	sub	sp, #32
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000ca8:	4bc9      	ldr	r3, [pc, #804]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000caa:	689b      	ldr	r3, [r3, #8]
 8000cac:	2238      	movs	r2, #56	@ 0x38
 8000cae:	4013      	ands	r3, r2
 8000cb0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000cb2:	4bc7      	ldr	r3, [pc, #796]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000cb4:	68db      	ldr	r3, [r3, #12]
 8000cb6:	2203      	movs	r2, #3
 8000cb8:	4013      	ands	r3, r2
 8000cba:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	2210      	movs	r2, #16
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	d100      	bne.n	8000cc8 <HAL_RCC_OscConfig+0x28>
 8000cc6:	e0ef      	b.n	8000ea8 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8000cc8:	69bb      	ldr	r3, [r7, #24]
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d007      	beq.n	8000cde <HAL_RCC_OscConfig+0x3e>
 8000cce:	69bb      	ldr	r3, [r7, #24]
 8000cd0:	2b18      	cmp	r3, #24
 8000cd2:	d000      	beq.n	8000cd6 <HAL_RCC_OscConfig+0x36>
 8000cd4:	e093      	b.n	8000dfe <HAL_RCC_OscConfig+0x15e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000cd6:	697b      	ldr	r3, [r7, #20]
 8000cd8:	2b01      	cmp	r3, #1
 8000cda:	d000      	beq.n	8000cde <HAL_RCC_OscConfig+0x3e>
 8000cdc:	e08f      	b.n	8000dfe <HAL_RCC_OscConfig+0x15e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000cde:	4bbc      	ldr	r3, [pc, #752]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	2202      	movs	r2, #2
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	d006      	beq.n	8000cf6 <HAL_RCC_OscConfig+0x56>
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	69db      	ldr	r3, [r3, #28]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d102      	bne.n	8000cf6 <HAL_RCC_OscConfig+0x56>
      {
        return HAL_ERROR;
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	f000 fbf2 	bl	80014da <HAL_RCC_OscConfig+0x83a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000cfa:	4bb5      	ldr	r3, [pc, #724]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	2108      	movs	r1, #8
 8000d00:	400b      	ands	r3, r1
 8000d02:	d004      	beq.n	8000d0e <HAL_RCC_OscConfig+0x6e>
 8000d04:	4bb2      	ldr	r3, [pc, #712]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	21f0      	movs	r1, #240	@ 0xf0
 8000d0a:	400b      	ands	r3, r1
 8000d0c:	e005      	b.n	8000d1a <HAL_RCC_OscConfig+0x7a>
 8000d0e:	49b0      	ldr	r1, [pc, #704]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000d10:	2394      	movs	r3, #148	@ 0x94
 8000d12:	58cb      	ldr	r3, [r1, r3]
 8000d14:	091b      	lsrs	r3, r3, #4
 8000d16:	21f0      	movs	r1, #240	@ 0xf0
 8000d18:	400b      	ands	r3, r1
 8000d1a:	4293      	cmp	r3, r2
 8000d1c:	d225      	bcs.n	8000d6a <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d22:	0018      	movs	r0, r3
 8000d24:	f000 fd6e 	bl	8001804 <RCC_SetFlashLatencyFromMSIRange>
 8000d28:	1e03      	subs	r3, r0, #0
 8000d2a:	d002      	beq.n	8000d32 <HAL_RCC_OscConfig+0x92>
          {
            return HAL_ERROR;
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	f000 fbd4 	bl	80014da <HAL_RCC_OscConfig+0x83a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d32:	4ba7      	ldr	r3, [pc, #668]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000d34:	681a      	ldr	r2, [r3, #0]
 8000d36:	4ba6      	ldr	r3, [pc, #664]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000d38:	2108      	movs	r1, #8
 8000d3a:	430a      	orrs	r2, r1
 8000d3c:	601a      	str	r2, [r3, #0]
 8000d3e:	4ba4      	ldr	r3, [pc, #656]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	22f0      	movs	r2, #240	@ 0xf0
 8000d44:	4393      	bics	r3, r2
 8000d46:	0019      	movs	r1, r3
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000d4c:	4ba0      	ldr	r3, [pc, #640]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000d4e:	430a      	orrs	r2, r1
 8000d50:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d52:	4b9f      	ldr	r3, [pc, #636]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	4a9f      	ldr	r2, [pc, #636]	@ (8000fd4 <HAL_RCC_OscConfig+0x334>)
 8000d58:	4013      	ands	r3, r2
 8000d5a:	0019      	movs	r1, r3
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	6a1b      	ldr	r3, [r3, #32]
 8000d60:	021a      	lsls	r2, r3, #8
 8000d62:	4b9b      	ldr	r3, [pc, #620]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000d64:	430a      	orrs	r2, r1
 8000d66:	605a      	str	r2, [r3, #4]
 8000d68:	e027      	b.n	8000dba <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d6a:	4b99      	ldr	r3, [pc, #612]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000d6c:	681a      	ldr	r2, [r3, #0]
 8000d6e:	4b98      	ldr	r3, [pc, #608]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000d70:	2108      	movs	r1, #8
 8000d72:	430a      	orrs	r2, r1
 8000d74:	601a      	str	r2, [r3, #0]
 8000d76:	4b96      	ldr	r3, [pc, #600]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	22f0      	movs	r2, #240	@ 0xf0
 8000d7c:	4393      	bics	r3, r2
 8000d7e:	0019      	movs	r1, r3
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000d84:	4b92      	ldr	r3, [pc, #584]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000d86:	430a      	orrs	r2, r1
 8000d88:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d8a:	4b91      	ldr	r3, [pc, #580]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000d8c:	685b      	ldr	r3, [r3, #4]
 8000d8e:	4a91      	ldr	r2, [pc, #580]	@ (8000fd4 <HAL_RCC_OscConfig+0x334>)
 8000d90:	4013      	ands	r3, r2
 8000d92:	0019      	movs	r1, r3
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	6a1b      	ldr	r3, [r3, #32]
 8000d98:	021a      	lsls	r2, r3, #8
 8000d9a:	4b8d      	ldr	r3, [pc, #564]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000d9c:	430a      	orrs	r2, r1
 8000d9e:	605a      	str	r2, [r3, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8000da0:	69bb      	ldr	r3, [r7, #24]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d109      	bne.n	8000dba <HAL_RCC_OscConfig+0x11a>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000daa:	0018      	movs	r0, r3
 8000dac:	f000 fd2a 	bl	8001804 <RCC_SetFlashLatencyFromMSIRange>
 8000db0:	1e03      	subs	r3, r0, #0
 8000db2:	d002      	beq.n	8000dba <HAL_RCC_OscConfig+0x11a>
            {
              return HAL_ERROR;
 8000db4:	2301      	movs	r3, #1
 8000db6:	f000 fb90 	bl	80014da <HAL_RCC_OscConfig+0x83a>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8000dba:	f000 fc87 	bl	80016cc <HAL_RCC_GetSysClockFreq>
 8000dbe:	0001      	movs	r1, r0
 8000dc0:	4b83      	ldr	r3, [pc, #524]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000dc2:	689b      	ldr	r3, [r3, #8]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000dc4:	0a1b      	lsrs	r3, r3, #8
 8000dc6:	220f      	movs	r2, #15
 8000dc8:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8000dca:	4a83      	ldr	r2, [pc, #524]	@ (8000fd8 <HAL_RCC_OscConfig+0x338>)
 8000dcc:	5cd3      	ldrb	r3, [r2, r3]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000dce:	001a      	movs	r2, r3
 8000dd0:	231f      	movs	r3, #31
 8000dd2:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8000dd4:	000a      	movs	r2, r1
 8000dd6:	40da      	lsrs	r2, r3
 8000dd8:	4b80      	ldr	r3, [pc, #512]	@ (8000fdc <HAL_RCC_OscConfig+0x33c>)
 8000dda:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000ddc:	4b80      	ldr	r3, [pc, #512]	@ (8000fe0 <HAL_RCC_OscConfig+0x340>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	250f      	movs	r5, #15
 8000de2:	197c      	adds	r4, r7, r5
 8000de4:	0018      	movs	r0, r3
 8000de6:	f7ff fc05 	bl	80005f4 <HAL_InitTick>
 8000dea:	0003      	movs	r3, r0
 8000dec:	7023      	strb	r3, [r4, #0]
        if (status != HAL_OK)
 8000dee:	197b      	adds	r3, r7, r5
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d057      	beq.n	8000ea6 <HAL_RCC_OscConfig+0x206>
        {
          return status;
 8000df6:	197b      	adds	r3, r7, r5
 8000df8:	781b      	ldrb	r3, [r3, #0]
 8000dfa:	f000 fb6e 	bl	80014da <HAL_RCC_OscConfig+0x83a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	69db      	ldr	r3, [r3, #28]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d035      	beq.n	8000e72 <HAL_RCC_OscConfig+0x1d2>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000e06:	4b72      	ldr	r3, [pc, #456]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000e08:	681a      	ldr	r2, [r3, #0]
 8000e0a:	4b71      	ldr	r3, [pc, #452]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000e0c:	2101      	movs	r1, #1
 8000e0e:	430a      	orrs	r2, r1
 8000e10:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000e12:	f7ff fc4b 	bl	80006ac <HAL_GetTick>
 8000e16:	0003      	movs	r3, r0
 8000e18:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000e1a:	e009      	b.n	8000e30 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8000e1c:	f7ff fc46 	bl	80006ac <HAL_GetTick>
 8000e20:	0002      	movs	r2, r0
 8000e22:	693b      	ldr	r3, [r7, #16]
 8000e24:	1ad3      	subs	r3, r2, r3
 8000e26:	2b02      	cmp	r3, #2
 8000e28:	d902      	bls.n	8000e30 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000e2a:	2303      	movs	r3, #3
 8000e2c:	f000 fb55 	bl	80014da <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000e30:	4b67      	ldr	r3, [pc, #412]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	2202      	movs	r2, #2
 8000e36:	4013      	ands	r3, r2
 8000e38:	d0f0      	beq.n	8000e1c <HAL_RCC_OscConfig+0x17c>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e3a:	4b65      	ldr	r3, [pc, #404]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000e3c:	681a      	ldr	r2, [r3, #0]
 8000e3e:	4b64      	ldr	r3, [pc, #400]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000e40:	2108      	movs	r1, #8
 8000e42:	430a      	orrs	r2, r1
 8000e44:	601a      	str	r2, [r3, #0]
 8000e46:	4b62      	ldr	r3, [pc, #392]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	22f0      	movs	r2, #240	@ 0xf0
 8000e4c:	4393      	bics	r3, r2
 8000e4e:	0019      	movs	r1, r3
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000e54:	4b5e      	ldr	r3, [pc, #376]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000e56:	430a      	orrs	r2, r1
 8000e58:	601a      	str	r2, [r3, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e5a:	4b5d      	ldr	r3, [pc, #372]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	4a5d      	ldr	r2, [pc, #372]	@ (8000fd4 <HAL_RCC_OscConfig+0x334>)
 8000e60:	4013      	ands	r3, r2
 8000e62:	0019      	movs	r1, r3
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	6a1b      	ldr	r3, [r3, #32]
 8000e68:	021a      	lsls	r2, r3, #8
 8000e6a:	4b59      	ldr	r3, [pc, #356]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000e6c:	430a      	orrs	r2, r1
 8000e6e:	605a      	str	r2, [r3, #4]
 8000e70:	e01a      	b.n	8000ea8 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000e72:	4b57      	ldr	r3, [pc, #348]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000e74:	681a      	ldr	r2, [r3, #0]
 8000e76:	4b56      	ldr	r3, [pc, #344]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000e78:	2101      	movs	r1, #1
 8000e7a:	438a      	bics	r2, r1
 8000e7c:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000e7e:	f7ff fc15 	bl	80006ac <HAL_GetTick>
 8000e82:	0003      	movs	r3, r0
 8000e84:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000e86:	e008      	b.n	8000e9a <HAL_RCC_OscConfig+0x1fa>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8000e88:	f7ff fc10 	bl	80006ac <HAL_GetTick>
 8000e8c:	0002      	movs	r2, r0
 8000e8e:	693b      	ldr	r3, [r7, #16]
 8000e90:	1ad3      	subs	r3, r2, r3
 8000e92:	2b02      	cmp	r3, #2
 8000e94:	d901      	bls.n	8000e9a <HAL_RCC_OscConfig+0x1fa>
          {
            return HAL_TIMEOUT;
 8000e96:	2303      	movs	r3, #3
 8000e98:	e31f      	b.n	80014da <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000e9a:	4b4d      	ldr	r3, [pc, #308]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	2202      	movs	r2, #2
 8000ea0:	4013      	ands	r3, r2
 8000ea2:	d1f1      	bne.n	8000e88 <HAL_RCC_OscConfig+0x1e8>
 8000ea4:	e000      	b.n	8000ea8 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000ea6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	2201      	movs	r2, #1
 8000eae:	4013      	ands	r3, r2
 8000eb0:	d100      	bne.n	8000eb4 <HAL_RCC_OscConfig+0x214>
 8000eb2:	e065      	b.n	8000f80 <HAL_RCC_OscConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8000eb4:	69bb      	ldr	r3, [r7, #24]
 8000eb6:	2b10      	cmp	r3, #16
 8000eb8:	d005      	beq.n	8000ec6 <HAL_RCC_OscConfig+0x226>
 8000eba:	69bb      	ldr	r3, [r7, #24]
 8000ebc:	2b18      	cmp	r3, #24
 8000ebe:	d10e      	bne.n	8000ede <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000ec0:	697b      	ldr	r3, [r7, #20]
 8000ec2:	2b03      	cmp	r3, #3
 8000ec4:	d10b      	bne.n	8000ede <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ec6:	4b42      	ldr	r3, [pc, #264]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000ec8:	681a      	ldr	r2, [r3, #0]
 8000eca:	2380      	movs	r3, #128	@ 0x80
 8000ecc:	029b      	lsls	r3, r3, #10
 8000ece:	4013      	ands	r3, r2
 8000ed0:	d055      	beq.n	8000f7e <HAL_RCC_OscConfig+0x2de>
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	685b      	ldr	r3, [r3, #4]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d151      	bne.n	8000f7e <HAL_RCC_OscConfig+0x2de>
      {
        return HAL_ERROR;
 8000eda:	2301      	movs	r3, #1
 8000edc:	e2fd      	b.n	80014da <HAL_RCC_OscConfig+0x83a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	685a      	ldr	r2, [r3, #4]
 8000ee2:	2380      	movs	r3, #128	@ 0x80
 8000ee4:	025b      	lsls	r3, r3, #9
 8000ee6:	429a      	cmp	r2, r3
 8000ee8:	d107      	bne.n	8000efa <HAL_RCC_OscConfig+0x25a>
 8000eea:	4b39      	ldr	r3, [pc, #228]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000eec:	681a      	ldr	r2, [r3, #0]
 8000eee:	4b38      	ldr	r3, [pc, #224]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000ef0:	2180      	movs	r1, #128	@ 0x80
 8000ef2:	0249      	lsls	r1, r1, #9
 8000ef4:	430a      	orrs	r2, r1
 8000ef6:	601a      	str	r2, [r3, #0]
 8000ef8:	e013      	b.n	8000f22 <HAL_RCC_OscConfig+0x282>
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	685a      	ldr	r2, [r3, #4]
 8000efe:	23a0      	movs	r3, #160	@ 0xa0
 8000f00:	02db      	lsls	r3, r3, #11
 8000f02:	429a      	cmp	r2, r3
 8000f04:	d107      	bne.n	8000f16 <HAL_RCC_OscConfig+0x276>
 8000f06:	4b32      	ldr	r3, [pc, #200]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000f08:	681a      	ldr	r2, [r3, #0]
 8000f0a:	4b31      	ldr	r3, [pc, #196]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000f0c:	21a0      	movs	r1, #160	@ 0xa0
 8000f0e:	02c9      	lsls	r1, r1, #11
 8000f10:	430a      	orrs	r2, r1
 8000f12:	601a      	str	r2, [r3, #0]
 8000f14:	e005      	b.n	8000f22 <HAL_RCC_OscConfig+0x282>
 8000f16:	4b2e      	ldr	r3, [pc, #184]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000f18:	681a      	ldr	r2, [r3, #0]
 8000f1a:	4b2d      	ldr	r3, [pc, #180]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000f1c:	4931      	ldr	r1, [pc, #196]	@ (8000fe4 <HAL_RCC_OscConfig+0x344>)
 8000f1e:	400a      	ands	r2, r1
 8000f20:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	685b      	ldr	r3, [r3, #4]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d014      	beq.n	8000f54 <HAL_RCC_OscConfig+0x2b4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f2a:	f7ff fbbf 	bl	80006ac <HAL_GetTick>
 8000f2e:	0003      	movs	r3, r0
 8000f30:	613b      	str	r3, [r7, #16]
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f32:	e008      	b.n	8000f46 <HAL_RCC_OscConfig+0x2a6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8000f34:	f7ff fbba 	bl	80006ac <HAL_GetTick>
 8000f38:	0002      	movs	r2, r0
 8000f3a:	693b      	ldr	r3, [r7, #16]
 8000f3c:	1ad3      	subs	r3, r2, r3
 8000f3e:	2b64      	cmp	r3, #100	@ 0x64
 8000f40:	d901      	bls.n	8000f46 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8000f42:	2303      	movs	r3, #3
 8000f44:	e2c9      	b.n	80014da <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f46:	4b22      	ldr	r3, [pc, #136]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000f48:	681a      	ldr	r2, [r3, #0]
 8000f4a:	2380      	movs	r3, #128	@ 0x80
 8000f4c:	029b      	lsls	r3, r3, #10
 8000f4e:	4013      	ands	r3, r2
 8000f50:	d0f0      	beq.n	8000f34 <HAL_RCC_OscConfig+0x294>
 8000f52:	e015      	b.n	8000f80 <HAL_RCC_OscConfig+0x2e0>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f54:	f7ff fbaa 	bl	80006ac <HAL_GetTick>
 8000f58:	0003      	movs	r3, r0
 8000f5a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f5c:	e008      	b.n	8000f70 <HAL_RCC_OscConfig+0x2d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8000f5e:	f7ff fba5 	bl	80006ac <HAL_GetTick>
 8000f62:	0002      	movs	r2, r0
 8000f64:	693b      	ldr	r3, [r7, #16]
 8000f66:	1ad3      	subs	r3, r2, r3
 8000f68:	2b64      	cmp	r3, #100	@ 0x64
 8000f6a:	d901      	bls.n	8000f70 <HAL_RCC_OscConfig+0x2d0>
          {
            return HAL_TIMEOUT;
 8000f6c:	2303      	movs	r3, #3
 8000f6e:	e2b4      	b.n	80014da <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f70:	4b17      	ldr	r3, [pc, #92]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000f72:	681a      	ldr	r2, [r3, #0]
 8000f74:	2380      	movs	r3, #128	@ 0x80
 8000f76:	029b      	lsls	r3, r3, #10
 8000f78:	4013      	ands	r3, r2
 8000f7a:	d1f0      	bne.n	8000f5e <HAL_RCC_OscConfig+0x2be>
 8000f7c:	e000      	b.n	8000f80 <HAL_RCC_OscConfig+0x2e0>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f7e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	2202      	movs	r2, #2
 8000f86:	4013      	ands	r3, r2
 8000f88:	d100      	bne.n	8000f8c <HAL_RCC_OscConfig+0x2ec>
 8000f8a:	e074      	b.n	8001076 <HAL_RCC_OscConfig+0x3d6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8000f8c:	69bb      	ldr	r3, [r7, #24]
 8000f8e:	2b08      	cmp	r3, #8
 8000f90:	d005      	beq.n	8000f9e <HAL_RCC_OscConfig+0x2fe>
 8000f92:	69bb      	ldr	r3, [r7, #24]
 8000f94:	2b18      	cmp	r3, #24
 8000f96:	d129      	bne.n	8000fec <HAL_RCC_OscConfig+0x34c>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	2b02      	cmp	r3, #2
 8000f9c:	d126      	bne.n	8000fec <HAL_RCC_OscConfig+0x34c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f9e:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000fa0:	681a      	ldr	r2, [r3, #0]
 8000fa2:	2380      	movs	r3, #128	@ 0x80
 8000fa4:	00db      	lsls	r3, r3, #3
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	d005      	beq.n	8000fb6 <HAL_RCC_OscConfig+0x316>
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	68db      	ldr	r3, [r3, #12]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d101      	bne.n	8000fb6 <HAL_RCC_OscConfig+0x316>
      {
        return HAL_ERROR;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	e291      	b.n	80014da <HAL_RCC_OscConfig+0x83a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fb6:	4b06      	ldr	r3, [pc, #24]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	4a0b      	ldr	r2, [pc, #44]	@ (8000fe8 <HAL_RCC_OscConfig+0x348>)
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	0019      	movs	r1, r3
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	691b      	ldr	r3, [r3, #16]
 8000fc4:	061a      	lsls	r2, r3, #24
 8000fc6:	4b02      	ldr	r3, [pc, #8]	@ (8000fd0 <HAL_RCC_OscConfig+0x330>)
 8000fc8:	430a      	orrs	r2, r1
 8000fca:	605a      	str	r2, [r3, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000fcc:	e053      	b.n	8001076 <HAL_RCC_OscConfig+0x3d6>
 8000fce:	46c0      	nop			@ (mov r8, r8)
 8000fd0:	40021000 	.word	0x40021000
 8000fd4:	ffff00ff 	.word	0xffff00ff
 8000fd8:	0800194c 	.word	0x0800194c
 8000fdc:	20000000 	.word	0x20000000
 8000fe0:	20000008 	.word	0x20000008
 8000fe4:	fffaffff 	.word	0xfffaffff
 8000fe8:	80ffffff 	.word	0x80ffffff
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	68db      	ldr	r3, [r3, #12]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d026      	beq.n	8001042 <HAL_RCC_OscConfig+0x3a2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ff4:	4bc7      	ldr	r3, [pc, #796]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 8000ff6:	681a      	ldr	r2, [r3, #0]
 8000ff8:	4bc6      	ldr	r3, [pc, #792]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 8000ffa:	2180      	movs	r1, #128	@ 0x80
 8000ffc:	0049      	lsls	r1, r1, #1
 8000ffe:	430a      	orrs	r2, r1
 8001000:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001002:	f7ff fb53 	bl	80006ac <HAL_GetTick>
 8001006:	0003      	movs	r3, r0
 8001008:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800100a:	e008      	b.n	800101e <HAL_RCC_OscConfig+0x37e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800100c:	f7ff fb4e 	bl	80006ac <HAL_GetTick>
 8001010:	0002      	movs	r2, r0
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	1ad3      	subs	r3, r2, r3
 8001016:	2b02      	cmp	r3, #2
 8001018:	d901      	bls.n	800101e <HAL_RCC_OscConfig+0x37e>
          {
            return HAL_TIMEOUT;
 800101a:	2303      	movs	r3, #3
 800101c:	e25d      	b.n	80014da <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800101e:	4bbd      	ldr	r3, [pc, #756]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 8001020:	681a      	ldr	r2, [r3, #0]
 8001022:	2380      	movs	r3, #128	@ 0x80
 8001024:	00db      	lsls	r3, r3, #3
 8001026:	4013      	ands	r3, r2
 8001028:	d0f0      	beq.n	800100c <HAL_RCC_OscConfig+0x36c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800102a:	4bba      	ldr	r3, [pc, #744]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	4aba      	ldr	r2, [pc, #744]	@ (8001318 <HAL_RCC_OscConfig+0x678>)
 8001030:	4013      	ands	r3, r2
 8001032:	0019      	movs	r1, r3
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	691b      	ldr	r3, [r3, #16]
 8001038:	061a      	lsls	r2, r3, #24
 800103a:	4bb6      	ldr	r3, [pc, #728]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 800103c:	430a      	orrs	r2, r1
 800103e:	605a      	str	r2, [r3, #4]
 8001040:	e019      	b.n	8001076 <HAL_RCC_OscConfig+0x3d6>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001042:	4bb4      	ldr	r3, [pc, #720]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 8001044:	681a      	ldr	r2, [r3, #0]
 8001046:	4bb3      	ldr	r3, [pc, #716]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 8001048:	49b4      	ldr	r1, [pc, #720]	@ (800131c <HAL_RCC_OscConfig+0x67c>)
 800104a:	400a      	ands	r2, r1
 800104c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800104e:	f7ff fb2d 	bl	80006ac <HAL_GetTick>
 8001052:	0003      	movs	r3, r0
 8001054:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001056:	e008      	b.n	800106a <HAL_RCC_OscConfig+0x3ca>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001058:	f7ff fb28 	bl	80006ac <HAL_GetTick>
 800105c:	0002      	movs	r2, r0
 800105e:	693b      	ldr	r3, [r7, #16]
 8001060:	1ad3      	subs	r3, r2, r3
 8001062:	2b02      	cmp	r3, #2
 8001064:	d901      	bls.n	800106a <HAL_RCC_OscConfig+0x3ca>
          {
            return HAL_TIMEOUT;
 8001066:	2303      	movs	r3, #3
 8001068:	e237      	b.n	80014da <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800106a:	4baa      	ldr	r3, [pc, #680]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 800106c:	681a      	ldr	r2, [r3, #0]
 800106e:	2380      	movs	r3, #128	@ 0x80
 8001070:	00db      	lsls	r3, r3, #3
 8001072:	4013      	ands	r3, r2
 8001074:	d1f0      	bne.n	8001058 <HAL_RCC_OscConfig+0x3b8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	2208      	movs	r2, #8
 800107c:	4013      	ands	r3, r2
 800107e:	d051      	beq.n	8001124 <HAL_RCC_OscConfig+0x484>
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	695b      	ldr	r3, [r3, #20]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d031      	beq.n	80010ec <HAL_RCC_OscConfig+0x44c>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	699b      	ldr	r3, [r3, #24]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d108      	bne.n	80010a2 <HAL_RCC_OscConfig+0x402>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 8001090:	4aa0      	ldr	r2, [pc, #640]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 8001092:	2394      	movs	r3, #148	@ 0x94
 8001094:	58d3      	ldr	r3, [r2, r3]
 8001096:	499f      	ldr	r1, [pc, #636]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 8001098:	2204      	movs	r2, #4
 800109a:	4393      	bics	r3, r2
 800109c:	2294      	movs	r2, #148	@ 0x94
 800109e:	508b      	str	r3, [r1, r2]
 80010a0:	e007      	b.n	80010b2 <HAL_RCC_OscConfig+0x412>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 80010a2:	4a9c      	ldr	r2, [pc, #624]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 80010a4:	2394      	movs	r3, #148	@ 0x94
 80010a6:	58d3      	ldr	r3, [r2, r3]
 80010a8:	499a      	ldr	r1, [pc, #616]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 80010aa:	2204      	movs	r2, #4
 80010ac:	4313      	orrs	r3, r2
 80010ae:	2294      	movs	r2, #148	@ 0x94
 80010b0:	508b      	str	r3, [r1, r2]
      }
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80010b2:	4a98      	ldr	r2, [pc, #608]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 80010b4:	2394      	movs	r3, #148	@ 0x94
 80010b6:	58d3      	ldr	r3, [r2, r3]
 80010b8:	4996      	ldr	r1, [pc, #600]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 80010ba:	2201      	movs	r2, #1
 80010bc:	4313      	orrs	r3, r2
 80010be:	2294      	movs	r2, #148	@ 0x94
 80010c0:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010c2:	f7ff faf3 	bl	80006ac <HAL_GetTick>
 80010c6:	0003      	movs	r3, r0
 80010c8:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80010ca:	e008      	b.n	80010de <HAL_RCC_OscConfig+0x43e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010cc:	f7ff faee 	bl	80006ac <HAL_GetTick>
 80010d0:	0002      	movs	r2, r0
 80010d2:	693b      	ldr	r3, [r7, #16]
 80010d4:	1ad3      	subs	r3, r2, r3
 80010d6:	2b11      	cmp	r3, #17
 80010d8:	d901      	bls.n	80010de <HAL_RCC_OscConfig+0x43e>
        {
          return HAL_TIMEOUT;
 80010da:	2303      	movs	r3, #3
 80010dc:	e1fd      	b.n	80014da <HAL_RCC_OscConfig+0x83a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80010de:	4a8d      	ldr	r2, [pc, #564]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 80010e0:	2394      	movs	r3, #148	@ 0x94
 80010e2:	58d3      	ldr	r3, [r2, r3]
 80010e4:	2202      	movs	r2, #2
 80010e6:	4013      	ands	r3, r2
 80010e8:	d0f0      	beq.n	80010cc <HAL_RCC_OscConfig+0x42c>
 80010ea:	e01b      	b.n	8001124 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80010ec:	4a89      	ldr	r2, [pc, #548]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 80010ee:	2394      	movs	r3, #148	@ 0x94
 80010f0:	58d3      	ldr	r3, [r2, r3]
 80010f2:	4988      	ldr	r1, [pc, #544]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 80010f4:	2201      	movs	r2, #1
 80010f6:	4393      	bics	r3, r2
 80010f8:	2294      	movs	r2, #148	@ 0x94
 80010fa:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010fc:	f7ff fad6 	bl	80006ac <HAL_GetTick>
 8001100:	0003      	movs	r3, r0
 8001102:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001104:	e008      	b.n	8001118 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001106:	f7ff fad1 	bl	80006ac <HAL_GetTick>
 800110a:	0002      	movs	r2, r0
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	1ad3      	subs	r3, r2, r3
 8001110:	2b11      	cmp	r3, #17
 8001112:	d901      	bls.n	8001118 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8001114:	2303      	movs	r3, #3
 8001116:	e1e0      	b.n	80014da <HAL_RCC_OscConfig+0x83a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001118:	4a7e      	ldr	r2, [pc, #504]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 800111a:	2394      	movs	r3, #148	@ 0x94
 800111c:	58d3      	ldr	r3, [r2, r3]
 800111e:	2202      	movs	r2, #2
 8001120:	4013      	ands	r3, r2
 8001122:	d1f0      	bne.n	8001106 <HAL_RCC_OscConfig+0x466>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	2204      	movs	r2, #4
 800112a:	4013      	ands	r3, r2
 800112c:	d100      	bne.n	8001130 <HAL_RCC_OscConfig+0x490>
 800112e:	e10d      	b.n	800134c <HAL_RCC_OscConfig+0x6ac>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001130:	201f      	movs	r0, #31
 8001132:	183b      	adds	r3, r7, r0
 8001134:	2200      	movs	r2, #0
 8001136:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APBENR1, RCC_APBENR1_PWREN))
 8001138:	4b76      	ldr	r3, [pc, #472]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 800113a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800113c:	2380      	movs	r3, #128	@ 0x80
 800113e:	055b      	lsls	r3, r3, #21
 8001140:	4013      	ands	r3, r2
 8001142:	d110      	bne.n	8001166 <HAL_RCC_OscConfig+0x4c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001144:	4b73      	ldr	r3, [pc, #460]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 8001146:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001148:	4b72      	ldr	r3, [pc, #456]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 800114a:	2180      	movs	r1, #128	@ 0x80
 800114c:	0549      	lsls	r1, r1, #21
 800114e:	430a      	orrs	r2, r1
 8001150:	659a      	str	r2, [r3, #88]	@ 0x58
 8001152:	4b70      	ldr	r3, [pc, #448]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 8001154:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001156:	2380      	movs	r3, #128	@ 0x80
 8001158:	055b      	lsls	r3, r3, #21
 800115a:	4013      	ands	r3, r2
 800115c:	60bb      	str	r3, [r7, #8]
 800115e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001160:	183b      	adds	r3, r7, r0
 8001162:	2201      	movs	r2, #1
 8001164:	701a      	strb	r2, [r3, #0]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001166:	4b6e      	ldr	r3, [pc, #440]	@ (8001320 <HAL_RCC_OscConfig+0x680>)
 8001168:	681a      	ldr	r2, [r3, #0]
 800116a:	2380      	movs	r3, #128	@ 0x80
 800116c:	005b      	lsls	r3, r3, #1
 800116e:	4013      	ands	r3, r2
 8001170:	d11a      	bne.n	80011a8 <HAL_RCC_OscConfig+0x508>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001172:	4b6b      	ldr	r3, [pc, #428]	@ (8001320 <HAL_RCC_OscConfig+0x680>)
 8001174:	681a      	ldr	r2, [r3, #0]
 8001176:	4b6a      	ldr	r3, [pc, #424]	@ (8001320 <HAL_RCC_OscConfig+0x680>)
 8001178:	2180      	movs	r1, #128	@ 0x80
 800117a:	0049      	lsls	r1, r1, #1
 800117c:	430a      	orrs	r2, r1
 800117e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001180:	f7ff fa94 	bl	80006ac <HAL_GetTick>
 8001184:	0003      	movs	r3, r0
 8001186:	613b      	str	r3, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001188:	e008      	b.n	800119c <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800118a:	f7ff fa8f 	bl	80006ac <HAL_GetTick>
 800118e:	0002      	movs	r2, r0
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	1ad3      	subs	r3, r2, r3
 8001194:	2b02      	cmp	r3, #2
 8001196:	d901      	bls.n	800119c <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8001198:	2303      	movs	r3, #3
 800119a:	e19e      	b.n	80014da <HAL_RCC_OscConfig+0x83a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800119c:	4b60      	ldr	r3, [pc, #384]	@ (8001320 <HAL_RCC_OscConfig+0x680>)
 800119e:	681a      	ldr	r2, [r3, #0]
 80011a0:	2380      	movs	r3, #128	@ 0x80
 80011a2:	005b      	lsls	r3, r3, #1
 80011a4:	4013      	ands	r3, r2
 80011a6:	d0f0      	beq.n	800118a <HAL_RCC_OscConfig+0x4ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	689b      	ldr	r3, [r3, #8]
 80011ac:	2201      	movs	r2, #1
 80011ae:	4013      	ands	r3, r2
 80011b0:	d01e      	beq.n	80011f0 <HAL_RCC_OscConfig+0x550>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	2204      	movs	r2, #4
 80011b8:	4013      	ands	r3, r2
 80011ba:	d010      	beq.n	80011de <HAL_RCC_OscConfig+0x53e>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80011bc:	4a55      	ldr	r2, [pc, #340]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 80011be:	2390      	movs	r3, #144	@ 0x90
 80011c0:	58d3      	ldr	r3, [r2, r3]
 80011c2:	4954      	ldr	r1, [pc, #336]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 80011c4:	2204      	movs	r2, #4
 80011c6:	4313      	orrs	r3, r2
 80011c8:	2290      	movs	r2, #144	@ 0x90
 80011ca:	508b      	str	r3, [r1, r2]
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80011cc:	4a51      	ldr	r2, [pc, #324]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 80011ce:	2390      	movs	r3, #144	@ 0x90
 80011d0:	58d3      	ldr	r3, [r2, r3]
 80011d2:	4950      	ldr	r1, [pc, #320]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 80011d4:	2201      	movs	r2, #1
 80011d6:	4313      	orrs	r3, r2
 80011d8:	2290      	movs	r2, #144	@ 0x90
 80011da:	508b      	str	r3, [r1, r2]
 80011dc:	e018      	b.n	8001210 <HAL_RCC_OscConfig+0x570>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80011de:	4a4d      	ldr	r2, [pc, #308]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 80011e0:	2390      	movs	r3, #144	@ 0x90
 80011e2:	58d3      	ldr	r3, [r2, r3]
 80011e4:	494b      	ldr	r1, [pc, #300]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 80011e6:	2201      	movs	r2, #1
 80011e8:	4313      	orrs	r3, r2
 80011ea:	2290      	movs	r2, #144	@ 0x90
 80011ec:	508b      	str	r3, [r1, r2]
 80011ee:	e00f      	b.n	8001210 <HAL_RCC_OscConfig+0x570>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80011f0:	4a48      	ldr	r2, [pc, #288]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 80011f2:	2390      	movs	r3, #144	@ 0x90
 80011f4:	58d3      	ldr	r3, [r2, r3]
 80011f6:	4947      	ldr	r1, [pc, #284]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 80011f8:	2201      	movs	r2, #1
 80011fa:	4393      	bics	r3, r2
 80011fc:	2290      	movs	r2, #144	@ 0x90
 80011fe:	508b      	str	r3, [r1, r2]
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001200:	4a44      	ldr	r2, [pc, #272]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 8001202:	2390      	movs	r3, #144	@ 0x90
 8001204:	58d3      	ldr	r3, [r2, r3]
 8001206:	4943      	ldr	r1, [pc, #268]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 8001208:	2204      	movs	r2, #4
 800120a:	4393      	bics	r3, r2
 800120c:	2290      	movs	r2, #144	@ 0x90
 800120e:	508b      	str	r3, [r1, r2]
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	689b      	ldr	r3, [r3, #8]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d04f      	beq.n	80012b8 <HAL_RCC_OscConfig+0x618>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001218:	f7ff fa48 	bl	80006ac <HAL_GetTick>
 800121c:	0003      	movs	r3, r0
 800121e:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001220:	e009      	b.n	8001236 <HAL_RCC_OscConfig+0x596>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001222:	f7ff fa43 	bl	80006ac <HAL_GetTick>
 8001226:	0002      	movs	r2, r0
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	1ad3      	subs	r3, r2, r3
 800122c:	4a3d      	ldr	r2, [pc, #244]	@ (8001324 <HAL_RCC_OscConfig+0x684>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d901      	bls.n	8001236 <HAL_RCC_OscConfig+0x596>
        {
          return HAL_TIMEOUT;
 8001232:	2303      	movs	r3, #3
 8001234:	e151      	b.n	80014da <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001236:	4a37      	ldr	r2, [pc, #220]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 8001238:	2390      	movs	r3, #144	@ 0x90
 800123a:	58d3      	ldr	r3, [r2, r3]
 800123c:	2202      	movs	r2, #2
 800123e:	4013      	ands	r3, r2
 8001240:	d0ef      	beq.n	8001222 <HAL_RCC_OscConfig+0x582>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	689b      	ldr	r3, [r3, #8]
 8001246:	2280      	movs	r2, #128	@ 0x80
 8001248:	4013      	ands	r3, r2
 800124a:	d01a      	beq.n	8001282 <HAL_RCC_OscConfig+0x5e2>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800124c:	4a31      	ldr	r2, [pc, #196]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 800124e:	2390      	movs	r3, #144	@ 0x90
 8001250:	58d3      	ldr	r3, [r2, r3]
 8001252:	4930      	ldr	r1, [pc, #192]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 8001254:	2280      	movs	r2, #128	@ 0x80
 8001256:	4313      	orrs	r3, r2
 8001258:	2290      	movs	r2, #144	@ 0x90
 800125a:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800125c:	e009      	b.n	8001272 <HAL_RCC_OscConfig+0x5d2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800125e:	f7ff fa25 	bl	80006ac <HAL_GetTick>
 8001262:	0002      	movs	r2, r0
 8001264:	693b      	ldr	r3, [r7, #16]
 8001266:	1ad3      	subs	r3, r2, r3
 8001268:	4a2e      	ldr	r2, [pc, #184]	@ (8001324 <HAL_RCC_OscConfig+0x684>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d901      	bls.n	8001272 <HAL_RCC_OscConfig+0x5d2>
          {
            return HAL_TIMEOUT;
 800126e:	2303      	movs	r3, #3
 8001270:	e133      	b.n	80014da <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001272:	4a28      	ldr	r2, [pc, #160]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 8001274:	2390      	movs	r3, #144	@ 0x90
 8001276:	58d2      	ldr	r2, [r2, r3]
 8001278:	2380      	movs	r3, #128	@ 0x80
 800127a:	011b      	lsls	r3, r3, #4
 800127c:	4013      	ands	r3, r2
 800127e:	d0ee      	beq.n	800125e <HAL_RCC_OscConfig+0x5be>
 8001280:	e059      	b.n	8001336 <HAL_RCC_OscConfig+0x696>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001282:	4a24      	ldr	r2, [pc, #144]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 8001284:	2390      	movs	r3, #144	@ 0x90
 8001286:	58d3      	ldr	r3, [r2, r3]
 8001288:	4922      	ldr	r1, [pc, #136]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 800128a:	2280      	movs	r2, #128	@ 0x80
 800128c:	4393      	bics	r3, r2
 800128e:	2290      	movs	r2, #144	@ 0x90
 8001290:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001292:	e009      	b.n	80012a8 <HAL_RCC_OscConfig+0x608>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001294:	f7ff fa0a 	bl	80006ac <HAL_GetTick>
 8001298:	0002      	movs	r2, r0
 800129a:	693b      	ldr	r3, [r7, #16]
 800129c:	1ad3      	subs	r3, r2, r3
 800129e:	4a21      	ldr	r2, [pc, #132]	@ (8001324 <HAL_RCC_OscConfig+0x684>)
 80012a0:	4293      	cmp	r3, r2
 80012a2:	d901      	bls.n	80012a8 <HAL_RCC_OscConfig+0x608>
          {
            return HAL_TIMEOUT;
 80012a4:	2303      	movs	r3, #3
 80012a6:	e118      	b.n	80014da <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80012a8:	4a1a      	ldr	r2, [pc, #104]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 80012aa:	2390      	movs	r3, #144	@ 0x90
 80012ac:	58d2      	ldr	r2, [r2, r3]
 80012ae:	2380      	movs	r3, #128	@ 0x80
 80012b0:	011b      	lsls	r3, r3, #4
 80012b2:	4013      	ands	r3, r2
 80012b4:	d1ee      	bne.n	8001294 <HAL_RCC_OscConfig+0x5f4>
 80012b6:	e03e      	b.n	8001336 <HAL_RCC_OscConfig+0x696>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012b8:	f7ff f9f8 	bl	80006ac <HAL_GetTick>
 80012bc:	0003      	movs	r3, r0
 80012be:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80012c0:	e009      	b.n	80012d6 <HAL_RCC_OscConfig+0x636>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012c2:	f7ff f9f3 	bl	80006ac <HAL_GetTick>
 80012c6:	0002      	movs	r2, r0
 80012c8:	693b      	ldr	r3, [r7, #16]
 80012ca:	1ad3      	subs	r3, r2, r3
 80012cc:	4a15      	ldr	r2, [pc, #84]	@ (8001324 <HAL_RCC_OscConfig+0x684>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d901      	bls.n	80012d6 <HAL_RCC_OscConfig+0x636>
        {
          return HAL_TIMEOUT;
 80012d2:	2303      	movs	r3, #3
 80012d4:	e101      	b.n	80014da <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80012d6:	4a0f      	ldr	r2, [pc, #60]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 80012d8:	2390      	movs	r3, #144	@ 0x90
 80012da:	58d3      	ldr	r3, [r2, r3]
 80012dc:	2202      	movs	r2, #2
 80012de:	4013      	ands	r3, r2
 80012e0:	d1ef      	bne.n	80012c2 <HAL_RCC_OscConfig+0x622>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80012e2:	4a0c      	ldr	r2, [pc, #48]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 80012e4:	2390      	movs	r3, #144	@ 0x90
 80012e6:	58d3      	ldr	r3, [r2, r3]
 80012e8:	2280      	movs	r2, #128	@ 0x80
 80012ea:	4013      	ands	r3, r2
 80012ec:	d023      	beq.n	8001336 <HAL_RCC_OscConfig+0x696>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80012ee:	4a09      	ldr	r2, [pc, #36]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 80012f0:	2390      	movs	r3, #144	@ 0x90
 80012f2:	58d3      	ldr	r3, [r2, r3]
 80012f4:	4907      	ldr	r1, [pc, #28]	@ (8001314 <HAL_RCC_OscConfig+0x674>)
 80012f6:	2280      	movs	r2, #128	@ 0x80
 80012f8:	4393      	bics	r3, r2
 80012fa:	2290      	movs	r2, #144	@ 0x90
 80012fc:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80012fe:	e013      	b.n	8001328 <HAL_RCC_OscConfig+0x688>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001300:	f7ff f9d4 	bl	80006ac <HAL_GetTick>
 8001304:	0002      	movs	r2, r0
 8001306:	693b      	ldr	r3, [r7, #16]
 8001308:	1ad3      	subs	r3, r2, r3
 800130a:	4a06      	ldr	r2, [pc, #24]	@ (8001324 <HAL_RCC_OscConfig+0x684>)
 800130c:	4293      	cmp	r3, r2
 800130e:	d90b      	bls.n	8001328 <HAL_RCC_OscConfig+0x688>
          {
            return HAL_TIMEOUT;
 8001310:	2303      	movs	r3, #3
 8001312:	e0e2      	b.n	80014da <HAL_RCC_OscConfig+0x83a>
 8001314:	40021000 	.word	0x40021000
 8001318:	80ffffff 	.word	0x80ffffff
 800131c:	fffffeff 	.word	0xfffffeff
 8001320:	40007000 	.word	0x40007000
 8001324:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001328:	4a6e      	ldr	r2, [pc, #440]	@ (80014e4 <HAL_RCC_OscConfig+0x844>)
 800132a:	2390      	movs	r3, #144	@ 0x90
 800132c:	58d2      	ldr	r2, [r2, r3]
 800132e:	2380      	movs	r3, #128	@ 0x80
 8001330:	011b      	lsls	r3, r3, #4
 8001332:	4013      	ands	r3, r2
 8001334:	d1e4      	bne.n	8001300 <HAL_RCC_OscConfig+0x660>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001336:	231f      	movs	r3, #31
 8001338:	18fb      	adds	r3, r7, r3
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	2b01      	cmp	r3, #1
 800133e:	d105      	bne.n	800134c <HAL_RCC_OscConfig+0x6ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001340:	4b68      	ldr	r3, [pc, #416]	@ (80014e4 <HAL_RCC_OscConfig+0x844>)
 8001342:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001344:	4b67      	ldr	r3, [pc, #412]	@ (80014e4 <HAL_RCC_OscConfig+0x844>)
 8001346:	4968      	ldr	r1, [pc, #416]	@ (80014e8 <HAL_RCC_OscConfig+0x848>)
 8001348:	400a      	ands	r2, r1
 800134a:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }
#if defined(RCC_CRRCR_HSI48ON)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	2220      	movs	r2, #32
 8001352:	4013      	ands	r3, r2
 8001354:	d03c      	beq.n	80013d0 <HAL_RCC_OscConfig+0x730>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800135a:	2b00      	cmp	r3, #0
 800135c:	d01c      	beq.n	8001398 <HAL_RCC_OscConfig+0x6f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800135e:	4a61      	ldr	r2, [pc, #388]	@ (80014e4 <HAL_RCC_OscConfig+0x844>)
 8001360:	2398      	movs	r3, #152	@ 0x98
 8001362:	58d3      	ldr	r3, [r2, r3]
 8001364:	495f      	ldr	r1, [pc, #380]	@ (80014e4 <HAL_RCC_OscConfig+0x844>)
 8001366:	2201      	movs	r2, #1
 8001368:	4313      	orrs	r3, r2
 800136a:	2298      	movs	r2, #152	@ 0x98
 800136c:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800136e:	f7ff f99d 	bl	80006ac <HAL_GetTick>
 8001372:	0003      	movs	r3, r0
 8001374:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001376:	e008      	b.n	800138a <HAL_RCC_OscConfig+0x6ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001378:	f7ff f998 	bl	80006ac <HAL_GetTick>
 800137c:	0002      	movs	r2, r0
 800137e:	693b      	ldr	r3, [r7, #16]
 8001380:	1ad3      	subs	r3, r2, r3
 8001382:	2b02      	cmp	r3, #2
 8001384:	d901      	bls.n	800138a <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_TIMEOUT;
 8001386:	2303      	movs	r3, #3
 8001388:	e0a7      	b.n	80014da <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800138a:	4a56      	ldr	r2, [pc, #344]	@ (80014e4 <HAL_RCC_OscConfig+0x844>)
 800138c:	2398      	movs	r3, #152	@ 0x98
 800138e:	58d3      	ldr	r3, [r2, r3]
 8001390:	2202      	movs	r2, #2
 8001392:	4013      	ands	r3, r2
 8001394:	d0f0      	beq.n	8001378 <HAL_RCC_OscConfig+0x6d8>
 8001396:	e01b      	b.n	80013d0 <HAL_RCC_OscConfig+0x730>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001398:	4a52      	ldr	r2, [pc, #328]	@ (80014e4 <HAL_RCC_OscConfig+0x844>)
 800139a:	2398      	movs	r3, #152	@ 0x98
 800139c:	58d3      	ldr	r3, [r2, r3]
 800139e:	4951      	ldr	r1, [pc, #324]	@ (80014e4 <HAL_RCC_OscConfig+0x844>)
 80013a0:	2201      	movs	r2, #1
 80013a2:	4393      	bics	r3, r2
 80013a4:	2298      	movs	r2, #152	@ 0x98
 80013a6:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013a8:	f7ff f980 	bl	80006ac <HAL_GetTick>
 80013ac:	0003      	movs	r3, r0
 80013ae:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 80013b0:	e008      	b.n	80013c4 <HAL_RCC_OscConfig+0x724>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80013b2:	f7ff f97b 	bl	80006ac <HAL_GetTick>
 80013b6:	0002      	movs	r2, r0
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	1ad3      	subs	r3, r2, r3
 80013bc:	2b02      	cmp	r3, #2
 80013be:	d901      	bls.n	80013c4 <HAL_RCC_OscConfig+0x724>
        {
          return HAL_TIMEOUT;
 80013c0:	2303      	movs	r3, #3
 80013c2:	e08a      	b.n	80014da <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 80013c4:	4a47      	ldr	r2, [pc, #284]	@ (80014e4 <HAL_RCC_OscConfig+0x844>)
 80013c6:	2398      	movs	r3, #152	@ 0x98
 80013c8:	58d3      	ldr	r3, [r2, r3]
 80013ca:	2202      	movs	r2, #2
 80013cc:	4013      	ands	r3, r2
 80013ce:	d1f0      	bne.n	80013b2 <HAL_RCC_OscConfig+0x712>
#endif /* RCC_CRRCR_HSI48ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d100      	bne.n	80013da <HAL_RCC_OscConfig+0x73a>
 80013d8:	e07e      	b.n	80014d8 <HAL_RCC_OscConfig+0x838>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013da:	4b42      	ldr	r3, [pc, #264]	@ (80014e4 <HAL_RCC_OscConfig+0x844>)
 80013dc:	689b      	ldr	r3, [r3, #8]
 80013de:	2238      	movs	r2, #56	@ 0x38
 80013e0:	4013      	ands	r3, r2
 80013e2:	2b18      	cmp	r3, #24
 80013e4:	d100      	bne.n	80013e8 <HAL_RCC_OscConfig+0x748>
 80013e6:	e075      	b.n	80014d4 <HAL_RCC_OscConfig+0x834>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013ec:	2b02      	cmp	r3, #2
 80013ee:	d156      	bne.n	800149e <HAL_RCC_OscConfig+0x7fe>
        assert_param(IS_RCC_PLL_DIVP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL_DIVQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL_DIVR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013f0:	4b3c      	ldr	r3, [pc, #240]	@ (80014e4 <HAL_RCC_OscConfig+0x844>)
 80013f2:	681a      	ldr	r2, [r3, #0]
 80013f4:	4b3b      	ldr	r3, [pc, #236]	@ (80014e4 <HAL_RCC_OscConfig+0x844>)
 80013f6:	493d      	ldr	r1, [pc, #244]	@ (80014ec <HAL_RCC_OscConfig+0x84c>)
 80013f8:	400a      	ands	r2, r1
 80013fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013fc:	f7ff f956 	bl	80006ac <HAL_GetTick>
 8001400:	0003      	movs	r3, r0
 8001402:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001404:	e008      	b.n	8001418 <HAL_RCC_OscConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001406:	f7ff f951 	bl	80006ac <HAL_GetTick>
 800140a:	0002      	movs	r2, r0
 800140c:	693b      	ldr	r3, [r7, #16]
 800140e:	1ad3      	subs	r3, r2, r3
 8001410:	2b02      	cmp	r3, #2
 8001412:	d901      	bls.n	8001418 <HAL_RCC_OscConfig+0x778>
          {
            return HAL_TIMEOUT;
 8001414:	2303      	movs	r3, #3
 8001416:	e060      	b.n	80014da <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001418:	4b32      	ldr	r3, [pc, #200]	@ (80014e4 <HAL_RCC_OscConfig+0x844>)
 800141a:	681a      	ldr	r2, [r3, #0]
 800141c:	2380      	movs	r3, #128	@ 0x80
 800141e:	049b      	lsls	r3, r3, #18
 8001420:	4013      	ands	r3, r2
 8001422:	d1f0      	bne.n	8001406 <HAL_RCC_OscConfig+0x766>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001424:	4b2f      	ldr	r3, [pc, #188]	@ (80014e4 <HAL_RCC_OscConfig+0x844>)
 8001426:	68db      	ldr	r3, [r3, #12]
 8001428:	4a31      	ldr	r2, [pc, #196]	@ (80014f0 <HAL_RCC_OscConfig+0x850>)
 800142a:	4013      	ands	r3, r2
 800142c:	0019      	movs	r1, r3
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001436:	431a      	orrs	r2, r3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800143c:	021b      	lsls	r3, r3, #8
 800143e:	431a      	orrs	r2, r3
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001444:	431a      	orrs	r2, r3
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800144a:	431a      	orrs	r2, r3
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001450:	431a      	orrs	r2, r3
 8001452:	4b24      	ldr	r3, [pc, #144]	@ (80014e4 <HAL_RCC_OscConfig+0x844>)
 8001454:	430a      	orrs	r2, r1
 8001456:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVR);
 8001458:	4b22      	ldr	r3, [pc, #136]	@ (80014e4 <HAL_RCC_OscConfig+0x844>)
 800145a:	68da      	ldr	r2, [r3, #12]
 800145c:	4b21      	ldr	r3, [pc, #132]	@ (80014e4 <HAL_RCC_OscConfig+0x844>)
 800145e:	2180      	movs	r1, #128	@ 0x80
 8001460:	0549      	lsls	r1, r1, #21
 8001462:	430a      	orrs	r2, r1
 8001464:	60da      	str	r2, [r3, #12]

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001466:	4b1f      	ldr	r3, [pc, #124]	@ (80014e4 <HAL_RCC_OscConfig+0x844>)
 8001468:	681a      	ldr	r2, [r3, #0]
 800146a:	4b1e      	ldr	r3, [pc, #120]	@ (80014e4 <HAL_RCC_OscConfig+0x844>)
 800146c:	2180      	movs	r1, #128	@ 0x80
 800146e:	0449      	lsls	r1, r1, #17
 8001470:	430a      	orrs	r2, r1
 8001472:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001474:	f7ff f91a 	bl	80006ac <HAL_GetTick>
 8001478:	0003      	movs	r3, r0
 800147a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800147c:	e008      	b.n	8001490 <HAL_RCC_OscConfig+0x7f0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800147e:	f7ff f915 	bl	80006ac <HAL_GetTick>
 8001482:	0002      	movs	r2, r0
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	1ad3      	subs	r3, r2, r3
 8001488:	2b02      	cmp	r3, #2
 800148a:	d901      	bls.n	8001490 <HAL_RCC_OscConfig+0x7f0>
          {
            return HAL_TIMEOUT;
 800148c:	2303      	movs	r3, #3
 800148e:	e024      	b.n	80014da <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001490:	4b14      	ldr	r3, [pc, #80]	@ (80014e4 <HAL_RCC_OscConfig+0x844>)
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	2380      	movs	r3, #128	@ 0x80
 8001496:	049b      	lsls	r3, r3, #18
 8001498:	4013      	ands	r3, r2
 800149a:	d0f0      	beq.n	800147e <HAL_RCC_OscConfig+0x7de>
 800149c:	e01c      	b.n	80014d8 <HAL_RCC_OscConfig+0x838>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800149e:	4b11      	ldr	r3, [pc, #68]	@ (80014e4 <HAL_RCC_OscConfig+0x844>)
 80014a0:	681a      	ldr	r2, [r3, #0]
 80014a2:	4b10      	ldr	r3, [pc, #64]	@ (80014e4 <HAL_RCC_OscConfig+0x844>)
 80014a4:	4911      	ldr	r1, [pc, #68]	@ (80014ec <HAL_RCC_OscConfig+0x84c>)
 80014a6:	400a      	ands	r2, r1
 80014a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014aa:	f7ff f8ff 	bl	80006ac <HAL_GetTick>
 80014ae:	0003      	movs	r3, r0
 80014b0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014b2:	e008      	b.n	80014c6 <HAL_RCC_OscConfig+0x826>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014b4:	f7ff f8fa 	bl	80006ac <HAL_GetTick>
 80014b8:	0002      	movs	r2, r0
 80014ba:	693b      	ldr	r3, [r7, #16]
 80014bc:	1ad3      	subs	r3, r2, r3
 80014be:	2b02      	cmp	r3, #2
 80014c0:	d901      	bls.n	80014c6 <HAL_RCC_OscConfig+0x826>
          {
            return HAL_TIMEOUT;
 80014c2:	2303      	movs	r3, #3
 80014c4:	e009      	b.n	80014da <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014c6:	4b07      	ldr	r3, [pc, #28]	@ (80014e4 <HAL_RCC_OscConfig+0x844>)
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	2380      	movs	r3, #128	@ 0x80
 80014cc:	049b      	lsls	r3, r3, #18
 80014ce:	4013      	ands	r3, r2
 80014d0:	d1f0      	bne.n	80014b4 <HAL_RCC_OscConfig+0x814>
 80014d2:	e001      	b.n	80014d8 <HAL_RCC_OscConfig+0x838>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80014d4:	2301      	movs	r3, #1
 80014d6:	e000      	b.n	80014da <HAL_RCC_OscConfig+0x83a>
    }
  }
  return HAL_OK;
 80014d8:	2300      	movs	r3, #0
}
 80014da:	0018      	movs	r0, r3
 80014dc:	46bd      	mov	sp, r7
 80014de:	b008      	add	sp, #32
 80014e0:	bdb0      	pop	{r4, r5, r7, pc}
 80014e2:	46c0      	nop			@ (mov r8, r8)
 80014e4:	40021000 	.word	0x40021000
 80014e8:	efffffff 	.word	0xefffffff
 80014ec:	feffffff 	.word	0xfeffffff
 80014f0:	11c1808c 	.word	0x11c1808c

080014f4 <HAL_RCC_ClockConfig>:

HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *const RCC_ClkInitStruct, uint32_t FLatency)
{
 80014f4:	b5b0      	push	{r4, r5, r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	6039      	str	r1, [r7, #0]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80014fe:	4b6c      	ldr	r3, [pc, #432]	@ (80016b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	2207      	movs	r2, #7
 8001504:	4013      	ands	r3, r2
 8001506:	683a      	ldr	r2, [r7, #0]
 8001508:	429a      	cmp	r2, r3
 800150a:	d911      	bls.n	8001530 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800150c:	4b68      	ldr	r3, [pc, #416]	@ (80016b0 <HAL_RCC_ClockConfig+0x1bc>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	2207      	movs	r2, #7
 8001512:	4393      	bics	r3, r2
 8001514:	0019      	movs	r1, r3
 8001516:	4b66      	ldr	r3, [pc, #408]	@ (80016b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001518:	683a      	ldr	r2, [r7, #0]
 800151a:	430a      	orrs	r2, r1
 800151c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800151e:	4b64      	ldr	r3, [pc, #400]	@ (80016b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	2207      	movs	r2, #7
 8001524:	4013      	ands	r3, r2
 8001526:	683a      	ldr	r2, [r7, #0]
 8001528:	429a      	cmp	r2, r3
 800152a:	d001      	beq.n	8001530 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800152c:	2301      	movs	r3, #1
 800152e:	e0bb      	b.n	80016a8 <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	2201      	movs	r2, #1
 8001536:	4013      	ands	r3, r2
 8001538:	d100      	bne.n	800153c <HAL_RCC_ClockConfig+0x48>
 800153a:	e064      	b.n	8001606 <HAL_RCC_ClockConfig+0x112>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	2b03      	cmp	r3, #3
 8001542:	d107      	bne.n	8001554 <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001544:	4b5b      	ldr	r3, [pc, #364]	@ (80016b4 <HAL_RCC_ClockConfig+0x1c0>)
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	2380      	movs	r3, #128	@ 0x80
 800154a:	049b      	lsls	r3, r3, #18
 800154c:	4013      	ands	r3, r2
 800154e:	d138      	bne.n	80015c2 <HAL_RCC_ClockConfig+0xce>
      {
        return HAL_ERROR;
 8001550:	2301      	movs	r3, #1
 8001552:	e0a9      	b.n	80016a8 <HAL_RCC_ClockConfig+0x1b4>
      }
    }
    else
    {
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	2b02      	cmp	r3, #2
 800155a:	d107      	bne.n	800156c <HAL_RCC_ClockConfig+0x78>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800155c:	4b55      	ldr	r3, [pc, #340]	@ (80016b4 <HAL_RCC_ClockConfig+0x1c0>)
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	2380      	movs	r3, #128	@ 0x80
 8001562:	029b      	lsls	r3, r3, #10
 8001564:	4013      	ands	r3, r2
 8001566:	d12c      	bne.n	80015c2 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8001568:	2301      	movs	r3, #1
 800156a:	e09d      	b.n	80016a8 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d106      	bne.n	8001582 <HAL_RCC_ClockConfig+0x8e>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001574:	4b4f      	ldr	r3, [pc, #316]	@ (80016b4 <HAL_RCC_ClockConfig+0x1c0>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	2202      	movs	r2, #2
 800157a:	4013      	ands	r3, r2
 800157c:	d121      	bne.n	80015c2 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 800157e:	2301      	movs	r3, #1
 8001580:	e092      	b.n	80016a8 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* HSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	2b01      	cmp	r3, #1
 8001588:	d107      	bne.n	800159a <HAL_RCC_ClockConfig+0xa6>
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800158a:	4b4a      	ldr	r3, [pc, #296]	@ (80016b4 <HAL_RCC_ClockConfig+0x1c0>)
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	2380      	movs	r3, #128	@ 0x80
 8001590:	00db      	lsls	r3, r3, #3
 8001592:	4013      	ands	r3, r2
 8001594:	d115      	bne.n	80015c2 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8001596:	2301      	movs	r3, #1
 8001598:	e086      	b.n	80016a8 <HAL_RCC_ClockConfig+0x1b4>
        }
      }

      /* LSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	2b04      	cmp	r3, #4
 80015a0:	d107      	bne.n	80015b2 <HAL_RCC_ClockConfig+0xbe>
      {
        /* Check the LSI ready flag */
        if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015a2:	4a44      	ldr	r2, [pc, #272]	@ (80016b4 <HAL_RCC_ClockConfig+0x1c0>)
 80015a4:	2394      	movs	r3, #148	@ 0x94
 80015a6:	58d3      	ldr	r3, [r2, r3]
 80015a8:	2202      	movs	r2, #2
 80015aa:	4013      	ands	r3, r2
 80015ac:	d109      	bne.n	80015c2 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 80015ae:	2301      	movs	r3, #1
 80015b0:	e07a      	b.n	80016a8 <HAL_RCC_ClockConfig+0x1b4>

      /* LSE is selected as System Clock Source */
      else
      {
        /* Check the LSE ready flag */
        if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015b2:	4a40      	ldr	r2, [pc, #256]	@ (80016b4 <HAL_RCC_ClockConfig+0x1c0>)
 80015b4:	2390      	movs	r3, #144	@ 0x90
 80015b6:	58d3      	ldr	r3, [r2, r3]
 80015b8:	2202      	movs	r2, #2
 80015ba:	4013      	ands	r3, r2
 80015bc:	d101      	bne.n	80015c2 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	e072      	b.n	80016a8 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80015c2:	4b3c      	ldr	r3, [pc, #240]	@ (80016b4 <HAL_RCC_ClockConfig+0x1c0>)
 80015c4:	689b      	ldr	r3, [r3, #8]
 80015c6:	2207      	movs	r2, #7
 80015c8:	4393      	bics	r3, r2
 80015ca:	0019      	movs	r1, r3
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	685a      	ldr	r2, [r3, #4]
 80015d0:	4b38      	ldr	r3, [pc, #224]	@ (80016b4 <HAL_RCC_ClockConfig+0x1c0>)
 80015d2:	430a      	orrs	r2, r1
 80015d4:	609a      	str	r2, [r3, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015d6:	f7ff f869 	bl	80006ac <HAL_GetTick>
 80015da:	0003      	movs	r3, r0
 80015dc:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015de:	e009      	b.n	80015f4 <HAL_RCC_ClockConfig+0x100>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015e0:	f7ff f864 	bl	80006ac <HAL_GetTick>
 80015e4:	0002      	movs	r2, r0
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	4a33      	ldr	r2, [pc, #204]	@ (80016b8 <HAL_RCC_ClockConfig+0x1c4>)
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d901      	bls.n	80015f4 <HAL_RCC_ClockConfig+0x100>
      {
        return HAL_TIMEOUT;
 80015f0:	2303      	movs	r3, #3
 80015f2:	e059      	b.n	80016a8 <HAL_RCC_ClockConfig+0x1b4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015f4:	4b2f      	ldr	r3, [pc, #188]	@ (80016b4 <HAL_RCC_ClockConfig+0x1c0>)
 80015f6:	689b      	ldr	r3, [r3, #8]
 80015f8:	2238      	movs	r2, #56	@ 0x38
 80015fa:	401a      	ands	r2, r3
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	00db      	lsls	r3, r3, #3
 8001602:	429a      	cmp	r2, r3
 8001604:	d1ec      	bne.n	80015e0 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	2202      	movs	r2, #2
 800160c:	4013      	ands	r3, r2
 800160e:	d009      	beq.n	8001624 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001610:	4b28      	ldr	r3, [pc, #160]	@ (80016b4 <HAL_RCC_ClockConfig+0x1c0>)
 8001612:	689b      	ldr	r3, [r3, #8]
 8001614:	4a29      	ldr	r2, [pc, #164]	@ (80016bc <HAL_RCC_ClockConfig+0x1c8>)
 8001616:	4013      	ands	r3, r2
 8001618:	0019      	movs	r1, r3
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	689a      	ldr	r2, [r3, #8]
 800161e:	4b25      	ldr	r3, [pc, #148]	@ (80016b4 <HAL_RCC_ClockConfig+0x1c0>)
 8001620:	430a      	orrs	r2, r1
 8001622:	609a      	str	r2, [r3, #8]
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001624:	4b22      	ldr	r3, [pc, #136]	@ (80016b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	2207      	movs	r2, #7
 800162a:	4013      	ands	r3, r2
 800162c:	683a      	ldr	r2, [r7, #0]
 800162e:	429a      	cmp	r2, r3
 8001630:	d211      	bcs.n	8001656 <HAL_RCC_ClockConfig+0x162>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001632:	4b1f      	ldr	r3, [pc, #124]	@ (80016b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	2207      	movs	r2, #7
 8001638:	4393      	bics	r3, r2
 800163a:	0019      	movs	r1, r3
 800163c:	4b1c      	ldr	r3, [pc, #112]	@ (80016b0 <HAL_RCC_ClockConfig+0x1bc>)
 800163e:	683a      	ldr	r2, [r7, #0]
 8001640:	430a      	orrs	r2, r1
 8001642:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001644:	4b1a      	ldr	r3, [pc, #104]	@ (80016b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	2207      	movs	r2, #7
 800164a:	4013      	ands	r3, r2
 800164c:	683a      	ldr	r2, [r7, #0]
 800164e:	429a      	cmp	r2, r3
 8001650:	d001      	beq.n	8001656 <HAL_RCC_ClockConfig+0x162>
    {
      return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
 8001654:	e028      	b.n	80016a8 <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*-------------------------- PCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	2204      	movs	r2, #4
 800165c:	4013      	ands	r3, r2
 800165e:	d009      	beq.n	8001674 <HAL_RCC_ClockConfig+0x180>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001660:	4b14      	ldr	r3, [pc, #80]	@ (80016b4 <HAL_RCC_ClockConfig+0x1c0>)
 8001662:	689b      	ldr	r3, [r3, #8]
 8001664:	4a16      	ldr	r2, [pc, #88]	@ (80016c0 <HAL_RCC_ClockConfig+0x1cc>)
 8001666:	4013      	ands	r3, r2
 8001668:	0019      	movs	r1, r3
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	68da      	ldr	r2, [r3, #12]
 800166e:	4b11      	ldr	r3, [pc, #68]	@ (80016b4 <HAL_RCC_ClockConfig+0x1c0>)
 8001670:	430a      	orrs	r2, r1
 8001672:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8001674:	f000 f82a 	bl	80016cc <HAL_RCC_GetSysClockFreq>
 8001678:	0001      	movs	r1, r0
 800167a:	4b0e      	ldr	r3, [pc, #56]	@ (80016b4 <HAL_RCC_ClockConfig+0x1c0>)
 800167c:	689b      	ldr	r3, [r3, #8]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800167e:	0a1b      	lsrs	r3, r3, #8
 8001680:	220f      	movs	r2, #15
 8001682:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8001684:	4a0f      	ldr	r2, [pc, #60]	@ (80016c4 <HAL_RCC_ClockConfig+0x1d0>)
 8001686:	5cd3      	ldrb	r3, [r2, r3]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001688:	001a      	movs	r2, r3
 800168a:	231f      	movs	r3, #31
 800168c:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 800168e:	000a      	movs	r2, r1
 8001690:	40da      	lsrs	r2, r3
 8001692:	4b0d      	ldr	r3, [pc, #52]	@ (80016c8 <HAL_RCC_ClockConfig+0x1d4>)
 8001694:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(TICK_INT_PRIORITY);
 8001696:	250b      	movs	r5, #11
 8001698:	197c      	adds	r4, r7, r5
 800169a:	2003      	movs	r0, #3
 800169c:	f7fe ffaa 	bl	80005f4 <HAL_InitTick>
 80016a0:	0003      	movs	r3, r0
 80016a2:	7023      	strb	r3, [r4, #0]

  return halstatus;
 80016a4:	197b      	adds	r3, r7, r5
 80016a6:	781b      	ldrb	r3, [r3, #0]
}
 80016a8:	0018      	movs	r0, r3
 80016aa:	46bd      	mov	sp, r7
 80016ac:	b004      	add	sp, #16
 80016ae:	bdb0      	pop	{r4, r5, r7, pc}
 80016b0:	40022000 	.word	0x40022000
 80016b4:	40021000 	.word	0x40021000
 80016b8:	00001388 	.word	0x00001388
 80016bc:	fffff0ff 	.word	0xfffff0ff
 80016c0:	ffff8fff 	.word	0xffff8fff
 80016c4:	0800194c 	.word	0x0800194c
 80016c8:	20000000 	.word	0x20000000

080016cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b08a      	sub	sp, #40	@ 0x28
 80016d0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80016d2:	2300      	movs	r3, #0
 80016d4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t sysclockfreq = 0U;
 80016d6:	2300      	movs	r3, #0
 80016d8:	623b      	str	r3, [r7, #32]
  uint32_t pllm;
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  uint32_t pllsourcefreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016da:	4b46      	ldr	r3, [pc, #280]	@ (80017f4 <HAL_RCC_GetSysClockFreq+0x128>)
 80016dc:	689b      	ldr	r3, [r3, #8]
 80016de:	2238      	movs	r2, #56	@ 0x38
 80016e0:	4013      	ands	r3, r2
 80016e2:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80016e4:	4b43      	ldr	r3, [pc, #268]	@ (80017f4 <HAL_RCC_GetSysClockFreq+0x128>)
 80016e6:	68db      	ldr	r3, [r3, #12]
 80016e8:	2203      	movs	r2, #3
 80016ea:	4013      	ands	r3, r2
 80016ec:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80016ee:	69bb      	ldr	r3, [r7, #24]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d005      	beq.n	8001700 <HAL_RCC_GetSysClockFreq+0x34>
 80016f4:	69bb      	ldr	r3, [r7, #24]
 80016f6:	2b18      	cmp	r3, #24
 80016f8:	d125      	bne.n	8001746 <HAL_RCC_GetSysClockFreq+0x7a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	2b01      	cmp	r3, #1
 80016fe:	d122      	bne.n	8001746 <HAL_RCC_GetSysClockFreq+0x7a>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001700:	4b3c      	ldr	r3, [pc, #240]	@ (80017f4 <HAL_RCC_GetSysClockFreq+0x128>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	2208      	movs	r2, #8
 8001706:	4013      	ands	r3, r2
 8001708:	d107      	bne.n	800171a <HAL_RCC_GetSysClockFreq+0x4e>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISTBYRG) >> RCC_CSR_MSISTBYRG_Pos;
 800170a:	4a3a      	ldr	r2, [pc, #232]	@ (80017f4 <HAL_RCC_GetSysClockFreq+0x128>)
 800170c:	2394      	movs	r3, #148	@ 0x94
 800170e:	58d3      	ldr	r3, [r2, r3]
 8001710:	0a1b      	lsrs	r3, r3, #8
 8001712:	220f      	movs	r2, #15
 8001714:	4013      	ands	r3, r2
 8001716:	627b      	str	r3, [r7, #36]	@ 0x24
 8001718:	e005      	b.n	8001726 <HAL_RCC_GetSysClockFreq+0x5a>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800171a:	4b36      	ldr	r3, [pc, #216]	@ (80017f4 <HAL_RCC_GetSysClockFreq+0x128>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	091b      	lsrs	r3, r3, #4
 8001720:	220f      	movs	r2, #15
 8001722:	4013      	ands	r3, r2
 8001724:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    if (msirange > 11U)
 8001726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001728:	2b0b      	cmp	r3, #11
 800172a:	d901      	bls.n	8001730 <HAL_RCC_GetSysClockFreq+0x64>
    {
      msirange = 0U;
 800172c:	2300      	movs	r3, #0
 800172e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    msirange = MSIRangeTable[msirange];
 8001730:	4b31      	ldr	r3, [pc, #196]	@ (80017f8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001732:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001734:	0092      	lsls	r2, r2, #2
 8001736:	58d3      	ldr	r3, [r2, r3]
 8001738:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800173a:	69bb      	ldr	r3, [r7, #24]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d11b      	bne.n	8001778 <HAL_RCC_GetSysClockFreq+0xac>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001742:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001744:	e018      	b.n	8001778 <HAL_RCC_GetSysClockFreq+0xac>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001746:	69bb      	ldr	r3, [r7, #24]
 8001748:	2b08      	cmp	r3, #8
 800174a:	d102      	bne.n	8001752 <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800174c:	4b2b      	ldr	r3, [pc, #172]	@ (80017fc <HAL_RCC_GetSysClockFreq+0x130>)
 800174e:	623b      	str	r3, [r7, #32]
 8001750:	e012      	b.n	8001778 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001752:	69bb      	ldr	r3, [r7, #24]
 8001754:	2b10      	cmp	r3, #16
 8001756:	d102      	bne.n	800175e <HAL_RCC_GetSysClockFreq+0x92>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001758:	4b29      	ldr	r3, [pc, #164]	@ (8001800 <HAL_RCC_GetSysClockFreq+0x134>)
 800175a:	623b      	str	r3, [r7, #32]
 800175c:	e00c      	b.n	8001778 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSI)
 800175e:	69bb      	ldr	r3, [r7, #24]
 8001760:	2b20      	cmp	r3, #32
 8001762:	d103      	bne.n	800176c <HAL_RCC_GetSysClockFreq+0xa0>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001764:	23fa      	movs	r3, #250	@ 0xfa
 8001766:	01db      	lsls	r3, r3, #7
 8001768:	623b      	str	r3, [r7, #32]
 800176a:	e005      	b.n	8001778 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSE)
 800176c:	69bb      	ldr	r3, [r7, #24]
 800176e:	2b28      	cmp	r3, #40	@ 0x28
 8001770:	d102      	bne.n	8001778 <HAL_RCC_GetSysClockFreq+0xac>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001772:	2380      	movs	r3, #128	@ 0x80
 8001774:	021b      	lsls	r3, r3, #8
 8001776:	623b      	str	r3, [r7, #32]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001778:	69bb      	ldr	r3, [r7, #24]
 800177a:	2b18      	cmp	r3, #24
 800177c:	d135      	bne.n	80017ea <HAL_RCC_GetSysClockFreq+0x11e>
    /* PLL used as system clock  source */
    /* The allowed input (pllinput/M) frequency range is from 2.66 to 16 MHZ */
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800177e:	4b1d      	ldr	r3, [pc, #116]	@ (80017f4 <HAL_RCC_GetSysClockFreq+0x128>)
 8001780:	68db      	ldr	r3, [r3, #12]
 8001782:	2203      	movs	r2, #3
 8001784:	4013      	ands	r3, r2
 8001786:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001788:	4b1a      	ldr	r3, [pc, #104]	@ (80017f4 <HAL_RCC_GetSysClockFreq+0x128>)
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	091b      	lsrs	r3, r3, #4
 800178e:	2207      	movs	r2, #7
 8001790:	4013      	ands	r3, r2
 8001792:	3301      	adds	r3, #1
 8001794:	60fb      	str	r3, [r7, #12]

    switch (pllsource)
 8001796:	693b      	ldr	r3, [r7, #16]
 8001798:	2b02      	cmp	r3, #2
 800179a:	d003      	beq.n	80017a4 <HAL_RCC_GetSysClockFreq+0xd8>
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	2b03      	cmp	r3, #3
 80017a0:	d003      	beq.n	80017aa <HAL_RCC_GetSysClockFreq+0xde>
 80017a2:	e005      	b.n	80017b0 <HAL_RCC_GetSysClockFreq+0xe4>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllsourcefreq = HSI_VALUE;
 80017a4:	4b15      	ldr	r3, [pc, #84]	@ (80017fc <HAL_RCC_GetSysClockFreq+0x130>)
 80017a6:	61fb      	str	r3, [r7, #28]
        break;
 80017a8:	e005      	b.n	80017b6 <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllsourcefreq = HSE_VALUE;
 80017aa:	4b15      	ldr	r3, [pc, #84]	@ (8001800 <HAL_RCC_GetSysClockFreq+0x134>)
 80017ac:	61fb      	str	r3, [r7, #28]
        break;
 80017ae:	e002      	b.n	80017b6 <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllsourcefreq = msirange;
 80017b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017b2:	61fb      	str	r3, [r7, #28]
        break;
 80017b4:	46c0      	nop			@ (mov r8, r8)
    }
    pllvco = (pllsourcefreq * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm ;
 80017b6:	4b0f      	ldr	r3, [pc, #60]	@ (80017f4 <HAL_RCC_GetSysClockFreq+0x128>)
 80017b8:	68db      	ldr	r3, [r3, #12]
 80017ba:	0a1b      	lsrs	r3, r3, #8
 80017bc:	227f      	movs	r2, #127	@ 0x7f
 80017be:	4013      	ands	r3, r2
 80017c0:	69fa      	ldr	r2, [r7, #28]
 80017c2:	4353      	muls	r3, r2
 80017c4:	68f9      	ldr	r1, [r7, #12]
 80017c6:	0018      	movs	r0, r3
 80017c8:	f7fe fc9e 	bl	8000108 <__udivsi3>
 80017cc:	0003      	movs	r3, r0
 80017ce:	60bb      	str	r3, [r7, #8]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80017d0:	4b08      	ldr	r3, [pc, #32]	@ (80017f4 <HAL_RCC_GetSysClockFreq+0x128>)
 80017d2:	68db      	ldr	r3, [r3, #12]
 80017d4:	0f5b      	lsrs	r3, r3, #29
 80017d6:	2207      	movs	r2, #7
 80017d8:	4013      	ands	r3, r2
 80017da:	3301      	adds	r3, #1
 80017dc:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80017de:	6879      	ldr	r1, [r7, #4]
 80017e0:	68b8      	ldr	r0, [r7, #8]
 80017e2:	f7fe fc91 	bl	8000108 <__udivsi3>
 80017e6:	0003      	movs	r3, r0
 80017e8:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 80017ea:	6a3b      	ldr	r3, [r7, #32]
}
 80017ec:	0018      	movs	r0, r3
 80017ee:	46bd      	mov	sp, r7
 80017f0:	b00a      	add	sp, #40	@ 0x28
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	40021000 	.word	0x40021000
 80017f8:	0800195c 	.word	0x0800195c
 80017fc:	00f42400 	.word	0x00f42400
 8001800:	003d0900 	.word	0x003d0900

08001804 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSISRANGE_0 to RCC_MSISRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b086      	sub	sp, #24
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800180c:	2300      	movs	r3, #0
 800180e:	613b      	str	r3, [r7, #16]

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001810:	4b2f      	ldr	r3, [pc, #188]	@ (80018d0 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8001812:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001814:	2380      	movs	r3, #128	@ 0x80
 8001816:	055b      	lsls	r3, r3, #21
 8001818:	4013      	ands	r3, r2
 800181a:	d004      	beq.n	8001826 <RCC_SetFlashLatencyFromMSIRange+0x22>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800181c:	f7ff fa34 	bl	8000c88 <HAL_PWREx_GetVoltageRange>
 8001820:	0003      	movs	r3, r0
 8001822:	617b      	str	r3, [r7, #20]
 8001824:	e017      	b.n	8001856 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001826:	4b2a      	ldr	r3, [pc, #168]	@ (80018d0 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8001828:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800182a:	4b29      	ldr	r3, [pc, #164]	@ (80018d0 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 800182c:	2180      	movs	r1, #128	@ 0x80
 800182e:	0549      	lsls	r1, r1, #21
 8001830:	430a      	orrs	r2, r1
 8001832:	659a      	str	r2, [r3, #88]	@ 0x58
 8001834:	4b26      	ldr	r3, [pc, #152]	@ (80018d0 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8001836:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001838:	2380      	movs	r3, #128	@ 0x80
 800183a:	055b      	lsls	r3, r3, #21
 800183c:	4013      	ands	r3, r2
 800183e:	60fb      	str	r3, [r7, #12]
 8001840:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001842:	f7ff fa21 	bl	8000c88 <HAL_PWREx_GetVoltageRange>
 8001846:	0003      	movs	r3, r0
 8001848:	617b      	str	r3, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800184a:	4b21      	ldr	r3, [pc, #132]	@ (80018d0 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 800184c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800184e:	4b20      	ldr	r3, [pc, #128]	@ (80018d0 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8001850:	4920      	ldr	r1, [pc, #128]	@ (80018d4 <RCC_SetFlashLatencyFromMSIRange+0xd0>)
 8001852:	400a      	ands	r2, r1
 8001854:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  if (vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001856:	697a      	ldr	r2, [r7, #20]
 8001858:	2380      	movs	r3, #128	@ 0x80
 800185a:	009b      	lsls	r3, r3, #2
 800185c:	429a      	cmp	r2, r3
 800185e:	d111      	bne.n	8001884 <RCC_SetFlashLatencyFromMSIRange+0x80>
  {
    if (msirange > RCC_MSIRANGE_8)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2b80      	cmp	r3, #128	@ 0x80
 8001864:	d91c      	bls.n	80018a0 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_11)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2bb0      	cmp	r3, #176	@ 0xb0
 800186a:	d902      	bls.n	8001872 <RCC_SetFlashLatencyFromMSIRange+0x6e>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800186c:	2302      	movs	r3, #2
 800186e:	613b      	str	r3, [r7, #16]
 8001870:	e016      	b.n	80018a0 <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else if (msirange > RCC_MSIRANGE_9)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2b90      	cmp	r3, #144	@ 0x90
 8001876:	d902      	bls.n	800187e <RCC_SetFlashLatencyFromMSIRange+0x7a>
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001878:	2301      	movs	r3, #1
 800187a:	613b      	str	r3, [r7, #16]
 800187c:	e010      	b.n	80018a0 <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_0; /* 0WS */
 800187e:	2300      	movs	r3, #0
 8001880:	613b      	str	r3, [r7, #16]
 8001882:	e00d      	b.n	80018a0 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange >= RCC_MSIRANGE_8)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2b7f      	cmp	r3, #127	@ 0x7f
 8001888:	d902      	bls.n	8001890 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_2; /* 3WS */
 800188a:	2302      	movs	r3, #2
 800188c:	613b      	str	r3, [r7, #16]
 800188e:	e007      	b.n	80018a0 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else if (msirange == RCC_MSIRANGE_7)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2b70      	cmp	r3, #112	@ 0x70
 8001894:	d102      	bne.n	800189c <RCC_SetFlashLatencyFromMSIRange+0x98>
    {
      /* MSI 8Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8001896:	2301      	movs	r3, #1
 8001898:	613b      	str	r3, [r7, #16]
 800189a:	e001      	b.n	80018a0 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else
    {
      /* MSI 16Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 800189c:	2300      	movs	r3, #0
 800189e:	613b      	str	r3, [r7, #16]
    }
    /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80018a0:	4b0d      	ldr	r3, [pc, #52]	@ (80018d8 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	2207      	movs	r2, #7
 80018a6:	4393      	bics	r3, r2
 80018a8:	0019      	movs	r1, r3
 80018aa:	4b0b      	ldr	r3, [pc, #44]	@ (80018d8 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 80018ac:	693a      	ldr	r2, [r7, #16]
 80018ae:	430a      	orrs	r2, r1
 80018b0:	601a      	str	r2, [r3, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80018b2:	4b09      	ldr	r3, [pc, #36]	@ (80018d8 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	2207      	movs	r2, #7
 80018b8:	4013      	ands	r3, r2
 80018ba:	693a      	ldr	r2, [r7, #16]
 80018bc:	429a      	cmp	r2, r3
 80018be:	d001      	beq.n	80018c4 <RCC_SetFlashLatencyFromMSIRange+0xc0>
  {
    return HAL_ERROR;
 80018c0:	2301      	movs	r3, #1
 80018c2:	e000      	b.n	80018c6 <RCC_SetFlashLatencyFromMSIRange+0xc2>
  }

  return HAL_OK;
 80018c4:	2300      	movs	r3, #0
}
 80018c6:	0018      	movs	r0, r3
 80018c8:	46bd      	mov	sp, r7
 80018ca:	b006      	add	sp, #24
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	46c0      	nop			@ (mov r8, r8)
 80018d0:	40021000 	.word	0x40021000
 80018d4:	efffffff 	.word	0xefffffff
 80018d8:	40022000 	.word	0x40022000

080018dc <memset>:
 80018dc:	0003      	movs	r3, r0
 80018de:	1882      	adds	r2, r0, r2
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d100      	bne.n	80018e6 <memset+0xa>
 80018e4:	4770      	bx	lr
 80018e6:	7019      	strb	r1, [r3, #0]
 80018e8:	3301      	adds	r3, #1
 80018ea:	e7f9      	b.n	80018e0 <memset+0x4>

080018ec <__libc_init_array>:
 80018ec:	b570      	push	{r4, r5, r6, lr}
 80018ee:	2600      	movs	r6, #0
 80018f0:	4c0c      	ldr	r4, [pc, #48]	@ (8001924 <__libc_init_array+0x38>)
 80018f2:	4d0d      	ldr	r5, [pc, #52]	@ (8001928 <__libc_init_array+0x3c>)
 80018f4:	1b64      	subs	r4, r4, r5
 80018f6:	10a4      	asrs	r4, r4, #2
 80018f8:	42a6      	cmp	r6, r4
 80018fa:	d109      	bne.n	8001910 <__libc_init_array+0x24>
 80018fc:	2600      	movs	r6, #0
 80018fe:	f000 f819 	bl	8001934 <_init>
 8001902:	4c0a      	ldr	r4, [pc, #40]	@ (800192c <__libc_init_array+0x40>)
 8001904:	4d0a      	ldr	r5, [pc, #40]	@ (8001930 <__libc_init_array+0x44>)
 8001906:	1b64      	subs	r4, r4, r5
 8001908:	10a4      	asrs	r4, r4, #2
 800190a:	42a6      	cmp	r6, r4
 800190c:	d105      	bne.n	800191a <__libc_init_array+0x2e>
 800190e:	bd70      	pop	{r4, r5, r6, pc}
 8001910:	00b3      	lsls	r3, r6, #2
 8001912:	58eb      	ldr	r3, [r5, r3]
 8001914:	4798      	blx	r3
 8001916:	3601      	adds	r6, #1
 8001918:	e7ee      	b.n	80018f8 <__libc_init_array+0xc>
 800191a:	00b3      	lsls	r3, r6, #2
 800191c:	58eb      	ldr	r3, [r5, r3]
 800191e:	4798      	blx	r3
 8001920:	3601      	adds	r6, #1
 8001922:	e7f2      	b.n	800190a <__libc_init_array+0x1e>
 8001924:	0800198c 	.word	0x0800198c
 8001928:	0800198c 	.word	0x0800198c
 800192c:	08001990 	.word	0x08001990
 8001930:	0800198c 	.word	0x0800198c

08001934 <_init>:
 8001934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001936:	46c0      	nop			@ (mov r8, r8)
 8001938:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800193a:	bc08      	pop	{r3}
 800193c:	469e      	mov	lr, r3
 800193e:	4770      	bx	lr

08001940 <_fini>:
 8001940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001942:	46c0      	nop			@ (mov r8, r8)
 8001944:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001946:	bc08      	pop	{r3}
 8001948:	469e      	mov	lr, r3
 800194a:	4770      	bx	lr
