{"Source Block": ["oh/common/hdl/clock_divider.v@81:93@HdlStmAssign", " \n   assign clkout90_div4_in = posedge90_match ? 1'b1 :\n                             negedge90_match ? 1'b0 :\n\t\t\t                       clkout90_div4;\n    \n   assign clkout90_div2_in = negedge_match ? 1'b1 :\n                             posedge_match ? 1'b0 :\n\t\t\t                     clkout90_div2;\n   \n    \n   always @ (posedge clkin)\n     clkout90_div4 <= clkout90_div4_in;\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[86, "   assign clkout90_div2_in = negedge_match ? 1'b1 :\n"], [87, "                             posedge_match ? 1'b0 :\n"], [88, "\t\t\t                     clkout90_div2;\n"]], "Add": []}}