 module d_ff_tb;

    reg clk;
    reg d;
    wire q;

    d_flip_flop uut (
        .clk(clk),
        .d(d),
        .q(q)
    );

    
    initial 
      begin
        clk = 0;
        forever #5 clk = ~clk; 
    end

   
    initial 
      begin
       
        d = 0;
        #12 d = 1;
        #10 d = 0;
        #10 d = 1;
        #10 d = 1;
        #10 d = 0;
        #10;
        
     $dumpfile("dump.vcd"); $dumpvars(1);
     $finish;
    end

endmodule
