EESchema Schematic File Version 4
LIBS:ovc-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 23
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 3550 2500 1250 350 
U 596A6D90
F0 "power" 118
F1 "power.sch" 118
$EndSheet
$Sheet
S 5800 2500 1500 300 
U 590F6D78
F0 "mcu" 118
F1 "mcu.sch" 118
$EndSheet
$Sheet
S 1150 1650 1250 200 
U 590F42A0
F0 "fpga_power" 118
F1 "fpga_power.sch" 118
$EndSheet
$Sheet
S 1200 2550 1200 200 
U 590F67D7
F0 "fpga_config" 118
F1 "fpga_config.sch" 118
$EndSheet
$Sheet
S 1200 3200 1200 300 
U 59F6DCBA
F0 "fpga_pcie" 118
F1 "fpga_pcie.sch" 60
$EndSheet
$Sheet
S 1200 3750 1200 300 
U 59F7F423
F0 "fpga_bank_3b" 60
F1 "fpga_bank_3b.sch" 60
$EndSheet
$Sheet
S 1200 4350 1200 300 
U 59F5CCB8
F0 "fpga_bank_4a" 60
F1 "fpga_bank_4a.sch" 60
$EndSheet
$Sheet
S 1200 4900 1200 300 
U 59F622CC
F0 "fpga_bank_5a" 60
F1 "fpga_bank_5a.sch" 60
$EndSheet
$Sheet
S 1200 5400 1200 250 
U 59F703EB
F0 "fpga_bank_5b" 60
F1 "fpga_bank_5b.sch" 60
$EndSheet
$Sheet
S 1200 5900 1200 250 
U 59F7299D
F0 "fpga_bank_7a" 60
F1 "fpga_bank_7a.sch" 60
$EndSheet
$Sheet
S 1200 6400 1200 200 
U 59F74730
F0 "fpga_bank_8a" 60
F1 "fpga_bank_8a.sch" 60
$EndSheet
$Sheet
S 3550 1650 1250 200 
U 590F4DC0
F0 "IMU" 118
F1 "imu.sch" 118
$EndSheet
$Sheet
S 5800 1650 1500 250 
U 590F5214
F0 "imagers" 118
F1 "imagers.sch" 118
$EndSheet
$Sheet
S 8750 1650 1550 300 
U 590F56BE
F0 "jetson_power" 118
F1 "jetson_power.sch" 118
$EndSheet
$Sheet
S 8800 2500 1500 300 
U 59559720
F0 "jetson_pcie" 118
F1 "jetson_pcie.sch" 118
$EndSheet
$Sheet
S 8800 3200 1500 200 
U 5978A932
F0 "jetson_enet" 118
F1 "jetson_enet.sch" 118
$EndSheet
$Sheet
S 8800 3800 1500 200 
U 59790642
F0 "jetson_hdmi" 118
F1 "jetson_hdmi.sch" 59
$EndSheet
$Sheet
S 8800 4400 1500 200 
U 59814498
F0 "jetson_usb" 118
F1 "jetson_usb.sch" 59
$EndSheet
$Sheet
S 8800 4850 1500 200 
U 5983B367
F0 "jetson_jtag" 118
F1 "jetson_jtag.sch" 59
$EndSheet
$Sheet
S 8800 5500 1500 200 
U 5983CE11
F0 "jetson_sdcard" 118
F1 "jetson_sdcard.sch" 60
$EndSheet
$Sheet
S 8800 6000 1500 200 
U 59891DA7
F0 "jetson_uarts" 118
F1 "jetson_uarts.sch" 60
$EndSheet
$Sheet
S 6750 5600 1250 250 
U 5994081C
F0 "jetson_sata" 118
F1 "jetson_sata.sch" 60
$EndSheet
Text Notes 2850 5250 0    118  ~ 24
THIS DESIGN IS PROVIDED AS-IS, UNDER THE TERMS OF THE\nAPACHE 2.0 LICENSE. THERE IS ABSOLUTELY NO WARRANTY.\nTHIS DESIGN IS FOR RESEARCH AND DEVELOPMENT. IT MUST\nNOT BE OPERATED BY UNTRAINED PERSONNEL OUTSIDE OF\nLABORATORY CONDITIONS. IT MUST NOT BE OPERATED\nUNATTENDED! AT TIME OF WRITING, NO FORMAL TESTING\nOR CERTIFICATION HAS BEEN PERFORMED.\n\nFULL LICENSE TEXT:\nhttps://www.apache.org/licenses/LICENSE-2.0.txt
$EndSCHEMATC
