INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi3105is-s/Program/Vga_new_test/project_2/project_2.ip_user_files/ipstatic/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi3105is-s/Program/Vga_new_test/project_2/project_2.ip_user_files/bd/ForegroundBRAM/ip/ForegroundBRAM_blk_mem_gen_0_0/sim/ForegroundBRAM_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForegroundBRAM_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi3105is-s/Program/Vga_new_test/project_2/project_2.ip_user_files/bd/clk/ip/clk_clk_wiz_0_1/clk_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi3105is-s/Program/Vga_new_test/project_2/project_2.ip_user_files/bd/clk/ip/clk_clk_wiz_0_1/clk_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi3105is-s/Program/Vga_new_test/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mi3105is-s/Program/Vga_new_test/project_2/project_2.ip_user_files/bd/ForegroundBRAM/hdl/ForegroundBRAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ForegroundBRAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mi3105is-s/Program/Vga_new_test/project_2/project_2.srcs/sources_1/new/Foreground_Address_Gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Address_counter_Foreground
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mi3105is-s/Program/Vga_new_test/project_2/project_2.srcs/sources_1/imports/hdl/ForegroundBRAM_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ForegroundBRAM_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mi3105is-s/Program/Vga_new_test/project_2/project_2.ip_user_files/bd/clk/hdl/clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mi3105is-s/Program/Vga_new_test/project_2/project_2.srcs/sources_1/new/ref_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mi3105is-s/Program/Vga_new_test/project_2/project_2.srcs/sources_1/new/Foreground_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BramForeground
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mi3105is-s/Program/Vga_new_test/project_2/project_2.srcs/sources_1/new/Selector_backforth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FgndBgndSel
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mi3105is-s/Program/Vga_new_test/project_2/project_2.srcs/sources_1/new/Background.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Background
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mi3105is-s/Program/Vga_new_test/project_2/project_2.srcs/sources_1/new/VGA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_controller_640_60
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mi3105is-s/Program/Vga_new_test/project_2/project_2.srcs/sources_1/imports/hdl/clk_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mi3105is-s/Program/Vga_new_test/project_2/project_2.srcs/sources_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ref
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mi3105is-s/Program/Vga_new_test/project_2/project_2.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_vga
