HelpInfo,/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/bin/assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.vhd'.||top.srr(53);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd'.||top.srr(54);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/hdl/neorv32_ProcessorTop_Minimal.vhd'.||top.srr(55);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/55||null;null
Implementation;Synthesis||CD645||@W:Ignoring undefined library neorv32||top.srr(56);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/56||neorv32_ProcessorTop_Minimal.vhd(15);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/15
Implementation;Synthesis||CD591||@E:Object neorv32 is not a library||top.srr(57);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/57||neorv32_ProcessorTop_Minimal.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/81
Implementation;Synthesis||CD424||@E:Expecting architecture identifier||top.srr(58);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/58||neorv32_ProcessorTop_Minimal.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/135
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/component/work/FCCC_C0/FCCC_C0.vhd'.||top.srr(60);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd'.||top.srr(62);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/component/work/OSC_C0/OSC_C0.vhd'.||top.srr(64);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/component/work/top/top.vhd'.||top.srr(66);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/66||null;null
