{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 28 15:23:12 2018 " "Info: Processing started: Sun Oct 28 15:23:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ktmt -c haiz " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ktmt -c haiz" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "haiz.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file haiz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 haiz " "Info: Found entity 1: haiz" {  } { { "haiz.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Count0to15/haiz.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inc1 " "Info: Found entity 1: Inc1" {  } { { "Verilog1.v" "" { Text "D:/Poor/Slide/HK5/TKLLS/TH/Count0to15/Verilog1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Info: Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Count0to15/Block2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Info: Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "D:/Poor/Slide/HK5/TKLLS/TH/Count0to15/mux2to1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Count5to10.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Count5to10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Count5to10 " "Info: Found entity 1: Count5to10" {  } { { "Count5to10.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Count0to15/Count5to10.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u mux2to1.v(4) " "Warning (10236): Verilog HDL Implicit Net warning at mux2to1.v(4): created implicit net for \"u\"" {  } { { "mux2to1.v" "" { Text "D:/Poor/Slide/HK5/TKLLS/TH/Count0to15/mux2to1.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m mux2to1.v(5) " "Warning (10236): Verilog HDL Implicit Net warning at mux2to1.v(5): created implicit net for \"m\"" {  } { { "mux2to1.v" "" { Text "D:/Poor/Slide/HK5/TKLLS/TH/Count0to15/mux2to1.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n mux2to1.v(6) " "Warning (10236): Verilog HDL Implicit Net warning at mux2to1.v(6): created implicit net for \"n\"" {  } { { "mux2to1.v" "" { Text "D:/Poor/Slide/HK5/TKLLS/TH/Count0to15/mux2to1.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block2 " "Info: Elaborating entity \"Block2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "haiz haiz:COUNT0to15 " "Info: Elaborating entity \"haiz\" for hierarchy \"haiz:COUNT0to15\"" {  } { { "Block2.bdf" "COUNT0to15" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Count0to15/Block2.bdf" { { 64 192 288 224 "COUNT0to15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inc1 Inc1:ADD1 " "Info: Elaborating entity \"Inc1\" for hierarchy \"Inc1:ADD1\"" {  } { { "Block2.bdf" "ADD1" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Count0to15/Block2.bdf" { { 64 440 536 192 "ADD1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "haiz:COUNT0to15\|inst haiz:COUNT0to15\|inst~_emulated haiz:COUNT0to15\|inst~latch " "Warning (13310): Register \"haiz:COUNT0to15\|inst\" is converted into an equivalent circuit using register \"haiz:COUNT0to15\|inst~_emulated\" and latch \"haiz:COUNT0to15\|inst~latch\"" {  } { { "haiz.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Count0to15/haiz.bdf" { { 96 360 424 176 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "haiz:COUNT0to15\|inst1 haiz:COUNT0to15\|inst1~_emulated haiz:COUNT0to15\|inst~latch " "Warning (13310): Register \"haiz:COUNT0to15\|inst1\" is converted into an equivalent circuit using register \"haiz:COUNT0to15\|inst1~_emulated\" and latch \"haiz:COUNT0to15\|inst~latch\"" {  } { { "haiz.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Count0to15/haiz.bdf" { { 200 360 424 280 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "haiz:COUNT0to15\|inst2 haiz:COUNT0to15\|inst2~_emulated haiz:COUNT0to15\|inst~latch " "Warning (13310): Register \"haiz:COUNT0to15\|inst2\" is converted into an equivalent circuit using register \"haiz:COUNT0to15\|inst2~_emulated\" and latch \"haiz:COUNT0to15\|inst~latch\"" {  } { { "haiz.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Count0to15/haiz.bdf" { { 304 360 424 384 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "haiz:COUNT0to15\|inst3 haiz:COUNT0to15\|inst3~_emulated haiz:COUNT0to15\|inst~latch " "Warning (13310): Register \"haiz:COUNT0to15\|inst3\" is converted into an equivalent circuit using register \"haiz:COUNT0to15\|inst3~_emulated\" and latch \"haiz:COUNT0to15\|inst~latch\"" {  } { { "haiz.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/Count0to15/haiz.bdf" { { 400 360 424 480 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Info: Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Info: Implemented 11 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 28 15:23:12 2018 " "Info: Processing ended: Sun Oct 28 15:23:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
