

================================================================
== Vivado HLS Report for 'max_pooling2d_fix16'
================================================================
* Date:           Sat Nov 30 13:37:38 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.203|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  5617|  44385|  5617|  44385|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+------+-------+------------+-----------+-----------+--------+----------+
        |                         |    Latency   |  Iteration |  Initiation Interval  |  Trip  |          |
        |        Loop Name        |  min |  max  |   Latency  |  achieved |   target  |  Count | Pipelined|
        +-------------------------+------+-------+------------+-----------+-----------+--------+----------+
        |- Loop 1                 |  5616|  44384| 702 ~ 2774 |          -|          -| 8 ~ 16 |    no    |
        | + Loop 1.1              |   700|   2772|  100 ~ 198 |          -|          -| 7 ~ 14 |    no    |
        |  ++ Loop 1.1.1          |    98|    196|          14|          -|          -| 7 ~ 14 |    no    |
        |   +++ Loop 1.1.1.1      |    12|     12|           6|          -|          -|       2|    no    |
        |    ++++ Loop 1.1.1.1.1  |     4|      4|           2|          -|          -|       2|    no    |
        +-------------------------+------+-------+------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	6  / (!exitcond1)
	4  / (exitcond1)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)"   --->   Operation 8 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)"   --->   Operation 9 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%output_depth_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_depth)"   --->   Operation 10 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)"   --->   Operation 11 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)"   --->   Operation 12 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_width_cast3 = sext i5 %output_width_read to i6"   --->   Operation 13 'sext' 'output_width_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_height_cast2 = sext i5 %output_height_read to i6"   --->   Operation 14 'sext' 'output_height_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_width_cast = sext i6 %input_width_read to i7"   --->   Operation 15 'sext' 'input_width_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_cast = zext i7 %input_height_read to i9" [layers_c/max_pooling2d.cpp:21]   --->   Operation 16 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_73_cast = zext i7 %input_width_cast to i14"   --->   Operation 17 'zext' 'tmp_73_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_74_cast = zext i6 %output_height_cast2 to i8" [layers_c/max_pooling2d.cpp:21]   --->   Operation 18 'zext' 'tmp_74_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_75_cast = zext i6 %output_width_cast3 to i12"   --->   Operation 19 'zext' 'tmp_75_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/max_pooling2d.cpp:14]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%out_d = phi i5 [ 0, %0 ], [ %out_d_3, %.loopexit.loopexit ]"   --->   Operation 21 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]" [layers_c/max_pooling2d.cpp:21]   --->   Operation 22 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i8 [ 0, %0 ], [ %next_mul3, %.loopexit.loopexit ]" [layers_c/max_pooling2d.cpp:21]   --->   Operation 23 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.91ns)   --->   "%next_mul3 = add i8 %phi_mul2, %tmp_74_cast" [layers_c/max_pooling2d.cpp:21]   --->   Operation 24 'add' 'next_mul3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.82ns)   --->   "%next_mul = add i9 %phi_mul, %tmp_cast" [layers_c/max_pooling2d.cpp:21]   --->   Operation 25 'add' 'next_mul' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%out_d_cast = zext i5 %out_d to i6" [layers_c/max_pooling2d.cpp:14]   --->   Operation 26 'zext' 'out_d_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.42ns)   --->   "%exitcond4 = icmp eq i6 %out_d_cast, %output_depth_read" [layers_c/max_pooling2d.cpp:14]   --->   Operation 27 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.78ns)   --->   "%out_d_3 = add i5 %out_d, 1" [layers_c/max_pooling2d.cpp:14]   --->   Operation 29 'add' 'out_d_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %6, label %.preheader7.preheader" [layers_c/max_pooling2d.cpp:14]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.76ns)   --->   "br label %.preheader7" [layers_c/max_pooling2d.cpp:15]   --->   Operation 31 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 32 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.08>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%out_h = phi i4 [ %out_h_3, %.preheader7.loopexit ], [ 0, %.preheader7.preheader ]"   --->   Operation 33 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%out_h_cast = zext i4 %out_h to i5" [layers_c/max_pooling2d.cpp:15]   --->   Operation 34 'zext' 'out_h_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.36ns)   --->   "%exitcond3 = icmp eq i5 %out_h_cast, %output_height_read" [layers_c/max_pooling2d.cpp:15]   --->   Operation 35 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)"   --->   Operation 36 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.73ns)   --->   "%out_h_3 = add i4 %out_h, 1" [layers_c/max_pooling2d.cpp:15]   --->   Operation 37 'add' 'out_h_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader6.preheader" [layers_c/max_pooling2d.cpp:15]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_79_cast1 = zext i4 %out_h to i8" [layers_c/max_pooling2d.cpp:21]   --->   Operation 39 'zext' 'tmp_79_cast1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)" [layers_c/max_pooling2d.cpp:21]   --->   Operation 40 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_80_cast = zext i5 %tmp_s to i9" [layers_c/max_pooling2d.cpp:21]   --->   Operation 41 'zext' 'tmp_80_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.91ns)   --->   "%tmp = add i8 %tmp_79_cast1, %phi_mul2" [layers_c/max_pooling2d.cpp:21]   --->   Operation 42 'add' 'tmp' <Predicate = (!exitcond3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_cast_34 = zext i8 %tmp to i12" [layers_c/max_pooling2d.cpp:21]   --->   Operation 43 'zext' 'tmp_cast_34' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (4.17ns)   --->   "%tmp1 = mul i12 %tmp_75_cast, %tmp_cast_34" [layers_c/max_pooling2d.cpp:21]   --->   Operation 44 'mul' 'tmp1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.76ns)   --->   "br label %.preheader6" [layers_c/max_pooling2d.cpp:16]   --->   Operation 45 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 46 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%out_w = phi i4 [ 0, %.preheader6.preheader ], [ %out_w_3, %.preheader6.loopexit ]"   --->   Operation 47 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%out_w_cast = zext i4 %out_w to i5" [layers_c/max_pooling2d.cpp:16]   --->   Operation 48 'zext' 'out_w_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.36ns)   --->   "%exitcond2 = icmp eq i5 %out_w_cast, %output_width_read" [layers_c/max_pooling2d.cpp:16]   --->   Operation 49 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)"   --->   Operation 50 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.73ns)   --->   "%out_w_3 = add i4 %out_w, 1" [layers_c/max_pooling2d.cpp:16]   --->   Operation 51 'add' 'out_w_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader7.loopexit, label %.preheader5.preheader" [layers_c/max_pooling2d.cpp:16]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_82_cast9 = zext i4 %out_w to i12" [layers_c/max_pooling2d.cpp:21]   --->   Operation 53 'zext' 'tmp_82_cast9' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_54 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_w, i1 false)" [layers_c/max_pooling2d.cpp:21]   --->   Operation 54 'bitconcatenate' 'tmp_54' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_83_cast = zext i5 %tmp_54 to i14" [layers_c/max_pooling2d.cpp:21]   --->   Operation 55 'zext' 'tmp_83_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.54ns)   --->   "%tmp_55 = add i12 %tmp_82_cast9, %tmp1" [layers_c/max_pooling2d.cpp:21]   --->   Operation 56 'add' 'tmp_55' <Predicate = (!exitcond2)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_56 = zext i12 %tmp_55 to i64" [layers_c/max_pooling2d.cpp:21]   --->   Operation 57 'zext' 'tmp_56' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_56" [layers_c/max_pooling2d.cpp:21]   --->   Operation 58 'getelementptr' 'output_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.76ns)   --->   "br label %.preheader5" [layers_c/max_pooling2d.cpp:17]   --->   Operation 59 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 60 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.20>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%in_h = phi i2 [ 0, %.preheader5.preheader ], [ %in_h_1, %.preheader5.loopexit ]"   --->   Operation 61 'phi' 'in_h' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i2 %in_h to i1" [layers_c/max_pooling2d.cpp:17]   --->   Operation 62 'trunc' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %in_h, -2" [layers_c/max_pooling2d.cpp:17]   --->   Operation 63 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 64 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.56ns)   --->   "%in_h_1 = add i2 1, %in_h" [layers_c/max_pooling2d.cpp:17]   --->   Operation 65 'add' 'in_h_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader6.loopexit, label %.preheader.preheader" [layers_c/max_pooling2d.cpp:17]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_86_cast = zext i2 %in_h to i9" [layers_c/max_pooling2d.cpp:17]   --->   Operation 67 'zext' 'tmp_86_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.82ns)   --->   "%tmp4 = add i9 %phi_mul, %tmp_86_cast" [layers_c/max_pooling2d.cpp:21]   --->   Operation 68 'add' 'tmp4' <Predicate = (!exitcond1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into DSP with root node tmp_57)   --->   "%tmp2 = add i9 %tmp4, %tmp_80_cast" [layers_c/max_pooling2d.cpp:21]   --->   Operation 69 'add' 'tmp2' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into DSP with root node tmp_57)   --->   "%tmp2_cast = zext i9 %tmp2 to i14" [layers_c/max_pooling2d.cpp:21]   --->   Operation 70 'zext' 'tmp2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (3.36ns) (grouped into DSP with root node tmp_57)   --->   "%tmp3 = mul i14 %tmp2_cast, %tmp_73_cast" [layers_c/max_pooling2d.cpp:21]   --->   Operation 71 'mul' 'tmp3' <Predicate = (!exitcond1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 72 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_57 = add i14 %tmp3, %tmp_83_cast" [layers_c/max_pooling2d.cpp:21]   --->   Operation 72 'add' 'tmp_57' <Predicate = (!exitcond1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 73 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/max_pooling2d.cpp:18]   --->   Operation 73 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 74 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.06>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%in_w = phi i2 [ %in_w_1, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 75 'phi' 'in_w' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i2 %in_w to i1" [layers_c/max_pooling2d.cpp:18]   --->   Operation 76 'trunc' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %in_w, -2" [layers_c/max_pooling2d.cpp:18]   --->   Operation 77 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 78 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (1.56ns)   --->   "%in_w_1 = add i2 1, %in_w" [layers_c/max_pooling2d.cpp:18]   --->   Operation 79 'add' 'in_w_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader5.loopexit, label %1" [layers_c/max_pooling2d.cpp:18]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.97ns)   --->   "%tmp_58 = or i1 %tmp_28, %tmp_27" [layers_c/max_pooling2d.cpp:19]   --->   Operation 81 'or' 'tmp_58' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %tmp_58, label %3, label %2" [layers_c/max_pooling2d.cpp:19]   --->   Operation 82 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_90_cast = zext i2 %in_w to i14" [layers_c/max_pooling2d.cpp:21]   --->   Operation 83 'zext' 'tmp_90_cast' <Predicate = (!exitcond & !tmp_58)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (1.81ns)   --->   "%tmp_62 = add i14 %tmp_57, %tmp_90_cast" [layers_c/max_pooling2d.cpp:21]   --->   Operation 84 'add' 'tmp_62' <Predicate = (!exitcond & !tmp_58)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_63 = zext i14 %tmp_62 to i64" [layers_c/max_pooling2d.cpp:21]   --->   Operation 85 'zext' 'tmp_63' <Predicate = (!exitcond & !tmp_58)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_63" [layers_c/max_pooling2d.cpp:21]   --->   Operation 86 'getelementptr' 'input_addr' <Predicate = (!exitcond & !tmp_58)> <Delay = 0.00>
ST_6 : Operation 87 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/max_pooling2d.cpp:21]   --->   Operation 87 'load' 'input_load' <Predicate = (!exitcond & !tmp_58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 88 [2/2] (3.25ns)   --->   "%output_load = load i16* %output_addr, align 2" [layers_c/max_pooling2d.cpp:24]   --->   Operation 88 'load' 'output_load' <Predicate = (!exitcond & tmp_58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_93_cast = zext i2 %in_w to i14" [layers_c/max_pooling2d.cpp:24]   --->   Operation 89 'zext' 'tmp_93_cast' <Predicate = (!exitcond & tmp_58)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.81ns)   --->   "%tmp_59 = add i14 %tmp_57, %tmp_93_cast" [layers_c/max_pooling2d.cpp:24]   --->   Operation 90 'add' 'tmp_59' <Predicate = (!exitcond & tmp_58)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_60 = zext i14 %tmp_59 to i64" [layers_c/max_pooling2d.cpp:24]   --->   Operation 91 'zext' 'tmp_60' <Predicate = (!exitcond & tmp_58)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_60" [layers_c/max_pooling2d.cpp:24]   --->   Operation 92 'getelementptr' 'input_addr_1' <Predicate = (!exitcond & tmp_58)> <Delay = 0.00>
ST_6 : Operation 93 [2/2] (3.25ns)   --->   "%input_load_1 = load i16* %input_addr_1, align 2" [layers_c/max_pooling2d.cpp:24]   --->   Operation 93 'load' 'input_load_1' <Predicate = (!exitcond & tmp_58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 94 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.50>
ST_7 : Operation 95 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/max_pooling2d.cpp:21]   --->   Operation 95 'load' 'input_load' <Predicate = (!tmp_58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 96 [1/1] (3.25ns)   --->   "store i16 %input_load, i16* %output_addr, align 2" [layers_c/max_pooling2d.cpp:21]   --->   Operation 96 'store' <Predicate = (!tmp_58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "br label %5" [layers_c/max_pooling2d.cpp:24]   --->   Operation 97 'br' <Predicate = (!tmp_58)> <Delay = 0.00>
ST_7 : Operation 98 [1/2] (3.25ns)   --->   "%output_load = load i16* %output_addr, align 2" [layers_c/max_pooling2d.cpp:24]   --->   Operation 98 'load' 'output_load' <Predicate = (tmp_58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 99 [1/2] (3.25ns)   --->   "%input_load_1 = load i16* %input_addr_1, align 2" [layers_c/max_pooling2d.cpp:24]   --->   Operation 99 'load' 'input_load_1' <Predicate = (tmp_58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 100 [1/1] (2.42ns)   --->   "%tmp_61 = icmp slt i16 %output_load, %input_load_1" [layers_c/max_pooling2d.cpp:24]   --->   Operation 100 'icmp' 'tmp_61' <Predicate = (tmp_58)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %tmp_61, label %4, label %._crit_edge" [layers_c/max_pooling2d.cpp:24]   --->   Operation 101 'br' <Predicate = (tmp_58)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (3.25ns)   --->   "store i16 %input_load_1, i16* %output_addr, align 2" [layers_c/max_pooling2d.cpp:27]   --->   Operation 102 'store' <Predicate = (tmp_58 & tmp_61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "br label %._crit_edge" [layers_c/max_pooling2d.cpp:30]   --->   Operation 103 'br' <Predicate = (tmp_58 & tmp_61)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 104 'br' <Predicate = (tmp_58)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/max_pooling2d.cpp:18]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_d') with incoming values : ('out_d', layers_c/max_pooling2d.cpp:14) [22]  (1.77 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	'phi' operation ('phi_mul2', layers_c/max_pooling2d.cpp:21) with incoming values : ('next_mul3', layers_c/max_pooling2d.cpp:21) [24]  (0 ns)
	'add' operation ('next_mul3', layers_c/max_pooling2d.cpp:21) [25]  (1.92 ns)

 <State 3>: 6.08ns
The critical path consists of the following:
	'phi' operation ('out_h') with incoming values : ('out_h', layers_c/max_pooling2d.cpp:15) [35]  (0 ns)
	'add' operation ('tmp', layers_c/max_pooling2d.cpp:21) [45]  (1.92 ns)
	'mul' operation ('tmp1', layers_c/max_pooling2d.cpp:21) [47]  (4.17 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('in_h') with incoming values : ('in_h', layers_c/max_pooling2d.cpp:17) [65]  (1.77 ns)

 <State 5>: 8.2ns
The critical path consists of the following:
	'phi' operation ('in_h') with incoming values : ('in_h', layers_c/max_pooling2d.cpp:17) [65]  (0 ns)
	'add' operation ('tmp4', layers_c/max_pooling2d.cpp:21) [73]  (1.82 ns)
	'add' operation of DSP[77] ('tmp2', layers_c/max_pooling2d.cpp:21) [74]  (0 ns)
	'mul' operation of DSP[77] ('tmp3', layers_c/max_pooling2d.cpp:21) [76]  (3.36 ns)
	'add' operation of DSP[77] ('tmp_57', layers_c/max_pooling2d.cpp:21) [77]  (3.02 ns)

 <State 6>: 5.07ns
The critical path consists of the following:
	'phi' operation ('in_w') with incoming values : ('in_w', layers_c/max_pooling2d.cpp:18) [80]  (0 ns)
	'add' operation ('tmp_62', layers_c/max_pooling2d.cpp:21) [91]  (1.81 ns)
	'getelementptr' operation ('input_addr', layers_c/max_pooling2d.cpp:21) [93]  (0 ns)
	'load' operation ('input_load', layers_c/max_pooling2d.cpp:21) on array 'input_r' [94]  (3.25 ns)

 <State 7>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load', layers_c/max_pooling2d.cpp:21) on array 'input_r' [94]  (3.25 ns)
	'store' operation (layers_c/max_pooling2d.cpp:21) of variable 'input_load', layers_c/max_pooling2d.cpp:21 on array 'output_r' [95]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
