read -sv run_verilog_mid/adder_32b_18_68_5721452e394dad88248e10f8507c96f2.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_68_5721452e394dad88248e10f8507c96f2_yosys.v
