
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.64

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.00 source latency parallel_out[1]$_SDFFE_PN0P_/CK ^
  -0.00 target latency parallel_out[1]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: parallel_out[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.73    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ parallel_out[1]$_SDFFE_PN0P_/CK (DFF_X2)
     5    8.33    0.01    0.09    0.09 v parallel_out[1]$_SDFFE_PN0P_/Q (DFF_X2)
                                         net6 (net)
                  0.01    0.00    0.09 v _04_/B2 (OAI21_X1)
     1    1.79    0.01    0.03    0.13 ^ _04_/ZN (OAI21_X1)
                                         _01_ (net)
                  0.01    0.00    0.13 ^ _05_/A (INV_X1)
     1    1.19    0.00    0.01    0.13 v _05_/ZN (INV_X1)
                                         _00_ (net)
                  0.00    0.00    0.13 v parallel_out[1]$_SDFFE_PN0P_/D (DFF_X2)
                                  0.13   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.73    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ parallel_out[1]$_SDFFE_PN0P_/CK (DFF_X2)
                          0.00    0.00   clock reconvergence pessimism
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.13   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: parallel_out[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[3] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.73    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ parallel_out[1]$_SDFFE_PN0P_/CK (DFF_X2)
     5    8.74    0.01    0.12    0.12 ^ parallel_out[1]$_SDFFE_PN0P_/Q (DFF_X2)
                                         net6 (net)
                  0.01    0.00    0.12 ^ _10_/A (BUF_X1)
     1    2.25    0.01    0.03    0.14 ^ _10_/Z (BUF_X1)
                                         net4 (net)
                  0.01    0.00    0.14 ^ output4/A (BUF_X1)
     1    1.08    0.01    0.02    0.16 ^ output4/Z (BUF_X1)
                                         parallel_out[3] (net)
                  0.01    0.00    0.16 ^ parallel_out[3] (out)
                                  0.16   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.16   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: parallel_out[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[3] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.73    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ parallel_out[1]$_SDFFE_PN0P_/CK (DFF_X2)
     5    8.74    0.01    0.12    0.12 ^ parallel_out[1]$_SDFFE_PN0P_/Q (DFF_X2)
                                         net6 (net)
                  0.01    0.00    0.12 ^ _10_/A (BUF_X1)
     1    2.25    0.01    0.03    0.14 ^ _10_/Z (BUF_X1)
                                         net4 (net)
                  0.01    0.00    0.14 ^ output4/A (BUF_X1)
     1    1.08    0.01    0.02    0.16 ^ output4/Z (BUF_X1)
                                         parallel_out[3] (net)
                  0.01    0.00    0.16 ^ parallel_out[3] (out)
                                  0.16   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.16   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.17991940677165985

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9062

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
24.259912490844727

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
26.054399490356445

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9311

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: parallel_out[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.00    0.00 ^ parallel_out[1]$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.12 ^ parallel_out[1]$_SDFFE_PN0P_/Q (DFF_X2)
   0.02    0.14 v _04_/ZN (OAI21_X1)
   0.01    0.15 ^ _05_/ZN (INV_X1)
   0.00    0.15 ^ parallel_out[1]$_SDFFE_PN0P_/D (DFF_X2)
           0.15   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.00    1.00 ^ parallel_out[1]$_SDFFE_PN0P_/CK (DFF_X2)
   0.00    1.00   clock reconvergence pessimism
  -0.03    0.97   library setup time
           0.97   data required time
---------------------------------------------------------
           0.97   data required time
          -0.15   data arrival time
---------------------------------------------------------
           0.82   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: parallel_out[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.00    0.00 ^ parallel_out[1]$_SDFFE_PN0P_/CK (DFF_X2)
   0.09    0.09 v parallel_out[1]$_SDFFE_PN0P_/Q (DFF_X2)
   0.03    0.13 ^ _04_/ZN (OAI21_X1)
   0.01    0.13 v _05_/ZN (INV_X1)
   0.00    0.13 v parallel_out[1]$_SDFFE_PN0P_/D (DFF_X2)
           0.13   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.00    0.00 ^ parallel_out[1]$_SDFFE_PN0P_/CK (DFF_X2)
   0.00    0.00   clock reconvergence pessimism
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.13   data arrival time
---------------------------------------------------------
           0.13   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.0003

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.0003

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.1648

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.6352

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
385.436893

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.02e-06   7.02e-07   1.14e-07   6.83e-06  59.3%
Combinational          2.93e-06   1.43e-06   3.30e-07   4.69e-06  40.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.95e-06   2.13e-06   4.45e-07   1.15e-05 100.0%
                          77.6%      18.5%       3.9%
