// Seed: 1805785870
module module_0 (
    input supply1 id_0,
    output wor id_1,
    input tri1 id_2,
    output tri0 id_3,
    output supply1 id_4,
    input tri0 id_5,
    input tri id_6,
    output tri1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input wand id_10,
    input tri1 id_11,
    input supply0 id_12,
    input wire id_13,
    input tri0 id_14
);
  wire id_16;
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    output wor id_0
    , id_17,
    input uwire id_1,
    output wand id_2,
    input tri id_3,
    input wor id_4,
    input tri id_5,
    input wand id_6,
    input supply1 id_7,
    output tri id_8,
    input wand id_9,
    input tri0 id_10,
    input tri id_11,
    input tri id_12,
    output logic id_13,
    input uwire id_14,
    input supply1 id_15
);
  tri  id_18 = 1;
  wire id_19;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6,
      id_2,
      id_0,
      id_3,
      id_4,
      id_2,
      id_15,
      id_3,
      id_14,
      id_15,
      id_10,
      id_6,
      id_4
  );
  wire id_20;
  assign id_2 = 'b0 ? id_1 : 1;
  wire id_21;
  always id_13 <= 1;
  wire id_22;
  assign id_19 = 1;
endmodule
