// Seed: 1869184611
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input wire id_2,
    output wand id_3,
    input wand id_4,
    input uwire id_5,
    output tri0 id_6,
    output supply1 id_7,
    output wor id_8,
    output wor id_9,
    input tri1 id_10,
    output tri0 id_11,
    output supply1 id_12,
    input wand id_13
);
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    input tri0 id_2,
    output supply0 id_3,
    output tri1 id_4,
    input wor id_5,
    output supply0 id_6,
    input supply1 id_7,
    input wand id_8,
    input uwire id_9,
    input wor id_10,
    input uwire id_11,
    input wor id_12,
    input supply1 id_13,
    input wor id_14,
    input wor id_15,
    input wire id_16
);
  logic id_18;
  ;
  module_0 modCall_1 (
      id_15,
      id_16,
      id_0,
      id_4,
      id_2,
      id_13,
      id_4,
      id_3,
      id_6,
      id_6,
      id_5,
      id_4,
      id_6,
      id_12
  );
  assign modCall_1.id_0 = 0;
endmodule
