// Seed: 4114362918
module module_0;
  logic [7:0] id_1, id_2;
  assign id_1[-1] = -1 >> id_1;
  localparam id_3 = 1;
  assign id_2 = id_2;
  wire  id_4;
  logic id_5 = id_2 !== id_5;
  wire  id_6;
  ;
  logic [-1 : 1] id_7;
  ;
  assign id_7 = id_1;
  wire [(  -1  ) : -1] id_8;
  assign id_6 = $unsigned(59);
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd50
) (
    input tri1 id_0,
    output supply1 id_1,
    input uwire id_2,
    output wor id_3,
    output wor id_4,
    input wand _id_5,
    output wor id_6,
    output tri0 id_7,
    input uwire id_8,
    input tri id_9
);
  assign id_4 = id_9;
  always @(posedge -1'b0 or 1) begin : LABEL_0
    if ("" >> 1) $clog2(44);
    ;
  end
  wire id_11;
  wire id_12;
  ;
  parameter id_13 = 1 / -1;
  module_0 modCall_1 ();
  wire id_14;
  wire [id_5  &  1 : -1] id_15;
  logic id_16;
  ;
endmodule
