// Seed: 1955843802
module module_0 (
    input tri0 id_0,
    output wor id_1,
    input wor id_2,
    input supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    input wor id_6,
    output tri0 id_7,
    input wire id_8,
    input wire id_9,
    output wire id_10,
    output wire id_11
    , id_15,
    input tri0 id_12,
    output supply0 id_13
);
  assign id_1 = -1'h0;
  logic id_16;
  assign id_7 = 1;
  assign module_1.id_3 = 0;
  assign id_13 = 1;
  parameter id_17 = -1'b0;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    input tri1 id_2,
    input wand id_3,
    output tri id_4,
    output wire id_5
);
  module_0 modCall_1 (
      id_2,
      id_5,
      id_2,
      id_3,
      id_0,
      id_3,
      id_3,
      id_4,
      id_2,
      id_3,
      id_5,
      id_1,
      id_2,
      id_1
  );
endmodule
