[2025-09-17 20:27:43] START suite=gap trace=605.mcf_s-1554B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-1554B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 3003557 heartbeat IPC: 3.329 cumulative IPC: 3.329 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5761038 heartbeat IPC: 3.626 cumulative IPC: 3.472 (Simulation time: 00 hr 00 min 54 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5761038 cumulative IPC: 3.472 (Simulation time: 00 hr 00 min 54 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5761038 cumulative IPC: 3.472 (Simulation time: 00 hr 00 min 54 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 39862831 heartbeat IPC: 0.2932 cumulative IPC: 0.2932 (Simulation time: 00 hr 03 min 04 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 74185574 heartbeat IPC: 0.2914 cumulative IPC: 0.2923 (Simulation time: 00 hr 05 min 23 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 108863361 heartbeat IPC: 0.2884 cumulative IPC: 0.291 (Simulation time: 00 hr 07 min 34 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 143037418 heartbeat IPC: 0.2926 cumulative IPC: 0.2914 (Simulation time: 00 hr 09 min 53 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 177769317 heartbeat IPC: 0.2879 cumulative IPC: 0.2907 (Simulation time: 00 hr 12 min 05 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 212944506 heartbeat IPC: 0.2843 cumulative IPC: 0.2896 (Simulation time: 00 hr 14 min 28 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 247256780 heartbeat IPC: 0.2914 cumulative IPC: 0.2899 (Simulation time: 00 hr 16 min 45 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 281207324 heartbeat IPC: 0.2945 cumulative IPC: 0.2904 (Simulation time: 00 hr 18 min 55 sec)
Heartbeat CPU 0 instructions: 110000025 cycles: 315375885 heartbeat IPC: 0.2927 cumulative IPC: 0.2907 (Simulation time: 00 hr 22 min 36 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 342570267 cumulative IPC: 0.2919 (Simulation time: 00 hr 26 min 27 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 342570267 cumulative IPC: 0.2919 (Simulation time: 00 hr 26 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-1554B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.2919 instructions: 100000003 cycles: 342570267
CPU 0 Branch Prediction Accuracy: 97.78% MPKI: 4.031 Average ROB Occupancy at Mispredict: 46.73
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.031
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 149154677
LQ_STALL: 16063353
SQ_STALL: 100230


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 475.58878
REPLAY_LOAD: 130.28455
NON_REPLAY_LOAD: 64.04983

== Total ==
ADDR_TRANS: 50888
REPLAY_LOAD: 16025
NON_REPLAY_LOAD: 149087764

== Counts ==
ADDR_TRANS: 107
REPLAY_LOAD: 123
NON_REPLAY_LOAD: 2327684

cpu0->cpu0_STLB TOTAL        ACCESS:     394076 HIT:     385620 MISS:       8456 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     394076 HIT:     385620 MISS:       8456 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 606.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   26606707 HIT:    4622584 MISS:   21984123 MSHR_MERGE:    2743813
cpu0->cpu0_L2C LOAD         ACCESS:   13824261 HIT:    2729483 MISS:   11094778 MSHR_MERGE:     694070
cpu0->cpu0_L2C RFO          ACCESS:     294930 HIT:      10002 MISS:     284928 MSHR_MERGE:         33
cpu0->cpu0_L2C PREFETCH     ACCESS:   12108455 HIT:    1515155 MISS:   10593300 MSHR_MERGE:    2049710
cpu0->cpu0_L2C WRITE        ACCESS:     364498 HIT:     363996 MISS:        502 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      14563 HIT:       3948 MISS:      10615 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    7377524 ISSUED:    7377523 USEFUL:    3173957 USELESS:     894484
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 144.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   16992774 HIT:   16992774 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   16992774 HIT:   16992774 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   50801098 HIT:   27868053 MISS:   22933045 MSHR_MERGE:    4068236
cpu0->cpu0_L1D LOAD         ACCESS:   38123276 HIT:   21312575 MISS:   16810701 MSHR_MERGE:    2986441
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    5490490 HIT:     418822 MISS:    5071668 MSHR_MERGE:     340640
cpu0->cpu0_L1D WRITE        ACCESS:    7170404 HIT:    6134301 MISS:    1036103 MSHR_MERGE:     741145
cpu0->cpu0_L1D TRANSLATION  ACCESS:      16928 HIT:       2355 MISS:      14573 MSHR_MERGE:         10
cpu0->cpu0_L1D PREFETCH REQUESTED:    5490495 ISSUED:    5490482 USEFUL:    1247239 USELESS:     764746
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 128.1 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   14378247 HIT:   14378247 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   14378247 HIT:   14378247 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   43252791 HIT:   42744194 MISS:     508597 MSHR_MERGE:     114521
cpu0->cpu0_DTLB LOAD         ACCESS:   43252791 HIT:   42744194 MISS:     508597 MSHR_MERGE:     114521
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 18 cycles
cpu0->LLC TOTAL        ACCESS:   19598265 HIT:    2597134 MISS:   17001131 MSHR_MERGE:     384683
cpu0->LLC LOAD         ACCESS:   10400708 HIT:    1440013 MISS:    8960695 MSHR_MERGE:     130690
cpu0->LLC RFO          ACCESS:     284895 HIT:        206 MISS:     284689 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    8543586 HIT:     798581 MISS:    7745005 MSHR_MERGE:     253993
cpu0->LLC WRITE        ACCESS:     358461 HIT:     358042 MISS:        419 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10615 HIT:        292 MISS:      10323 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 134.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     940523
  ROW_BUFFER_MISS:   15674562
  AVG DBUS CONGESTED CYCLE: 3.214
Channel 0 WQ ROW_BUFFER_HIT:      58594
  ROW_BUFFER_MISS:     299428
  FULL:          0
Channel 0 REFRESHES ISSUED:      28547

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0          705          302       100763       345008
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5            2           12          257
  STLB miss resolved @ L2C                0            0            1            3         4588
  STLB miss resolved @ LLC                0            0            0            0          470
  STLB miss resolved @ MEM                0           10            0           32         5018

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 20:54:10] END   suite=gap trace=605.mcf_s-1554B (rc=0)
