Flow report for CPU_TEST_Sim
Wed Apr 10 18:26:16 2019
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Wed Apr 10 18:26:16 2019       ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name                      ; CPU_TEST_Sim                                ;
; Top-level Entity Name              ; CPU_TEST_Sim                                ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE115F29C7                               ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 738 / 114,480 ( < 1 % )                     ;
;     Total combinational functions  ; 725 / 114,480 ( < 1 % )                     ;
;     Dedicated logic registers      ; 204 / 114,480 ( < 1 % )                     ;
; Total registers                    ; 204                                         ;
; Total pins                         ; 209 / 529 ( 40 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 10,240 / 3,981,312 ( < 1 % )                ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/10/2019 18:23:37 ;
; Main task         ; Compilation         ;
; Revision Name     ; CPU_TEST_Sim        ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                  ;
+-------------------------------------+------------------------------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                                                        ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+------------------------------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 277083308661941.155493501724832                                              ; --            ; --          ; --             ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                                          ; --            ; --          ; eda_simulation ;
; EDA_NETLIST_WRITER_OUTPUT_DIR       ; C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/simulation/qsim/ ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                                                                  ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)                                                    ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                                                                         ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                                           ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                                            ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                                                                     ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                                                        ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                                                       ; --            ; --          ; Top            ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS  ; Off                                                                          ; --            ; --          ; eda_blast_fpga ;
+-------------------------------------+------------------------------------------------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:03     ; 1.0                     ; 4775 MB             ; 00:00:03                           ;
; Fitter                    ; 00:01:29     ; 2.3                     ; 5692 MB             ; 00:02:13                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 4615 MB             ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:08     ; 1.1                     ; 4819 MB             ; 00:00:09                           ;
; EDA Netlist Writer        ; 00:00:04     ; 1.0                     ; 4626 MB             ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4622 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:04     ; 1.0                     ; 4650 MB             ; 00:00:03                           ;
; Total                     ; 00:01:50     ; --                      ; --                  ; 00:02:33                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; LAPTOP-RHU4S7QU  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; LAPTOP-RHU4S7QU  ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; LAPTOP-RHU4S7QU  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; LAPTOP-RHU4S7QU  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-RHU4S7QU  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-RHU4S7QU  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-RHU4S7QU  ; Windows 7 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off CPU_TEST_Sim -c CPU_TEST_Sim
quartus_fit --read_settings_files=off --write_settings_files=off CPU_TEST_Sim -c CPU_TEST_Sim
quartus_asm --read_settings_files=off --write_settings_files=off CPU_TEST_Sim -c CPU_TEST_Sim
quartus_sta CPU_TEST_Sim -c CPU_TEST_Sim
quartus_eda --read_settings_files=off --write_settings_files=off CPU_TEST_Sim -c CPU_TEST_Sim
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog CPU_TEST_Sim -c CPU_TEST_Sim --vector_source=C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/CPU_TEST_Sim.vwf --testbench_file=C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/simulation/qsim/CPU_TEST_Sim.vwf.vt
quartus_eda --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/sahib/OneDrive/Documents/coe608/lab6/Lab6_hi/part2/simulation/qsim/ CPU_TEST_Sim -c CPU_TEST_Sim



