Assertion report generated on: 27-Mar-2024 11:10:43 PM

Assertion summary report for design: tcReset
############################################

Target | Total | Passed | Failed | Vacuous | Hit | Miss
------ | ----- | ------ | ------ | ------- | --- | ----


Resource usage summary report for the desing: tcReset
#####################################################

      Phase       | Time (in [H]H:MM:SS:UUUUUU) | Memory (in MB)
----------------- | --------------------------- | --------------
V Parse & Ranking |       0:00:02.297335        |     904.77    
   Simulation     |       0:00:02.035632        |     968.77    
     D Parse      |       0:00:03.354364        |     969.52    
     Mining       |       0:00:00.000011        |     969.52    
     Overall      |       0:00:13.880383        |     969.52    
