// Seed: 100765841
module module_0 ();
  reg id_1 = id_1;
  function id_2;
    input id_3;
    begin : LABEL_0
      id_2 = id_3;
      $display(1, id_2, 1, id_1);
      id_2 <= 1;
    end
  endfunction
  assign id_2 = 1;
endmodule
module module_1;
  wire id_1, id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri   id_0,
    input  uwire id_1,
    output uwire id_2,
    output wand  id_3
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_7, id_8;
  always id_6 <= 1;
  assign id_5 = id_1 ? id_1 : 1;
  assign id_7[1] = 1;
  always if ("") id_2 = id_7;
  xor primCall (id_2, id_3, id_4, id_6, id_7, id_8);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_5 = id_1;
endmodule
