{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707352480468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707352480468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 08 03:34:40 2024 " "Processing started: Thu Feb 08 03:34:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707352480468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352480468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LastPipelineBeforeOOO -c Full_pipline " "Command: quartus_map --read_settings_files=on --write_settings_files=off LastPipelineBeforeOOO -c Full_pipline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352480468 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "clktrial2.qip " "Tcl Script File clktrial2.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE clktrial2.qip " "set_global_assignment -name QIP_FILE clktrial2.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1707352480616 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1707352480616 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707352480792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707352480792 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "clktrial1.qsys " "Elaborating Platform Designer system entity \"clktrial1.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352487856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:34:50 Progress: Loading procbeforeooo/clktrial1.qsys " "2024.02.08.02:34:50 Progress: Loading procbeforeooo/clktrial1.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352490610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:34:51 Progress: Reading input file " "2024.02.08.02:34:51 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352491283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:34:51 Progress: Adding clock_source_0 \[altera_avalon_clock_source 20.1\] " "2024.02.08.02:34:51 Progress: Adding clock_source_0 \[altera_avalon_clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352491319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altera_avalon_clock_source: Preferred Simulation Language is set to None. " "Altera_avalon_clock_source: Preferred Simulation Language is set to None." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352491419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:34:51 Progress: Parameterizing module clock_source_0 " "2024.02.08.02:34:51 Progress: Parameterizing module clock_source_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352491431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:34:51 Progress: Building connections " "2024.02.08.02:34:51 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352491431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:34:51 Progress: Parameterizing connections " "2024.02.08.02:34:51 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352491431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:34:51 Progress: Validating " "2024.02.08.02:34:51 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352491443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.08.02:34:51 Progress: Done reading input file " "2024.02.08.02:34:51 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352491812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clktrial1.clock_source_0: Elaborate: altera_clock_source " "Clktrial1.clock_source_0: Elaborate: altera_clock_source" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352492378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clktrial1.clock_source_0:            \$Revision: #1 \$ " "Clktrial1.clock_source_0:            \$Revision: #1 \$" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352492378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clktrial1.clock_source_0:            \$Date: 2019/10/06 \$ " "Clktrial1.clock_source_0:            \$Date: 2019/10/06 \$" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352492378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clktrial1: Generating clktrial1 \"clktrial1\" for QUARTUS_SYNTH " "Clktrial1: Generating clktrial1 \"clktrial1\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352492768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clock_source_0: \"clktrial1\" instantiated altera_avalon_clock_source \"clock_source_0\" " "Clock_source_0: \"clktrial1\" instantiated altera_avalon_clock_source \"clock_source_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352493960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clktrial1: Done \"clktrial1\" with 2 modules, 3 files " "Clktrial1: Done \"clktrial1\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352493960 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "clktrial1.qsys " "Finished elaborating Platform Designer system entity \"clktrial1.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352494643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clktrial2/synthesis/clktrial2.v 1 1 " "Found 1 design units, including 1 entities, in source file clktrial2/synthesis/clktrial2.v" { { "Info" "ISGN_ENTITY_NAME" "1 clktrial2 " "Found entity 1: clktrial2" {  } { { "clktrial2/synthesis/clktrial2.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/clktrial2/synthesis/clktrial2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clktrial2/synthesis/submodules/verbosity_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file clktrial2/synthesis/submodules/verbosity_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 verbosity_pkg (SystemVerilog) (clktrial2) " "Found design unit 1: verbosity_pkg (SystemVerilog) (clktrial2)" {  } { { "clktrial2/synthesis/submodules/verbosity_pkg.sv" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/clktrial2/synthesis/submodules/verbosity_pkg.sv" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clktrial2/synthesis/submodules/altera_avalon_clock_source.sv 1 1 " "Found 1 design units, including 1 entities, in source file clktrial2/synthesis/submodules/altera_avalon_clock_source.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_clock_source " "Found entity 1: altera_avalon_clock_source" {  } { { "clktrial2/synthesis/submodules/altera_avalon_clock_source.sv" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/clktrial2/synthesis/submodules/altera_avalon_clock_source.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clktrial1/clktrial1_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file clktrial1/clktrial1_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 clktrial1 " "Found entity 1: clktrial1" {  } { { "clktrial1/clktrial1_bb.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/clktrial1/clktrial1_bb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clktrial1/synthesis/clktrial1.v 1 1 " "Found 1 design units, including 1 entities, in source file clktrial1/synthesis/clktrial1.v" { { "Info" "ISGN_ENTITY_NAME" "1 clktrial1 " "Found entity 1: clktrial1" {  } { { "clktrial1/synthesis/clktrial1.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/clktrial1/synthesis/clktrial1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clktrial1/synthesis/submodules/verbosity_pkg.sv 0 0 " "Found 0 design units, including 0 entities, in source file clktrial1/synthesis/submodules/verbosity_pkg.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clktrial1/synthesis/submodules/altera_avalon_clock_source.sv 1 1 " "Found 1 design units, including 1 entities, in source file clktrial1/synthesis/submodules/altera_avalon_clock_source.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_clock_source " "Found entity 1: altera_avalon_clock_source" {  } { { "clktrial1/synthesis/submodules/altera_avalon_clock_source.sv" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/clktrial1/synthesis/submodules/altera_avalon_clock_source.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_to_one_mux_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file two_to_one_mux_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWO_TO_ONE_MUX_32BIT " "Found entity 1: TWO_TO_ONE_MUX_32BIT" {  } { { "TWO_TO_ONE_MUX_32BIT.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/TWO_TO_ONE_MUX_32BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_to_one_mux_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file two_to_one_mux_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWO_TO_ONE_MUX_5BIT " "Found entity 1: TWO_TO_ONE_MUX_5BIT" {  } { { "TWO_TO_ONE_MUX_5BIT.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/TWO_TO_ONE_MUX_5BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/testbench.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extention.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extention.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGN_EXTENTION " "Found entity 1: SIGN_EXTENTION" {  } { { "SIGN_EXTENTION.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/SIGN_EXTENTION.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_FILE " "Found entity 1: REGISTER_FILE" {  } { { "REGISTER_FILE.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/REGISTER_FILE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494667 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Branch branch PIPELINE_MIPS_PROCESSOR.v(21) " "Verilog HDL Declaration information at PIPELINE_MIPS_PROCESSOR.v(21): object \"Branch\" differs only in case from object \"branch\" in the same scope" {  } { { "PIPELINE_MIPS_PROCESSOR.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707352494671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_mips_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_mips_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 PIPELINE_MIPS_PROCESSOR " "Found entity 1: PIPELINE_MIPS_PROCESSOR" {  } { { "PIPELINE_MIPS_PROCESSOR.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pht.v 1 1 " "Found 1 design units, including 1 entities, in source file pht.v" { { "Info" "ISGN_ENTITY_NAME" "1 PHT " "Found entity 1: PHT" {  } { { "PHT.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/PHT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_writeback_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_writeback_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WRITEBACK_REG " "Found entity 1: MEM_WRITEBACK_REG" {  } { { "MEM_WRITEBACK_REG.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/MEM_WRITEBACK_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494675 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "INSTRUCTION_FETCH_REG.v(22) " "Verilog HDL information at INSTRUCTION_FETCH_REG.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "INSTRUCTION_FETCH_REG.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/INSTRUCTION_FETCH_REG.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1707352494675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_fetch_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_fetch_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_FETCH_REG " "Found entity 1: INSTRUCTION_FETCH_REG" {  } { { "INSTRUCTION_FETCH_REG.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/INSTRUCTION_FETCH_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494675 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "INSTRUCTION_EXCUTE_REG.v(28) " "Verilog HDL information at INSTRUCTION_EXCUTE_REG.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "INSTRUCTION_EXCUTE_REG.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/INSTRUCTION_EXCUTE_REG.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1707352494675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_excute_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_excute_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_EXCUTE_REG " "Found entity 1: INSTRUCTION_EXCUTE_REG" {  } { { "INSTRUCTION_EXCUTE_REG.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/INSTRUCTION_EXCUTE_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decode_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decode_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_DECODE_REG " "Found entity 1: INSTRUCTION_DECODE_REG" {  } { { "INSTRUCTION_DECODE_REG.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/INSTRUCTION_DECODE_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 HAZARD_CONTROL_UNIT " "Found entity 1: HAZARD_CONTROL_UNIT" {  } { { "HAZARD_CONTROL_UNIT.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/HAZARD_CONTROL_UNIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fuqaha.v 4 4 " "Found 4 design units, including 4 entities, in source file fuqaha.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_Cycle " "Found entity 1: fetch_Cycle" {  } { { "fuqaha.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/fuqaha.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494679 ""} { "Info" "ISGN_ENTITY_NAME" "2 Inst_mem " "Found entity 2: Inst_mem" {  } { { "fuqaha.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/fuqaha.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494679 ""} { "Info" "ISGN_ENTITY_NAME" "3 Pc " "Found entity 3: Pc" {  } { { "fuqaha.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/fuqaha.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494679 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux2_to1 " "Found entity 4: Mux2_to1" {  } { { "fuqaha.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/fuqaha.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_to_one_mux_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file four_to_one_mux_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 FOUR_TO_ONE_MUX_32BIT " "Found entity 1: FOUR_TO_ONE_MUX_32BIT" {  } { { "FOUR_TO_ONE_MUX_32BIT.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/FOUR_TO_ONE_MUX_32BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_UNIT " "Found entity 1: CONTROL_UNIT" {  } { { "CONTROL_UNIT.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/CONTROL_UNIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btaaddr.v 1 1 " "Found 1 design units, including 1 entities, in source file btaaddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 BTAaddr " "Found entity 1: BTAaddr" {  } { { "BTAaddr.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/BTAaddr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_detector " "Found entity 1: branch_detector" {  } { { "branch_detector.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/branch_detector.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_decision.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_decision.v" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_decision " "Found entity 1: Branch_decision" {  } { { "Branch_decision.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/Branch_decision.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bpu.v 1 1 " "Found 1 design units, including 1 entities, in source file bpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 BPU " "Found entity 1: BPU" {  } { { "BPU.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/BPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "globalhistoryregister.v 1 1 " "Found 1 design units, including 1 entities, in source file globalhistoryregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 GlobalHistoryRegister " "Found entity 1: GlobalHistoryRegister" {  } { { "GlobalHistoryRegister.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/GlobalHistoryRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_MEMORY " "Found entity 1: INSTRUCTION_MEMORY" {  } { { "INSTRUCTION_MEMORY.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/INSTRUCTION_MEMORY.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_MEMORY " "Found entity 1: DATA_MEMORY" {  } { { "DATA_MEMORY.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/DATA_MEMORY.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_forsample.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_forsample.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_forsample " "Found entity 1: clk_forsample" {  } { { "clk_forsample.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/clk_forsample.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/pll1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494699 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/asus/desktop/comptition/procbeforeooo/db/ip/clktrial1/clktrial1.v C:/Users/ASUS/Desktop/comptition/procbeforeooo/clktrial1/synthesis/clktrial1.v " "File \"c:/users/asus/desktop/comptition/procbeforeooo/db/ip/clktrial1/clktrial1.v\" is a duplicate of already analyzed file \"C:/Users/ASUS/Desktop/comptition/procbeforeooo/clktrial1/synthesis/clktrial1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707352494699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clktrial1/clktrial1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/clktrial1/clktrial1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494699 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/asus/desktop/comptition/procbeforeooo/db/ip/clktrial1/submodules/altera_avalon_clock_source.sv C:/Users/ASUS/Desktop/comptition/procbeforeooo/clktrial1/synthesis/submodules/altera_avalon_clock_source.sv " "File \"c:/users/asus/desktop/comptition/procbeforeooo/db/ip/clktrial1/submodules/altera_avalon_clock_source.sv\" is a duplicate of already analyzed file \"C:/Users/ASUS/Desktop/comptition/procbeforeooo/clktrial1/synthesis/submodules/altera_avalon_clock_source.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707352494705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clktrial1/submodules/altera_avalon_clock_source.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/clktrial1/submodules/altera_avalon_clock_source.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494705 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/asus/desktop/comptition/procbeforeooo/db/ip/clktrial1/submodules/verbosity_pkg.sv C:/Users/ASUS/Desktop/comptition/procbeforeooo/clktrial1/synthesis/submodules/verbosity_pkg.sv " "File \"c:/users/asus/desktop/comptition/procbeforeooo/db/ip/clktrial1/submodules/verbosity_pkg.sv\" is a duplicate of already analyzed file \"C:/Users/ASUS/Desktop/comptition/procbeforeooo/clktrial1/synthesis/submodules/verbosity_pkg.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1707352494705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clktrial1/submodules/verbosity_pkg.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/clktrial1/submodules/verbosity_pkg.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494705 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PIPELINE_MIPS_PROCESSOR " "Elaborating entity \"PIPELINE_MIPS_PROCESSOR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707352494748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:pll1_inst " "Elaborating entity \"pll1\" for hierarchy \"pll1:pll1_inst\"" {  } { { "PIPELINE_MIPS_PROCESSOR.v" "pll1_inst" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352494768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll1:pll1_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll1:pll1_inst\|altpll:altpll_component\"" {  } { { "pll1.v" "altpll_component" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/pll1.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352494803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:pll1_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll1:pll1_inst\|altpll:altpll_component\"" {  } { { "pll1.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/pll1.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352494811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:pll1_inst\|altpll:altpll_component " "Instantiated megafunction \"pll1:pll1_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494811 ""}  } { { "pll1.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/pll1.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707352494811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_altpll " "Found entity 1: pll1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/pll1_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_altpll pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated " "Elaborating entity \"pll1_altpll\" for hierarchy \"pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352494844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BPU BPU:bpu " "Elaborating entity \"BPU\" for hierarchy \"BPU:bpu\"" {  } { { "PIPELINE_MIPS_PROCESSOR.v" "bpu" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352494848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_detector BPU:bpu\|branch_detector:bd " "Elaborating entity \"branch_detector\" for hierarchy \"BPU:bpu\|branch_detector:bd\"" {  } { { "BPU.v" "bd" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/BPU.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352494852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PHT BPU:bpu\|PHT:pht " "Elaborating entity \"PHT\" for hierarchy \"BPU:bpu\|PHT:pht\"" {  } { { "BPU.v" "pht" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/BPU.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352494856 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i PHT.v(31) " "Verilog HDL Always Construct warning at PHT.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "PHT.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/PHT.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1707352494860 "|PIPELINE_MIPS_PROCESSOR|BPU:bpu|PHT:pht"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GlobalHistoryRegister BPU:bpu\|PHT:pht\|GlobalHistoryRegister:GHR " "Elaborating entity \"GlobalHistoryRegister\" for hierarchy \"BPU:bpu\|PHT:pht\|GlobalHistoryRegister:GHR\"" {  } { { "PHT.v" "GHR" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/PHT.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352494868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGN_EXTENTION BPU:bpu\|SIGN_EXTENTION:SIGN_EXT " "Elaborating entity \"SIGN_EXTENTION\" for hierarchy \"BPU:bpu\|SIGN_EXTENTION:SIGN_EXT\"" {  } { { "BPU.v" "SIGN_EXT" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/BPU.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352494872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BTAaddr BPU:bpu\|BTAaddr:BTA_addr " "Elaborating entity \"BTAaddr\" for hierarchy \"BPU:bpu\|BTAaddr:BTA_addr\"" {  } { { "BPU.v" "BTA_addr" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/BPU.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352494876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_MEMORY INSTRUCTION_MEMORY:IM " "Elaborating entity \"INSTRUCTION_MEMORY\" for hierarchy \"INSTRUCTION_MEMORY:IM\"" {  } { { "PIPELINE_MIPS_PROCESSOR.v" "IM" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352494884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram INSTRUCTION_MEMORY:IM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"INSTRUCTION_MEMORY:IM\|altsyncram:altsyncram_component\"" {  } { { "INSTRUCTION_MEMORY.v" "altsyncram_component" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/INSTRUCTION_MEMORY.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352494920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "INSTRUCTION_MEMORY:IM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"INSTRUCTION_MEMORY:IM\|altsyncram:altsyncram_component\"" {  } { { "INSTRUCTION_MEMORY.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/INSTRUCTION_MEMORY.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352494928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "INSTRUCTION_MEMORY:IM\|altsyncram:altsyncram_component " "Instantiated megafunction \"INSTRUCTION_MEMORY:IM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_init6.mif " "Parameter \"init_file\" = \"inst_init6.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352494928 ""}  } { { "INSTRUCTION_MEMORY.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/INSTRUCTION_MEMORY.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707352494928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1hb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1hb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1hb1 " "Found entity 1: altsyncram_1hb1" {  } { { "db/altsyncram_1hb1.tdf" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/altsyncram_1hb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352494952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352494952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1hb1 INSTRUCTION_MEMORY:IM\|altsyncram:altsyncram_component\|altsyncram_1hb1:auto_generated " "Elaborating entity \"altsyncram_1hb1\" for hierarchy \"INSTRUCTION_MEMORY:IM\|altsyncram:altsyncram_component\|altsyncram_1hb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352494952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_FETCH_REG INSTRUCTION_FETCH_REG:IF_ID_REG " "Elaborating entity \"INSTRUCTION_FETCH_REG\" for hierarchy \"INSTRUCTION_FETCH_REG:IF_ID_REG\"" {  } { { "PIPELINE_MIPS_PROCESSOR.v" "IF_ID_REG" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352494980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_UNIT CONTROL_UNIT:CTRL_UNT " "Elaborating entity \"CONTROL_UNIT\" for hierarchy \"CONTROL_UNIT:CTRL_UNT\"" {  } { { "PIPELINE_MIPS_PROCESSOR.v" "CTRL_UNT" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352494988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_FILE REGISTER_FILE:REG_FILE " "Elaborating entity \"REGISTER_FILE\" for hierarchy \"REGISTER_FILE:REG_FILE\"" {  } { { "PIPELINE_MIPS_PROCESSOR.v" "REG_FILE" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352494992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_DECODE_REG INSTRUCTION_DECODE_REG:ID_EX " "Elaborating entity \"INSTRUCTION_DECODE_REG\" for hierarchy \"INSTRUCTION_DECODE_REG:ID_EX\"" {  } { { "PIPELINE_MIPS_PROCESSOR.v" "ID_EX" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352495088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOUR_TO_ONE_MUX_32BIT FOUR_TO_ONE_MUX_32BIT:MUX_1 " "Elaborating entity \"FOUR_TO_ONE_MUX_32BIT\" for hierarchy \"FOUR_TO_ONE_MUX_32BIT:MUX_1\"" {  } { { "PIPELINE_MIPS_PROCESSOR.v" "MUX_1" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352495096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TWO_TO_ONE_MUX_32BIT TWO_TO_ONE_MUX_32BIT:MUX_3 " "Elaborating entity \"TWO_TO_ONE_MUX_32BIT\" for hierarchy \"TWO_TO_ONE_MUX_32BIT:MUX_3\"" {  } { { "PIPELINE_MIPS_PROCESSOR.v" "MUX_3" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352495100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TWO_TO_ONE_MUX_5BIT TWO_TO_ONE_MUX_5BIT:MUX_4 " "Elaborating entity \"TWO_TO_ONE_MUX_5BIT\" for hierarchy \"TWO_TO_ONE_MUX_5BIT:MUX_4\"" {  } { { "PIPELINE_MIPS_PROCESSOR.v" "MUX_4" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352495104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_UNIT " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_UNIT\"" {  } { { "PIPELINE_MIPS_PROCESSOR.v" "ALU_UNIT" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352495108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_decision Branch_decision:Bd " "Elaborating entity \"Branch_decision\" for hierarchy \"Branch_decision:Bd\"" {  } { { "PIPELINE_MIPS_PROCESSOR.v" "Bd" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352495116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_EXCUTE_REG INSTRUCTION_EXCUTE_REG:IE_MEM_REG " "Elaborating entity \"INSTRUCTION_EXCUTE_REG\" for hierarchy \"INSTRUCTION_EXCUTE_REG:IE_MEM_REG\"" {  } { { "PIPELINE_MIPS_PROCESSOR.v" "IE_MEM_REG" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352495120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_MEMORY DATA_MEMORY:DATA_MEM " "Elaborating entity \"DATA_MEMORY\" for hierarchy \"DATA_MEMORY:DATA_MEM\"" {  } { { "PIPELINE_MIPS_PROCESSOR.v" "DATA_MEM" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352495128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DATA_MEMORY:DATA_MEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DATA_MEMORY:DATA_MEM\|altsyncram:altsyncram_component\"" {  } { { "DATA_MEMORY.v" "altsyncram_component" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/DATA_MEMORY.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352495144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATA_MEMORY:DATA_MEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DATA_MEMORY:DATA_MEM\|altsyncram:altsyncram_component\"" {  } { { "DATA_MEMORY.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/DATA_MEMORY.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352495152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DATA_MEMORY:DATA_MEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"DATA_MEMORY:DATA_MEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352495152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352495152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DATA_MEMORY.mif " "Parameter \"init_file\" = \"DATA_MEMORY.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352495152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352495152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352495152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352495152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352495152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352495152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352495152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352495152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352495152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352495152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352495152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352495152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352495152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707352495152 ""}  } { { "DATA_MEMORY.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/DATA_MEMORY.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707352495152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r4k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r4k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r4k1 " "Found entity 1: altsyncram_r4k1" {  } { { "db/altsyncram_r4k1.tdf" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/altsyncram_r4k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352495180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352495180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r4k1 DATA_MEMORY:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_r4k1:auto_generated " "Elaborating entity \"altsyncram_r4k1\" for hierarchy \"DATA_MEMORY:DATA_MEM\|altsyncram:altsyncram_component\|altsyncram_r4k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352495184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WRITEBACK_REG MEM_WRITEBACK_REG:M_W_REG " "Elaborating entity \"MEM_WRITEBACK_REG\" for hierarchy \"MEM_WRITEBACK_REG:M_W_REG\"" {  } { { "PIPELINE_MIPS_PROCESSOR.v" "M_W_REG" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352495196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HAZARD_CONTROL_UNIT HAZARD_CONTROL_UNIT:HZRD_CTRL_UNT " "Elaborating entity \"HAZARD_CONTROL_UNIT\" for hierarchy \"HAZARD_CONTROL_UNIT:HZRD_CTRL_UNT\"" {  } { { "PIPELINE_MIPS_PROCESSOR.v" "HZRD_CTRL_UNT" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/PIPELINE_MIPS_PROCESSOR.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352495200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_im14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_im14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_im14 " "Found entity 1: altsyncram_im14" {  } { { "db/altsyncram_im14.tdf" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/altsyncram_im14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352496571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352496571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n7c " "Found entity 1: mux_n7c" {  } { { "db/mux_n7c.tdf" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/mux_n7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352496692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352496692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352496744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352496744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_grh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_grh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_grh " "Found entity 1: cntr_grh" {  } { { "db/cntr_grh.tdf" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/cntr_grh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352496820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352496820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jrb " "Found entity 1: cmpr_jrb" {  } { { "db/cmpr_jrb.tdf" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/cmpr_jrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352496852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352496852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cki " "Found entity 1: cntr_cki" {  } { { "db/cntr_cki.tdf" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/cntr_cki.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352496900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352496900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7rh " "Found entity 1: cntr_7rh" {  } { { "db/cntr_7rh.tdf" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/cntr_7rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352496956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352496956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352496988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352496988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352497037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352497037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352497069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352497069 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352497434 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1707352497542 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.02.08.02:35:00 Progress: Loading sld61cfea6c/alt_sld_fab_wrapper_hw.tcl " "2024.02.08.02:35:00 Progress: Loading sld61cfea6c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352500176 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352502217 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352502285 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352505441 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352505521 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352505597 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352505686 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352505690 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352505690 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1707352506359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld61cfea6c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld61cfea6c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld61cfea6c/alt_sld_fab.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/ip/sld61cfea6c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352506515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352506515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352506575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352506575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352506575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352506575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352506616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352506616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352506685 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352506685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352506685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/db/ip/sld61cfea6c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707352506733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352506733 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1707352508604 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "PHT.v" "" { Text "C:/Users/ASUS/Desktop/comptition/procbeforeooo/PHT.v" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1707352508667 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1707352508667 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352509281 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_clock_source 24 " "Ignored 24 assignments for entity \"altera_avalon_clock_source\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707352511673 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clktrial1 19 " "Ignored 19 assignments for entity \"clktrial1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707352511673 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clktrial2 16 " "Ignored 16 assignments for entity \"clktrial2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707352511673 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ASUS/Desktop/comptition/procbeforeooo/Full_pipline.map.smsg " "Generated suppressed messages file C:/Users/ASUS/Desktop/comptition/procbeforeooo/Full_pipline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352511842 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 188 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 188 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1707352512687 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707352512743 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707352512743 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5625 " "Implemented 5625 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707352513015 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707352513015 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5475 " "Implemented 5475 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707352513015 ""} { "Info" "ICUT_CUT_TM_RAMS" "142 " "Implemented 142 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1707352513015 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1707352513015 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707352513015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4920 " "Peak virtual memory: 4920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707352513039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 08 03:35:13 2024 " "Processing ended: Thu Feb 08 03:35:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707352513039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707352513039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707352513039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707352513039 ""}
