# Create design library
transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work
# QuestaSim-64 vmap 2020.2 Lib Mapping Utility 2020.04 Apr 19 2020
# vmap work rtl_work 
# Modifying modelsim.ini


if {[file exists ieee_proposed]} {
	vdel -lib ieee_proposed -all
}
vlib ieee_proposed
vmap ieee_proposed ieee_proposed
# QuestaSim-64 vmap 2020.2 Lib Mapping Utility 2020.04 Apr 19 2020
# vmap ieee_proposed ieee_proposed 
# Modifying modelsim.ini


# Create and open project
project new . compile_project
# Loading project compile_project
project open compile_project
# Add source files to project
set SRC1 "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/funcion_tanh_vhdl"
# C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/funcion_tanh_vhdl
project addfile "$SRC1/math_utility.vhd"
project addfile "$SRC1/fixed_pkg.vhd"
project addfile "$SRC1/float_pkg.vhd"
project addfile "$SRC1/ROM_sincrona_d_tanh.vhd"


# Close project
project close
# reading modelsim.ini


# Compile all files
vcom -93 -work ieee_proposed {C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/funcion_tanh_vhdl/math_utility.vhd}
# QuestaSim-64 vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 19:02:06 on Apr 26,2022
# vcom -93 -work ieee_proposed C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/funcion_tanh_vhdl/math_utility.vhd 
# -- Loading package STANDARD
# -- Compiling package math_utility_pkg
# End time: 19:02:06 on Apr 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work ieee_proposed {C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/funcion_tanh_vhdl/fixed_pkg.vhd}
# QuestaSim-64 vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 19:02:06 on Apr 26,2022
# vcom -93 -work ieee_proposed C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/funcion_tanh_vhdl/fixed_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package math_utility_pkg
# -- Compiling package fixed_pkg
# -- Loading package MATH_REAL
# -- Compiling package body fixed_pkg
# -- Loading package fixed_pkg
# ** Warning: C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/funcion_tanh_vhdl/fixed_pkg.vhd(1478): (vcom-1246) Range 0 downto 1 is null.
# ** Warning: C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/funcion_tanh_vhdl/fixed_pkg.vhd(1479): (vcom-1246) Range 0 downto 1 is null.
# ** Warning: C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/funcion_tanh_vhdl/fixed_pkg.vhd(1480): (vcom-1246) Range 0 downto 1 is null.
# ** Warning: C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/funcion_tanh_vhdl/fixed_pkg.vhd(6891): (vcom-1246) Range 2 to 1 is null.
# End time: 19:02:07 on Apr 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
vcom -93 -work ieee_proposed {C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/funcion_tanh_vhdl/float_pkg.vhd}
# QuestaSim-64 vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 19:02:07 on Apr 26,2022
# vcom -93 -work ieee_proposed C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/funcion_tanh_vhdl/float_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package math_utility_pkg
# -- Loading package fixed_pkg
# -- Compiling package float_pkg
# -- Compiling package body float_pkg
# -- Loading package float_pkg
# ** Warning: C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/funcion_tanh_vhdl/float_pkg.vhd(1016): (vcom-1246) Range 0 downto 1 is null.
# ** Warning: C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/funcion_tanh_vhdl/float_pkg.vhd(1017): (vcom-1246) Range 0 downto 1 is null.
# ** Warning: C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/funcion_tanh_vhdl/float_pkg.vhd(6191): (vcom-1246) Range 2 to 1 is null.
# End time: 19:02:07 on Apr 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
vcom -93 -work work {C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/funcion_tanh_vhdl/ROM_sincrona_d_tanh.vhd}
# QuestaSim-64 vcom 2020.2 Compiler 2020.04 Apr 19 2020
# Start time: 19:02:07 on Apr 26,2022
# vcom -93 -work work C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/funcion_tanh_vhdl/ROM_sincrona_d_tanh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package math_utility_pkg
# -- Loading package NUMERIC_STD
# -- Loading package fixed_pkg
# -- Loading package float_pkg
# -- Loading package MATH_REAL
# -- Compiling entity d_tanh_mem_9k
# -- Compiling architecture sincrona of d_tanh_mem_9k
# End time: 19:02:07 on Apr 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# 
# <EOF>
