============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
  Generated on:           Oct 04 2021  02:49:37 pm
  Module:                 level_fsm
  Technology library:     NanGate_15nm_OCL revision 1.0
  Operating conditions:   worst_low (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

      Pin           Type      Fanout Load Slew Delay Arrival   
                                     (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------
(clock clk)        launch                                  0 R 
state_reg[2]/CLK                             0             0 R 
state_reg[2]/Q     DFFSNQ_X1       5  4.1    7   +16      16 F 
fopt24466/I                                       +0      16   
fopt24466/ZN       INV_X1          1  1.0    3    +4      20 R 
g24554/A1                                         +0      20   
g24554/ZN          NAND2_X1        2  1.6    6    +4      24 F 
g24529/A1                                         +0      24   
g24529/ZN          NOR2_X1         2  1.8    6    +5      29 R 
g24528/A1                                         +0      29   
g24528/Z           AND2_X2         5  7.0    7   +10      40 R 
g24002/A1                                         +0      40   
g24002/ZN          NAND2_X2        3  2.4    5    +4      44 F 
g81/A1                                            +0      44   
g81/ZN             OAI21_X1        1  0.6    4    +4      47 R 
led_o_reg[6]/D     DFFSNQ_X1                      +0      47   
led_o_reg[6]/CLK   setup                     0    +9      56 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)        capture                                20 R 
---------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :     -36ps (TIMING VIOLATION)
Start-point  : state_reg[2]/CLK
End-point    : led_o_reg[6]/D
