INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/Register_File/Register_File.srcs/sources_1/new/Comb_Circuit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comb_Circuit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/Register_File/Register_File.srcs/sources_1/new/D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/Register_File/Register_File.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/Register_File/Register_File.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/Register_File/Register_File.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/Register_File/Register_File.srcs/sources_1/new/Temp_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Temp_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/Register_File/Register_File.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
