 
****************************************
Report : qor
Design : top
Version: S-2021.06
Date   : Tue Apr 12 18:59:58 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              31.00
  Critical Path Length:          2.16
  Critical Path Slack:           7.66
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              16058
  Buf/Inv Cell Count:            1575
  Buf Cell Count:                 659
  Inv Cell Count:                 916
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:     15457
  Sequential Cell Count:          601
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    32432.550768
  Noncombinational Area:  2329.714806
  Buf/Inv Area:           1324.058443
  Total Buffer Area:           750.05
  Total Inverter Area:         574.01
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      120763.09
  Net YLength        :      135456.23
  -----------------------------------
  Cell Area:             34762.265574
  Design Area:           34762.265574
  Net Length        :       256219.31


  Design Rules
  -----------------------------------
  Total Number of Nets:         21080
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-145

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               17.86
  -----------------------------------------
  Overall Compile Time:               18.26
  Overall Compile Wall Clock Time:    18.43

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
