{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1503992664729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1503992664729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 02:44:24 2017 " "Processing started: Tue Aug 29 02:44:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1503992664729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1503992664729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off avr109 -c avr109 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off avr109 -c avr109 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1503992664729 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1503992664970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1503992664970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8-rtl " "Found design unit 1: mux_8-rtl" {  } { { "mux_8.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/mux_8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503992678679 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8 " "Found entity 1: mux_8" {  } { { "mux_8.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/mux_8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503992678679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1503992678679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conexion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conexion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conexion-rtl " "Found design unit 1: conexion-rtl" {  } { { "conexion.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/conexion.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503992678680 ""} { "Info" "ISGN_ENTITY_NAME" "1 conexion " "Found entity 1: conexion" {  } { { "conexion.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/conexion.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503992678680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1503992678680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont10-rtl " "Found design unit 1: cont10-rtl" {  } { { "cont10.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/cont10.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503992678681 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont10 " "Found entity 1: cont10" {  } { { "cont10.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/cont10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503992678681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1503992678681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro1bit-rtl " "Found design unit 1: registro1bit-rtl" {  } { { "registro1bit.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/registro1bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503992678681 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro1bit " "Found entity 1: registro1bit" {  } { { "registro1bit.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/registro1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503992678681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1503992678681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-rtl " "Found design unit 1: registro-rtl" {  } { { "registro.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/registro.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503992678682 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "registro.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/registro.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503992678682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1503992678682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avr109tx.v 1 1 " "Found 1 design units, including 1 entities, in source file avr109tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 avr109tx " "Found entity 1: avr109tx" {  } { { "avr109tx.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503992678683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1503992678683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avr109rx.v 1 1 " "Found 1 design units, including 1 entities, in source file avr109rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 avr109rx " "Found entity 1: avr109rx" {  } { { "avr109rx.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503992678683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1503992678683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avr109.v 1 1 " "Found 1 design units, including 1 entities, in source file avr109.v" { { "Info" "ISGN_ENTITY_NAME" "1 avr109 " "Found entity 1: avr109" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503992678685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1503992678685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conttime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conttime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conttime-rtl " "Found design unit 1: conttime-rtl" {  } { { "conttime.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/conttime.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503992678685 ""} { "Info" "ISGN_ENTITY_NAME" "1 conttime " "Found entity 1: conttime" {  } { { "conttime.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/conttime.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503992678685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1503992678685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contbit-rtl " "Found design unit 1: contbit-rtl" {  } { { "contbit.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/contbit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503992678686 ""} { "Info" "ISGN_ENTITY_NAME" "1 contbit " "Found entity 1: contbit" {  } { { "contbit.vhd" "" { Text "/home/camilo/Documentos/avance_2/avr109/contbit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503992678686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1503992678686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "conexion " "Elaborating entity \"conexion\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1503992678748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contbit contbit:Cont " "Elaborating entity \"contbit\" for hierarchy \"contbit:Cont\"" {  } { { "../conexion.vhd" "Cont" { Text "/home/camilo/Documentos/avance_2/avr109/conexion.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1503992678750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro contbit:Cont\|registro:Reg " "Elaborating entity \"registro\" for hierarchy \"contbit:Cont\|registro:Reg\"" {  } { { "contbit.vhd" "Reg" { Text "/home/camilo/Documentos/avance_2/avr109/contbit.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1503992678751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conttime contbit:Cont\|conttime:contador " "Elaborating entity \"conttime\" for hierarchy \"contbit:Cont\|conttime:contador\"" {  } { { "contbit.vhd" "contador" { Text "/home/camilo/Documentos/avance_2/avr109/contbit.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1503992678752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avr109 avr109:avr109_c " "Elaborating entity \"avr109\" for hierarchy \"avr109:avr109_c\"" {  } { { "../conexion.vhd" "avr109_c" { Text "/home/camilo/Documentos/avance_2/avr109/conexion.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1503992678753 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(105) " "Verilog HDL assignment warning at avr109.v(105): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(111) " "Verilog HDL assignment warning at avr109.v(111): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 avr109.v(113) " "Verilog HDL assignment warning at avr109.v(113): truncated value with size 32 to match size of target (3)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(115) " "Verilog HDL assignment warning at avr109.v(115): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(124) " "Verilog HDL assignment warning at avr109.v(124): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(125) " "Verilog HDL assignment warning at avr109.v(125): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(126) " "Verilog HDL assignment warning at avr109.v(126): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(129) " "Verilog HDL assignment warning at avr109.v(129): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(133) " "Verilog HDL assignment warning at avr109.v(133): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(135) " "Verilog HDL assignment warning at avr109.v(135): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(136) " "Verilog HDL assignment warning at avr109.v(136): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(137) " "Verilog HDL assignment warning at avr109.v(137): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(138) " "Verilog HDL assignment warning at avr109.v(138): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(139) " "Verilog HDL assignment warning at avr109.v(139): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(140) " "Verilog HDL assignment warning at avr109.v(140): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(141) " "Verilog HDL assignment warning at avr109.v(141): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(150) " "Verilog HDL assignment warning at avr109.v(150): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(158) " "Verilog HDL assignment warning at avr109.v(158): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(166) " "Verilog HDL assignment warning at avr109.v(166): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(174) " "Verilog HDL assignment warning at avr109.v(174): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(182) " "Verilog HDL assignment warning at avr109.v(182): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(189) " "Verilog HDL assignment warning at avr109.v(189): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(196) " "Verilog HDL assignment warning at avr109.v(196): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(204) " "Verilog HDL assignment warning at avr109.v(204): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(210) " "Verilog HDL assignment warning at avr109.v(210): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(217) " "Verilog HDL assignment warning at avr109.v(217): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(224) " "Verilog HDL assignment warning at avr109.v(224): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(230) " "Verilog HDL assignment warning at avr109.v(230): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(237) " "Verilog HDL assignment warning at avr109.v(237): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(239) " "Verilog HDL assignment warning at avr109.v(239): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(245) " "Verilog HDL assignment warning at avr109.v(245): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(251) " "Verilog HDL assignment warning at avr109.v(251): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(253) " "Verilog HDL assignment warning at avr109.v(253): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 avr109.v(258) " "Verilog HDL assignment warning at avr109.v(258): truncated value with size 32 to match size of target (8)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(259) " "Verilog HDL assignment warning at avr109.v(259): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avr109.v(264) " "Verilog HDL assignment warning at avr109.v(264): truncated value with size 32 to match size of target (16)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(265) " "Verilog HDL assignment warning at avr109.v(265): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678756 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(271) " "Verilog HDL assignment warning at avr109.v(271): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678757 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(273) " "Verilog HDL assignment warning at avr109.v(273): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678757 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(279) " "Verilog HDL assignment warning at avr109.v(279): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678757 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(285) " "Verilog HDL assignment warning at avr109.v(285): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678757 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(287) " "Verilog HDL assignment warning at avr109.v(287): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678757 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 avr109.v(294) " "Verilog HDL assignment warning at avr109.v(294): truncated value with size 32 to match size of target (8)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678757 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(295) " "Verilog HDL assignment warning at avr109.v(295): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678757 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avr109.v(299) " "Verilog HDL assignment warning at avr109.v(299): truncated value with size 32 to match size of target (16)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678757 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(300) " "Verilog HDL assignment warning at avr109.v(300): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678757 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(307) " "Verilog HDL assignment warning at avr109.v(307): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678757 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(312) " "Verilog HDL assignment warning at avr109.v(312): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678757 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avr109.v(99) " "Verilog HDL Case Statement warning at avr109.v(99): incomplete case statement has no default case item" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 99 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1503992678757 "|avr109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(322) " "Verilog HDL assignment warning at avr109.v(322): truncated value with size 32 to match size of target (5)" {  } { { "avr109.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678757 "|avr109"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avr109tx avr109:avr109_c\|avr109tx:avr109tx_inst " "Elaborating entity \"avr109tx\" for hierarchy \"avr109:avr109_c\|avr109tx:avr109tx_inst\"" {  } { { "avr109.v" "avr109tx_inst" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1503992678757 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 avr109tx.v(43) " "Verilog HDL assignment warning at avr109tx.v(43): truncated value with size 32 to match size of target (4)" {  } { { "avr109tx.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109tx.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678758 "|avr109|avr109tx:avr109tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avr109tx.v(46) " "Verilog HDL assignment warning at avr109tx.v(46): truncated value with size 32 to match size of target (6)" {  } { { "avr109tx.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109tx.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678758 "|avr109|avr109tx:avr109tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avr109rx avr109:avr109_c\|avr109rx:avr109rx_inst " "Elaborating entity \"avr109rx\" for hierarchy \"avr109:avr109_c\|avr109rx:avr109rx_inst\"" {  } { { "avr109.v" "avr109rx_inst" { Text "/home/camilo/Documentos/avance_2/avr109/avr109.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1503992678759 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 avr109rx.v(48) " "Verilog HDL assignment warning at avr109rx.v(48): truncated value with size 32 to match size of target (4)" {  } { { "avr109rx.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109rx.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678759 "|avr109|avr109rx:avr109rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avr109rx.v(52) " "Verilog HDL assignment warning at avr109rx.v(52): truncated value with size 32 to match size of target (6)" {  } { { "avr109rx.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109rx.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678759 "|avr109|avr109rx:avr109rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avr109rx.v(57) " "Verilog HDL assignment warning at avr109rx.v(57): truncated value with size 32 to match size of target (6)" {  } { { "avr109rx.v" "" { Text "/home/camilo/Documentos/avance_2/avr109/avr109rx.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503992678759 "|avr109|avr109rx:avr109rx_inst"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1329 " "Peak virtual memory: 1329 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1503992678883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 02:44:38 2017 " "Processing ended: Tue Aug 29 02:44:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1503992678883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1503992678883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1503992678883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1503992678883 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1503992776982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1503992776983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 02:46:16 2017 " "Processing started: Tue Aug 29 02:46:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1503992776983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1503992776983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp avr109 -c avr109 --netlist_type=sgate " "Command: quartus_npp avr109 -c avr109 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1503992776983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1503992777057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "796 " "Peak virtual memory: 796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1503992777092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 02:46:17 2017 " "Processing ended: Tue Aug 29 02:46:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1503992777092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1503992777092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1503992777092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1503992777092 ""}
