Analysis & Synthesis report for parte4
Mon Oct 14 16:26:00 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Logic Cells Representing Combinational Loops
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for altsyncram:Mux7_rtl_0|altsyncram_1g51:auto_generated
 16. Parameter Settings for Inferred Entity Instance: altsyncram:Mux7_rtl_0
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "flipflop:dff9"
 19. Port Connectivity Checks: "flipflop:dff8"
 20. Port Connectivity Checks: "flipflop:dff7"
 21. Port Connectivity Checks: "flipflop:dff6"
 22. Port Connectivity Checks: "flipflop:dff5"
 23. Port Connectivity Checks: "flipflop:dff4"
 24. Port Connectivity Checks: "flipflop:dff3"
 25. Port Connectivity Checks: "flipflop:dff2"
 26. Port Connectivity Checks: "flipflop:dff1|latch2:b2v_inst"
 27. Port Connectivity Checks: "flipflop:dff1"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Oct 14 16:26:00 2024       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; parte4                                      ;
; Top-level Entity Name           ; parte4                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 42                                          ;
; Total pins                      ; 17                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 3,072                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; parte4             ; parte4             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; parte4.vhd                       ; yes             ; User VHDL File               ; E:/aula08/parte2/parte4.vhd                                                  ;         ;
; flipflop.vhd                     ; yes             ; Auto-Found VHDL File         ; E:/aula08/parte2/flipflop.vhd                                                ;         ;
; latch2.vhd                       ; yes             ; Auto-Found VHDL File         ; E:/aula08/parte2/latch2.vhd                                                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_1g51.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/aula08/parte2/db/altsyncram_1g51.tdf                                      ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 39          ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 72          ;
;     -- 7 input functions                    ; 2           ;
;     -- 6 input functions                    ; 3           ;
;     -- 5 input functions                    ; 11          ;
;     -- 4 input functions                    ; 1           ;
;     -- <=3 input functions                  ; 55          ;
;                                             ;             ;
; Dedicated logic registers                   ; 42          ;
;                                             ;             ;
; I/O pins                                    ; 17          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 3072        ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 66          ;
; Total fan-out                               ; 473         ;
; Average fan-out                             ; 3.07        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                             ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                          ; Entity Name     ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------+-----------------+--------------+
; |parte4                                ; 72 (54)             ; 42 (42)                   ; 3072              ; 0          ; 17   ; 0            ; |parte4                                                      ; parte4          ; work         ;
;    |altsyncram:Mux7_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |parte4|altsyncram:Mux7_rtl_0                                ; altsyncram      ; work         ;
;       |altsyncram_1g51:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |parte4|altsyncram:Mux7_rtl_0|altsyncram_1g51:auto_generated ; altsyncram_1g51 ; work         ;
;    |flipflop:dff1|                     ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |parte4|flipflop:dff1                                        ; flipflop        ; work         ;
;       |latch2:b2v_inst1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |parte4|flipflop:dff1|latch2:b2v_inst1                       ; latch2          ; work         ;
;       |latch2:b2v_inst|                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |parte4|flipflop:dff1|latch2:b2v_inst                        ; latch2          ; work         ;
;    |flipflop:dff2|                     ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |parte4|flipflop:dff2                                        ; flipflop        ; work         ;
;       |latch2:b2v_inst1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |parte4|flipflop:dff2|latch2:b2v_inst1                       ; latch2          ; work         ;
;       |latch2:b2v_inst|                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |parte4|flipflop:dff2|latch2:b2v_inst                        ; latch2          ; work         ;
;    |flipflop:dff3|                     ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |parte4|flipflop:dff3                                        ; flipflop        ; work         ;
;       |latch2:b2v_inst1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |parte4|flipflop:dff3|latch2:b2v_inst1                       ; latch2          ; work         ;
;       |latch2:b2v_inst|                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |parte4|flipflop:dff3|latch2:b2v_inst                        ; latch2          ; work         ;
;    |flipflop:dff4|                     ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |parte4|flipflop:dff4                                        ; flipflop        ; work         ;
;       |latch2:b2v_inst1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |parte4|flipflop:dff4|latch2:b2v_inst1                       ; latch2          ; work         ;
;       |latch2:b2v_inst|                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |parte4|flipflop:dff4|latch2:b2v_inst                        ; latch2          ; work         ;
;    |flipflop:dff5|                     ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |parte4|flipflop:dff5                                        ; flipflop        ; work         ;
;       |latch2:b2v_inst1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |parte4|flipflop:dff5|latch2:b2v_inst1                       ; latch2          ; work         ;
;       |latch2:b2v_inst|                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |parte4|flipflop:dff5|latch2:b2v_inst                        ; latch2          ; work         ;
;    |flipflop:dff6|                     ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |parte4|flipflop:dff6                                        ; flipflop        ; work         ;
;       |latch2:b2v_inst1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |parte4|flipflop:dff6|latch2:b2v_inst1                       ; latch2          ; work         ;
;       |latch2:b2v_inst|                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |parte4|flipflop:dff6|latch2:b2v_inst                        ; latch2          ; work         ;
;    |flipflop:dff7|                     ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |parte4|flipflop:dff7                                        ; flipflop        ; work         ;
;       |latch2:b2v_inst1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |parte4|flipflop:dff7|latch2:b2v_inst1                       ; latch2          ; work         ;
;       |latch2:b2v_inst|                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |parte4|flipflop:dff7|latch2:b2v_inst                        ; latch2          ; work         ;
;    |flipflop:dff8|                     ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |parte4|flipflop:dff8                                        ; flipflop        ; work         ;
;       |latch2:b2v_inst1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |parte4|flipflop:dff8|latch2:b2v_inst1                       ; latch2          ; work         ;
;       |latch2:b2v_inst|                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |parte4|flipflop:dff8|latch2:b2v_inst                        ; latch2          ; work         ;
;    |flipflop:dff9|                     ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |parte4|flipflop:dff9                                        ; flipflop        ; work         ;
;       |latch2:b2v_inst1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |parte4|flipflop:dff9|latch2:b2v_inst1                       ; latch2          ; work         ;
;       |latch2:b2v_inst|                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |parte4|flipflop:dff9|latch2:b2v_inst                        ; latch2          ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                          ;
+-----------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------------+
; Name                                                            ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                    ;
+-----------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------------+
; altsyncram:Mux7_rtl_0|altsyncram_1g51:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 6            ; --           ; --           ; 3072 ; parte4.parte40.rtl.mif ;
+-----------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------------+


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; flipflop:dff1|latch2:b2v_inst1|QA~0                    ;    ;
; flipflop:dff2|latch2:b2v_inst1|QA~0                    ;    ;
; flipflop:dff3|latch2:b2v_inst1|QA~0                    ;    ;
; flipflop:dff4|latch2:b2v_inst1|QA~0                    ;    ;
; flipflop:dff5|latch2:b2v_inst1|QA~0                    ;    ;
; flipflop:dff6|latch2:b2v_inst1|QA~0                    ;    ;
; flipflop:dff7|latch2:b2v_inst1|QA~0                    ;    ;
; flipflop:dff8|latch2:b2v_inst1|QA~0                    ;    ;
; flipflop:dff9|latch2:b2v_inst1|QA~0                    ;    ;
; flipflop:dff1|latch2:b2v_inst|QA~0                     ;    ;
; flipflop:dff2|latch2:b2v_inst|QA~0                     ;    ;
; flipflop:dff3|latch2:b2v_inst|QA~0                     ;    ;
; flipflop:dff4|latch2:b2v_inst|QA~0                     ;    ;
; flipflop:dff5|latch2:b2v_inst|QA~0                     ;    ;
; flipflop:dff6|latch2:b2v_inst|QA~0                     ;    ;
; flipflop:dff7|latch2:b2v_inst|QA~0                     ;    ;
; flipflop:dff8|latch2:b2v_inst|QA~0                     ;    ;
; flipflop:dff9|latch2:b2v_inst|QA~0                     ;    ;
; Number of logic cells representing combinational loops ; 18 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; morse_seq[9,11..14]                   ; Stuck at GND due to stuck port data_in ;
; next1                                 ; Stuck at VCC due to stuck port data_in ;
; morse_seq[4]                          ; Merged with morse_seq[2]               ;
; morse_seq[10]                         ; Merged with morse_seq[7]               ;
; current_bit[4]                        ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 9 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 42    ;
; Number of registers using Synchronous Clear  ; 26    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 40    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 9     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Q_entrada_internal[0]                  ; 1       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+----------------------------------------------+
; Registers Packed Into Inferred Megafunctions ;
+-----------------------+--------------+-------+
; Register Name         ; Megafunction ; Type  ;
+-----------------------+--------------+-------+
; morse_seq[0..2,5,6,8] ; Mux7_rtl_0   ; ROM   ;
+-----------------------+--------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |parte4|counter[25]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |parte4|current_bit[3]     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for altsyncram:Mux7_rtl_0|altsyncram_1g51:auto_generated ;
+---------------------------------+--------------------+------+---------------+
; Assignment                      ; Value              ; From ; To            ;
+---------------------------------+--------------------+------+---------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -             ;
+---------------------------------+--------------------+------+---------------+


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:Mux7_rtl_0       ;
+------------------------------------+------------------------+----------------+
; Parameter Name                     ; Value                  ; Type           ;
+------------------------------------+------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped        ;
; OPERATION_MODE                     ; ROM                    ; Untyped        ;
; WIDTH_A                            ; 6                      ; Untyped        ;
; WIDTHAD_A                          ; 9                      ; Untyped        ;
; NUMWORDS_A                         ; 512                    ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped        ;
; WIDTH_B                            ; 1                      ; Untyped        ;
; WIDTHAD_B                          ; 1                      ; Untyped        ;
; NUMWORDS_B                         ; 1                      ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped        ;
; BYTE_SIZE                          ; 8                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped        ;
; INIT_FILE                          ; parte4.parte40.rtl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_1g51        ; Untyped        ;
+------------------------------------+------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                  ;
+-------------------------------------------+-----------------------+
; Name                                      ; Value                 ;
+-------------------------------------------+-----------------------+
; Number of entity instances                ; 1                     ;
; Entity Instance                           ; altsyncram:Mux7_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                   ;
;     -- WIDTH_A                            ; 6                     ;
;     -- NUMWORDS_A                         ; 512                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED          ;
;     -- WIDTH_B                            ; 1                     ;
;     -- NUMWORDS_B                         ; 1                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ;
+-------------------------------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flipflop:dff9"                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flipflop:dff8"                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flipflop:dff7"                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flipflop:dff6"                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flipflop:dff5"                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flipflop:dff4"                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flipflop:dff3"                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flipflop:dff2"                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flipflop:dff1|latch2:b2v_inst"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flipflop:dff1"                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 42                          ;
;     CLR               ; 5                           ;
;     CLR SCLR          ; 26                          ;
;     ENA CLR           ; 9                           ;
;     plain             ; 2                           ;
; arriav_lcell_comb     ; 81                          ;
;     arith             ; 26                          ;
;         1 data inputs ; 26                          ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 53                          ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 28                          ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 11                          ;
;         6 data inputs ; 3                           ;
; boundary_port         ; 17                          ;
; stratixv_ram_block    ; 6                           ;
;                       ;                             ;
; Max LUT depth         ; 3.50                        ;
; Average LUT depth     ; 2.15                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Mon Oct 14 16:25:52 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off parte4 -c parte4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file parte4.vhd
    Info (12022): Found design unit 1: parte4-Behavioral File: E:/aula08/parte2/parte4.vhd Line: 16
    Info (12023): Found entity 1: parte4 File: E:/aula08/parte2/parte4.vhd Line: 4
Info (12127): Elaborating entity "parte4" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at parte4.vhd(19): object "Not_Q_internal" assigned a value but never read File: E:/aula08/parte2/parte4.vhd Line: 19
Warning (10036): Verilog HDL or VHDL warning at parte4.vhd(21): object "Not_Q_entrada_internal" assigned a value but never read File: E:/aula08/parte2/parte4.vhd Line: 21
Warning (10492): VHDL Process Statement warning at parte4.vhd(54): signal "clock" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/aula08/parte2/parte4.vhd Line: 54
Warning (10492): VHDL Process Statement warning at parte4.vhd(54): signal "next1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/aula08/parte2/parte4.vhd Line: 54
Warning (12125): Using design file flipflop.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: flipflop-bdf_type File: E:/aula08/parte2/flipflop.vhd Line: 35
    Info (12023): Found entity 1: flipflop File: E:/aula08/parte2/flipflop.vhd Line: 25
Warning (12300): Found the following files while searching for definition of entity "flipflop", but did not use these files because already using a different file containing the entity definition
    Warning (12126): File: flipflop.bdf
Info (12128): Elaborating entity "flipflop" for hierarchy "flipflop:dff1" File: E:/aula08/parte2/parte4.vhd Line: 126
Warning (12125): Using design file latch2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: latch2-bdf_type File: E:/aula08/parte2/latch2.vhd Line: 35
    Info (12023): Found entity 1: latch2 File: E:/aula08/parte2/latch2.vhd Line: 25
Warning (12300): Found the following files while searching for definition of entity "latch2", but did not use these files because already using a different file containing the entity definition
    Warning (12126): File: latch2.bdf
Info (12128): Elaborating entity "latch2" for hierarchy "flipflop:dff1|latch2:b2v_inst" File: E:/aula08/parte2/flipflop.vhd Line: 53
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "Mux7_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to parte4.parte40.rtl.mif
Info (12130): Elaborated megafunction instantiation "altsyncram:Mux7_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:Mux7_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "parte4.parte40.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1g51.tdf
    Info (12023): Found entity 1: altsyncram_1g51 File: E:/aula08/parte2/db/altsyncram_1g51.tdf Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clear" File: E:/aula08/parte2/parte4.vhd Line: 7
Info (21057): Implemented 96 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 73 logic cells
    Info (21064): Implemented 6 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4880 megabytes
    Info: Processing ended: Mon Oct 14 16:26:00 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:17


