#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Mon Jun  2 08:56:25 2014
# Process ID: 3832
# Log file: /home/vladimir/Z/zedboard/final_dma/vivado.log
# Journal file: /home/vladimir/Z/zedboard/final_dma/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/vladimir/Z/zedboard/final_dma/testDMA.xpr
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml}
ipx::merge_project_changes ports [ipx::current_core]
ipx::remove_port {PL_LEN_REF} [ipx::current_core]
ipx::remove_port {PL_START_CAPTURES} [ipx::current_core]
ipx::remove_port {PS_START_CAPTURES} [ipx::current_core]
ipx::remove_port {PS_DDR_ADDR_BUF} [ipx::current_core]
ipx::remove_port {PL_DDR_ADDR_BUF} [ipx::current_core]
ipx::update_ip_instances
create_peripheral {xilinx.com} {user} {myip} {6.0} -dir {/home/vladimir/Z/zedboard/final_dma/IPCore}
add_peripheral_interface {S00_AXI} -interface_mode {slave} -axi_type {lite} [ipx::find_open_core xilinx.com:user:myip:6.0]
ipx::get_bus_parameter  {DATA_WIDTH} [ipx::get_bus_interface S00_AXI [ipx::find_open_core xilinx.com:user:myip:6.0]]
set_property VALUE {32} [ipx::get_bus_parameter DATA_WIDTH [ipx::get_bus_interface S00_AXI [ipx::find_open_core xilinx.com:user:myip:6.0]]]
ipx::get_bus_parameter  {NUM_REG} [ipx::get_bus_interface S00_AXI [ipx::find_open_core xilinx.com:user:myip:6.0]]
set_property VALUE {32} [ipx::get_bus_parameter NUM_REG [ipx::get_bus_interface S00_AXI [ipx::find_open_core xilinx.com:user:myip:6.0]]]
add_peripheral_interface {S01_AXI} -interface_mode {slave} -axi_type {lite} [ipx::find_open_core xilinx.com:user:myip:6.0]
ipx::get_bus_parameter  {DATA_WIDTH} [ipx::get_bus_interface S01_AXI [ipx::find_open_core xilinx.com:user:myip:6.0]]
set_property VALUE {32} [ipx::get_bus_parameter DATA_WIDTH [ipx::get_bus_interface S01_AXI [ipx::find_open_core xilinx.com:user:myip:6.0]]]
ipx::get_bus_parameter  {NUM_REG} [ipx::get_bus_interface S01_AXI [ipx::find_open_core xilinx.com:user:myip:6.0]]
set_property VALUE {512} [ipx::get_bus_parameter NUM_REG [ipx::get_bus_interface S01_AXI [ipx::find_open_core xilinx.com:user:myip:6.0]]]
add_peripheral_interface {M00_AXI} -interface_mode {master} -axi_type {lite} [ipx::find_open_core xilinx.com:user:myip:6.0]
ipx::get_bus_parameter  {DATA_WIDTH} [ipx::get_bus_interface M00_AXI [ipx::find_open_core xilinx.com:user:myip:6.0]]
set_property VALUE {32} [ipx::get_bus_parameter DATA_WIDTH [ipx::get_bus_interface M00_AXI [ipx::find_open_core xilinx.com:user:myip:6.0]]]
generate_peripheral [ipx::find_open_core xilinx.com:user:myip:6.0]
write_peripheral [ipx::find_open_core xilinx.com:user:myip:6.0]
set_property ip_repo_paths  {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0 /home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0 /home/vladimir/Z/zedboard/final_dma/IPCore} [current_fileset]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name {edit_myip_v6_0} -directory {/home/vladimir/Z/zedboard/final_dma} {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0/component.xml}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::edit_ip_in_project -upgrade true -name {edit_ip1} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property name {init_dma} [ipx::find_open_core xilinx.com:user:myip:6.0]
current_project edit_myip_v6_0
current_project edit_ip1
current_project edit_myip_v6_0
current_project edit_ip1
current_project edit_myip_v6_0
current_project edit_ip1
current_project edit_myip_v6_0
ipx::current_core {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0/component.xml}
ipx::merge_project_changes ports [ipx::current_core]
ipx::remove_port {PL_DDR_ADDR_BUF} [ipx::current_core]
ipx::remove_port {PS_DDR_ADDR_BUF} [ipx::current_core]
ipx::remove_port {PL_LEN_REF} [ipx::current_core]
ipx::remove_port {PL_START_CAPTURES} [ipx::current_core]
ipx::remove_port {PS_START_CAPTURES} [ipx::current_core]
ipx::update_ip_instances
startgroup
current_project testDMA
create_bd_cell -type ip -vlnv xilinx.com:user:myip:6.0 myip_0
endgroup
set_property location {2 836 1664} [get_bd_cells myip_0]
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0/component.xml}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
