Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Apr 17 05:54:22 2024
| Host         : binh-GF63 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -max_paths 100 -file reports/impl_timing.rpt
| Design       : pulpemu_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            oled_dc_o_q_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.521ns  (logic 0.580ns (12.829%)  route 3.941ns (87.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 51.521 - 50.000 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 43.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.841    43.135    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y109        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    43.591 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.072    44.663    ps7_wrapper_i/fetch_enable[1]
    SLICE_X44Y109        LUT1 (Prop_lut1_I0_O)        0.124    44.787 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.869    47.656    ps7_wrapper_i_n_83
    SLICE_X27Y61         FDCE                                         f  oled_dc_o_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.521    51.521    s_clk_pulpino
    SLICE_X27Y61         FDCE                                         r  oled_dc_o_q_reg/C
                         clock pessimism              0.000    51.521    
                         clock uncertainty           -1.470    50.051    
    SLICE_X27Y61         FDCE (Recov_fdce_C_CLR)     -0.405    49.646    oled_dc_o_q_reg
  -------------------------------------------------------------------
                         required time                         49.646    
                         arrival time                         -47.656    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.265ns  (logic 0.580ns (13.598%)  route 3.685ns (86.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 51.653 - 50.000 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 43.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.841    43.135    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y109        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    43.591 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.289    44.880    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rst_n_IBUF
    SLICE_X45Y109        LUT1 (Prop_lut1_I0_O)        0.124    45.004 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1/O
                         net (fo=5, routed)           2.396    47.400    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1_n_0
    SLICE_X45Y109        FDCE                                         f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.653    51.653    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X45Y109        FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg/C
                         clock pessimism              0.000    51.653    
                         clock uncertainty           -1.470    50.183    
    SLICE_X45Y109        FDCE (Recov_fdce_C_CLR)     -0.405    49.778    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg
  -------------------------------------------------------------------
                         required time                         49.778    
                         arrival time                         -47.400    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff1_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.265ns  (logic 0.580ns (13.598%)  route 3.685ns (86.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 51.653 - 50.000 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 43.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.841    43.135    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y109        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    43.591 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.289    44.880    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rst_n_IBUF
    SLICE_X45Y109        LUT1 (Prop_lut1_I0_O)        0.124    45.004 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1/O
                         net (fo=5, routed)           2.396    47.400    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1_n_0
    SLICE_X45Y109        FDCE                                         f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.653    51.653    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X45Y109        FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff1_reg/C
                         clock pessimism              0.000    51.653    
                         clock uncertainty           -1.470    50.183    
    SLICE_X45Y109        FDCE (Recov_fdce_C_CLR)     -0.405    49.778    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff1_reg
  -------------------------------------------------------------------
                         required time                         49.778    
                         arrival time                         -47.400    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff2_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.265ns  (logic 0.580ns (13.598%)  route 3.685ns (86.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 51.653 - 50.000 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 43.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.841    43.135    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y109        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    43.591 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.289    44.880    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rst_n_IBUF
    SLICE_X45Y109        LUT1 (Prop_lut1_I0_O)        0.124    45.004 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1/O
                         net (fo=5, routed)           2.396    47.400    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1_n_0
    SLICE_X45Y109        FDCE                                         f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.653    51.653    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X45Y109        FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff2_reg/C
                         clock pessimism              0.000    51.653    
                         clock uncertainty           -1.470    50.183    
    SLICE_X45Y109        FDCE (Recov_fdce_C_CLR)     -0.405    49.778    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff2_reg
  -------------------------------------------------------------------
                         required time                         49.778    
                         arrival time                         -47.400    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.265ns  (logic 0.580ns (13.598%)  route 3.685ns (86.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 51.653 - 50.000 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 43.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.841    43.135    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y109        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    43.591 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.289    44.880    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rst_n_IBUF
    SLICE_X45Y109        LUT1 (Prop_lut1_I0_O)        0.124    45.004 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1/O
                         net (fo=5, routed)           2.396    47.400    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1_n_0
    SLICE_X45Y109        FDCE                                         f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.653    51.653    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X45Y109        FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_reg/C
                         clock pessimism              0.000    51.653    
                         clock uncertainty           -1.470    50.183    
    SLICE_X45Y109        FDCE (Recov_fdce_C_CLR)     -0.405    49.778    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_reg
  -------------------------------------------------------------------
                         required time                         49.778    
                         arrival time                         -47.400    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.265ns  (logic 0.580ns (13.598%)  route 3.685ns (86.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 51.653 - 50.000 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 43.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.841    43.135    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y109        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    43.591 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.289    44.880    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rst_n_IBUF
    SLICE_X45Y109        LUT1 (Prop_lut1_I0_O)        0.124    45.004 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1/O
                         net (fo=5, routed)           2.396    47.400    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1_n_0
    SLICE_X45Y109        FDCE                                         f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.653    51.653    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X45Y109        FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                         clock pessimism              0.000    51.653    
                         clock uncertainty           -1.470    50.183    
    SLICE_X45Y109        FDCE (Recov_fdce_C_CLR)     -0.405    49.778    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg
  -------------------------------------------------------------------
                         required time                         49.778    
                         arrival time                         -47.400    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 fetch_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/fetch_enable_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.645ns  (logic 0.456ns (9.816%)  route 4.189ns (90.184%))
  Logic Levels:           0  
  Clock Path Skew:        -1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 51.713 - 50.000 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 43.136 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.842    43.136    ref_clk_i
    SLICE_X48Y104        FDCE                                         r  fetch_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDCE (Prop_fdce_C_Q)         0.456    43.592 r  fetch_en_r_reg/Q
                         net (fo=1, routed)           4.189    47.781    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/fetch_enable_i
    SLICE_X55Y103        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/fetch_enable_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.713    51.713    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/clk_IBUF_BUFG
    SLICE_X55Y103        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/fetch_enable_ff1_reg/C
                         clock pessimism              0.000    51.713    
                         clock uncertainty           -1.470    50.243    
    SLICE_X55Y103        FDCE (Setup_fdce_C_D)       -0.047    50.196    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/fetch_enable_ff1_reg
  -------------------------------------------------------------------
                         required time                         50.196    
                         arrival time                         -47.781    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_tdo_o_q_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.134ns  (logic 0.580ns (14.028%)  route 3.554ns (85.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 51.474 - 50.000 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 43.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.841    43.135    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y109        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    43.591 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.072    44.663    ps7_wrapper_i/fetch_enable[1]
    SLICE_X44Y109        LUT1 (Prop_lut1_I0_O)        0.124    44.787 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.483    47.269    ps7_wrapper_i_n_83
    SLICE_X32Y82         FDCE                                         f  ext_tdo_o_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.474    51.474    s_clk_pulpino
    SLICE_X32Y82         FDCE                                         r  ext_tdo_o_q_reg/C
                         clock pessimism              0.000    51.474    
                         clock uncertainty           -1.470    50.004    
    SLICE_X32Y82         FDCE (Recov_fdce_C_CLR)     -0.319    49.685    ext_tdo_o_q_reg
  -------------------------------------------------------------------
                         required time                         49.685    
                         arrival time                         -47.269    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            oled_res_o_q_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.171ns  (logic 0.580ns (13.904%)  route 3.591ns (86.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 51.522 - 50.000 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 43.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.841    43.135    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y109        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    43.591 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.072    44.663    ps7_wrapper_i/fetch_enable[1]
    SLICE_X44Y109        LUT1 (Prop_lut1_I0_O)        0.124    44.787 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.520    47.306    ps7_wrapper_i_n_83
    SLICE_X26Y89         FDCE                                         f  oled_res_o_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.522    51.522    s_clk_pulpino
    SLICE_X26Y89         FDCE                                         r  oled_res_o_q_reg/C
                         clock pessimism              0.000    51.522    
                         clock uncertainty           -1.470    50.052    
    SLICE_X26Y89         FDCE (Recov_fdce_C_CLR)     -0.319    49.733    oled_res_o_q_reg
  -------------------------------------------------------------------
                         required time                         49.733    
                         arrival time                         -47.306    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.526ns  (logic 0.456ns (10.075%)  route 4.070ns (89.925%))
  Logic Levels:           0  
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 51.656 - 50.000 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 43.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844    43.138    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y103        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.456    43.594 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=2, routed)           4.070    47.664    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[23]
    SLICE_X40Y103        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.656    51.656    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X40Y103        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[23]/C
                         clock pessimism              0.000    51.656    
                         clock uncertainty           -1.470    50.186    
    SLICE_X40Y103        FDCE (Setup_fdce_C_D)       -0.093    50.093    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[23]
  -------------------------------------------------------------------
                         required time                         50.093    
                         arrival time                         -47.664    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LD_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.024ns  (logic 0.580ns (14.415%)  route 3.444ns (85.585%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 51.481 - 50.000 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 43.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.841    43.135    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y109        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    43.591 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.072    44.663    ps7_wrapper_i/fetch_enable[1]
    SLICE_X44Y109        LUT1 (Prop_lut1_I0_O)        0.124    44.787 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.372    47.159    ps7_wrapper_i_n_83
    SLICE_X33Y91         FDCE                                         f  LD_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.481    51.481    s_clk_pulpino
    SLICE_X33Y91         FDCE                                         r  LD_q_reg[1]/C
                         clock pessimism              0.000    51.481    
                         clock uncertainty           -1.470    50.011    
    SLICE_X33Y91         FDCE (Recov_fdce_C_CLR)     -0.405    49.606    LD_q_reg[1]
  -------------------------------------------------------------------
                         required time                         49.606    
                         arrival time                         -47.159    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LD_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.024ns  (logic 0.580ns (14.415%)  route 3.444ns (85.585%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 51.481 - 50.000 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 43.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.841    43.135    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y109        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    43.591 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.072    44.663    ps7_wrapper_i/fetch_enable[1]
    SLICE_X44Y109        LUT1 (Prop_lut1_I0_O)        0.124    44.787 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.372    47.159    ps7_wrapper_i_n_83
    SLICE_X33Y91         FDCE                                         f  LD_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.481    51.481    s_clk_pulpino
    SLICE_X33Y91         FDCE                                         r  LD_q_reg[2]/C
                         clock pessimism              0.000    51.481    
                         clock uncertainty           -1.470    50.011    
    SLICE_X33Y91         FDCE (Recov_fdce_C_CLR)     -0.405    49.606    LD_q_reg[2]
  -------------------------------------------------------------------
                         required time                         49.606    
                         arrival time                         -47.159    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LD_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.024ns  (logic 0.580ns (14.415%)  route 3.444ns (85.585%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 51.481 - 50.000 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 43.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.841    43.135    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y109        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    43.591 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.072    44.663    ps7_wrapper_i/fetch_enable[1]
    SLICE_X44Y109        LUT1 (Prop_lut1_I0_O)        0.124    44.787 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.372    47.159    ps7_wrapper_i_n_83
    SLICE_X33Y91         FDCE                                         f  LD_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.481    51.481    s_clk_pulpino
    SLICE_X33Y91         FDCE                                         r  LD_q_reg[3]/C
                         clock pessimism              0.000    51.481    
                         clock uncertainty           -1.470    50.011    
    SLICE_X33Y91         FDCE (Recov_fdce_C_CLR)     -0.405    49.606    LD_q_reg[3]
  -------------------------------------------------------------------
                         required time                         49.606    
                         arrival time                         -47.159    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LD_q_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.024ns  (logic 0.580ns (14.415%)  route 3.444ns (85.585%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 51.481 - 50.000 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 43.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.841    43.135    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y109        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    43.591 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.072    44.663    ps7_wrapper_i/fetch_enable[1]
    SLICE_X44Y109        LUT1 (Prop_lut1_I0_O)        0.124    44.787 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.372    47.159    ps7_wrapper_i_n_83
    SLICE_X33Y91         FDCE                                         f  LD_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.481    51.481    s_clk_pulpino
    SLICE_X33Y91         FDCE                                         r  LD_q_reg[6]/C
                         clock pessimism              0.000    51.481    
                         clock uncertainty           -1.470    50.011    
    SLICE_X33Y91         FDCE (Recov_fdce_C_CLR)     -0.405    49.606    LD_q_reg[6]
  -------------------------------------------------------------------
                         required time                         49.606    
                         arrival time                         -47.159    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LD_q_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.024ns  (logic 0.580ns (14.415%)  route 3.444ns (85.585%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 51.481 - 50.000 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 43.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.841    43.135    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y109        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    43.591 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.072    44.663    ps7_wrapper_i/fetch_enable[1]
    SLICE_X44Y109        LUT1 (Prop_lut1_I0_O)        0.124    44.787 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.372    47.159    ps7_wrapper_i_n_83
    SLICE_X33Y91         FDCE                                         f  LD_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.481    51.481    s_clk_pulpino
    SLICE_X33Y91         FDCE                                         r  LD_q_reg[7]/C
                         clock pessimism              0.000    51.481    
                         clock uncertainty           -1.470    50.011    
    SLICE_X33Y91         FDCE (Recov_fdce_C_CLR)     -0.405    49.606    LD_q_reg[7]
  -------------------------------------------------------------------
                         required time                         49.606    
                         arrival time                         -47.159    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.542ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LD_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        3.929ns  (logic 0.580ns (14.763%)  route 3.349ns (85.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 51.481 - 50.000 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 43.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.841    43.135    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y109        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    43.591 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.072    44.663    ps7_wrapper_i/fetch_enable[1]
    SLICE_X44Y109        LUT1 (Prop_lut1_I0_O)        0.124    44.787 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.277    47.064    ps7_wrapper_i_n_83
    SLICE_X35Y89         FDCE                                         f  LD_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.481    51.481    s_clk_pulpino
    SLICE_X35Y89         FDCE                                         r  LD_q_reg[0]/C
                         clock pessimism              0.000    51.481    
                         clock uncertainty           -1.470    50.011    
    SLICE_X35Y89         FDCE (Recov_fdce_C_CLR)     -0.405    49.606    LD_q_reg[0]
  -------------------------------------------------------------------
                         required time                         49.606    
                         arrival time                         -47.064    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.542ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LD_q_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        3.929ns  (logic 0.580ns (14.763%)  route 3.349ns (85.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 51.481 - 50.000 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 43.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.841    43.135    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y109        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    43.591 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.072    44.663    ps7_wrapper_i/fetch_enable[1]
    SLICE_X44Y109        LUT1 (Prop_lut1_I0_O)        0.124    44.787 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.277    47.064    ps7_wrapper_i_n_83
    SLICE_X35Y89         FDCE                                         f  LD_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.481    51.481    s_clk_pulpino
    SLICE_X35Y89         FDCE                                         r  LD_q_reg[5]/C
                         clock pessimism              0.000    51.481    
                         clock uncertainty           -1.470    50.011    
    SLICE_X35Y89         FDCE (Recov_fdce_C_CLR)     -0.405    49.606    LD_q_reg[5]
  -------------------------------------------------------------------
                         required time                         49.606    
                         arrival time                         -47.064    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.458ns  (logic 0.456ns (10.230%)  route 4.002ns (89.770%))
  Logic Levels:           0  
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 51.655 - 50.000 ) 
    Source Clock Delay      (SCD):    3.137ns = ( 43.137 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.843    43.137    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y106        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.456    43.593 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=2, routed)           4.002    47.595    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[26]
    SLICE_X44Y106        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.655    51.655    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X44Y106        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[26]/C
                         clock pessimism              0.000    51.655    
                         clock uncertainty           -1.470    50.185    
    SLICE_X44Y106        FDCE (Setup_fdce_C_D)       -0.047    50.138    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[26]
  -------------------------------------------------------------------
                         required time                         50.138    
                         arrival time                         -47.595    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.554ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.479ns  (logic 0.456ns (10.181%)  route 4.023ns (89.819%))
  Logic Levels:           0  
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 51.657 - 50.000 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 43.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844    43.138    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y103        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.456    43.594 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=2, routed)           4.023    47.617    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[22]
    SLICE_X36Y102        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.657    51.657    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X36Y102        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[22]/C
                         clock pessimism              0.000    51.657    
                         clock uncertainty           -1.470    50.187    
    SLICE_X36Y102        FDCE (Setup_fdce_C_D)       -0.016    50.171    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[22]
  -------------------------------------------------------------------
                         required time                         50.171    
                         arrival time                         -47.617    
  -------------------------------------------------------------------
                         slack                                  2.554    

Slack (MET) :             2.617ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LD_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        3.852ns  (logic 0.580ns (15.055%)  route 3.272ns (84.945%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 51.480 - 50.000 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 43.135 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.841    43.135    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y109        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    43.591 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.072    44.663    ps7_wrapper_i/fetch_enable[1]
    SLICE_X44Y109        LUT1 (Prop_lut1_I0_O)        0.124    44.787 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.201    46.987    ps7_wrapper_i_n_83
    SLICE_X40Y90         FDCE                                         f  LD_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.480    51.480    s_clk_pulpino
    SLICE_X40Y90         FDCE                                         r  LD_q_reg[4]/C
                         clock pessimism              0.000    51.480    
                         clock uncertainty           -1.470    50.010    
    SLICE_X40Y90         FDCE (Recov_fdce_C_CLR)     -0.405    49.605    LD_q_reg[4]
  -------------------------------------------------------------------
                         required time                         49.605    
                         arrival time                         -46.987    
  -------------------------------------------------------------------
                         slack                                  2.617    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.361ns  (logic 0.456ns (10.456%)  route 3.905ns (89.544%))
  Logic Levels:           0  
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 51.654 - 50.000 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 43.136 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.842    43.136    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y108        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y108        FDRE (Prop_fdre_C_Q)         0.456    43.592 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           3.905    47.497    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[31]
    SLICE_X46Y107        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.654    51.654    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X46Y107        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[31]/C
                         clock pessimism              0.000    51.654    
                         clock uncertainty           -1.470    50.184    
    SLICE_X46Y107        FDCE (Setup_fdce_C_D)       -0.028    50.156    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[31]
  -------------------------------------------------------------------
                         required time                         50.156    
                         arrival time                         -47.497    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.322ns  (logic 0.456ns (10.550%)  route 3.866ns (89.450%))
  Logic Levels:           0  
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 51.656 - 50.000 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 43.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844    43.138    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y106        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.456    43.594 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           3.866    47.460    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[30]
    SLICE_X43Y104        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.656    51.656    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X43Y104        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[30]/C
                         clock pessimism              0.000    51.656    
                         clock uncertainty           -1.470    50.186    
    SLICE_X43Y104        FDCE (Setup_fdce_C_D)       -0.061    50.125    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[30]
  -------------------------------------------------------------------
                         required time                         50.125    
                         arrival time                         -47.460    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.173ns  (logic 0.456ns (10.929%)  route 3.717ns (89.071%))
  Logic Levels:           0  
  Clock Path Skew:        -1.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 51.525 - 50.000 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 43.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844    43.138    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y105        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456    43.594 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           3.717    47.311    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[29]
    SLICE_X27Y98         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.525    51.525    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X27Y98         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[29]/C
                         clock pessimism              0.000    51.525    
                         clock uncertainty           -1.470    50.055    
    SLICE_X27Y98         FDCE (Setup_fdce_C_D)       -0.067    49.988    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[29]
  -------------------------------------------------------------------
                         required time                         49.988    
                         arrival time                         -47.311    
  -------------------------------------------------------------------
                         slack                                  2.677    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.312ns  (logic 0.518ns (12.012%)  route 3.794ns (87.988%))
  Logic Levels:           0  
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 51.702 - 50.000 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 43.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844    43.138    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y103        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.518    43.656 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=2, routed)           3.794    47.450    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[21]
    SLICE_X29Y103        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.702    51.702    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X29Y103        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[21]/C
                         clock pessimism              0.000    51.702    
                         clock uncertainty           -1.470    50.232    
    SLICE_X29Y103        FDCE (Setup_fdce_C_D)       -0.067    50.165    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[21]
  -------------------------------------------------------------------
                         required time                         50.165    
                         arrival time                         -47.450    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.208ns  (logic 0.456ns (10.836%)  route 3.752ns (89.164%))
  Logic Levels:           0  
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 51.657 - 50.000 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 43.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844    43.138    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y106        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.456    43.594 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           3.752    47.346    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[27]
    SLICE_X36Y102        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.657    51.657    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X36Y102        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[27]/C
                         clock pessimism              0.000    51.657    
                         clock uncertainty           -1.470    50.187    
    SLICE_X36Y102        FDCE (Setup_fdce_C_D)       -0.030    50.157    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[27]
  -------------------------------------------------------------------
                         required time                         50.157    
                         arrival time                         -47.346    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             2.839ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        3.941ns  (logic 0.419ns (10.632%)  route 3.522ns (89.368%))
  Logic Levels:           0  
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 51.656 - 50.000 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 43.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844    43.138    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y105        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.419    43.557 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           3.522    47.079    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[28]
    SLICE_X40Y103        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.656    51.656    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X40Y103        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[28]/C
                         clock pessimism              0.000    51.656    
                         clock uncertainty           -1.470    50.186    
    SLICE_X40Y103        FDCE (Setup_fdce_C_D)       -0.268    49.918    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[28]
  -------------------------------------------------------------------
                         required time                         49.918    
                         arrival time                         -47.079    
  -------------------------------------------------------------------
                         slack                                  2.839    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        3.943ns  (logic 0.456ns (11.564%)  route 3.487ns (88.436%))
  Logic Levels:           0  
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 51.655 - 50.000 ) 
    Source Clock Delay      (SCD):    3.137ns = ( 43.137 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.843    43.137    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y106        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.456    43.593 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           3.487    47.080    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[24]
    SLICE_X44Y106        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.655    51.655    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X44Y106        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[24]/C
                         clock pessimism              0.000    51.655    
                         clock uncertainty           -1.470    50.185    
    SLICE_X44Y106        FDCE (Setup_fdce_C_D)       -0.093    50.092    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[24]
  -------------------------------------------------------------------
                         required time                         50.092    
                         arrival time                         -47.080    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        3.852ns  (logic 0.456ns (11.839%)  route 3.396ns (88.161%))
  Logic Levels:           0  
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 51.655 - 50.000 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 43.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844    43.138    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y106        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.456    43.594 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           3.396    46.990    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[25]
    SLICE_X44Y106        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8397, routed)        1.655    51.655    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X44Y106        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[25]/C
                         clock pessimism              0.000    51.655    
                         clock uncertainty           -1.470    50.185    
    SLICE_X44Y106        FDCE (Setup_fdce_C_D)       -0.092    50.093    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[25]
  -------------------------------------------------------------------
                         required time                         50.093    
                         arrival time                         -46.990    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             6.923ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.714ns  (logic 0.963ns (7.575%)  route 11.751ns (92.425%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 22.805 - 20.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.882     3.176    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X110Y6         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y6         FDRE (Prop_fdre_C_Q)         0.419     3.595 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/Q
                         net (fo=115, routed)         6.117     9.712    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[1]
    SLICE_X64Y116        LUT2 (Prop_lut2_I0_O)        0.296    10.008 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT2_15/O
                         net (fo=2, routed)           0.170    10.178    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_232
    SLICE_X64Y116        LUT2 (Prop_lut2_I1_O)        0.124    10.302 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT2_16/O
                         net (fo=3, routed)           5.464    15.766    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_238
    SLICE_X102Y5         LUT6 (Prop_lut6_I3_O)        0.124    15.890 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_213/O
                         net (fo=1, routed)           0.000    15.890    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[35]
    SLICE_X102Y5         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.625    22.805    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X102Y5         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[35]/C
                         clock pessimism              0.230    23.034    
                         clock uncertainty           -0.302    22.732    
    SLICE_X102Y5         FDRE (Setup_fdre_C_D)        0.081    22.813    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[35]
  -------------------------------------------------------------------
                         required time                         22.813    
                         arrival time                         -15.890    
  -------------------------------------------------------------------
                         slack                                  6.923    

Slack (MET) :             8.008ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.987ns  (logic 0.580ns (5.279%)  route 10.407ns (94.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.880     3.174    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y118        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.456     3.630 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.741     4.371    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X35Y119        LUT2 (Prop_lut2_I1_O)        0.124     4.495 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        9.666    14.161    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X108Y4         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.700    22.879    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X108Y4         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]/C
                         clock pessimism              0.115    22.994    
                         clock uncertainty           -0.302    22.692    
    SLICE_X108Y4         FDRE (Setup_fdre_C_R)       -0.524    22.168    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.168    
                         arrival time                         -14.161    
  -------------------------------------------------------------------
                         slack                                  8.008    

Slack (MET) :             8.008ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.987ns  (logic 0.580ns (5.279%)  route 10.407ns (94.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.880     3.174    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y118        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.456     3.630 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.741     4.371    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X35Y119        LUT2 (Prop_lut2_I1_O)        0.124     4.495 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        9.666    14.161    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X108Y4         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.700    22.879    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X108Y4         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[2]/C
                         clock pessimism              0.115    22.994    
                         clock uncertainty           -0.302    22.692    
    SLICE_X108Y4         FDRE (Setup_fdre_C_R)       -0.524    22.168    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         22.168    
                         arrival time                         -14.161    
  -------------------------------------------------------------------
                         slack                                  8.008    

Slack (MET) :             8.057ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.938ns  (logic 0.580ns (5.303%)  route 10.358ns (94.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.880     3.174    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y118        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.456     3.630 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.741     4.371    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X35Y119        LUT2 (Prop_lut2_I1_O)        0.124     4.495 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        9.617    14.112    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X108Y5         FDSE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.700    22.879    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X108Y5         FDSE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/C
                         clock pessimism              0.115    22.994    
                         clock uncertainty           -0.302    22.692    
    SLICE_X108Y5         FDSE (Setup_fdse_C_S)       -0.524    22.168    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         22.168    
                         arrival time                         -14.112    
  -------------------------------------------------------------------
                         slack                                  8.057    

Slack (MET) :             8.197ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.356ns  (logic 1.350ns (11.888%)  route 10.006ns (88.112%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 22.885 - 20.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.882     3.176    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X110Y6         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y6         FDRE (Prop_fdre_C_Q)         0.419     3.595 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/Q
                         net (fo=115, routed)         8.614    12.209    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[1]
    SLICE_X55Y124        LUT5 (Prop_lut5_I1_O)        0.296    12.505 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_80/O
                         net (fo=1, routed)           0.407    12.912    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_259
    SLICE_X55Y124        LUT6 (Prop_lut6_I5_O)        0.124    13.036 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_181/O
                         net (fo=1, routed)           0.000    13.036    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[1]_i_4_n_0
    SLICE_X55Y124        MUXF7 (Prop_muxf7_I0_O)      0.212    13.248 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[1]_i_2/O
                         net (fo=1, routed)           0.985    14.233    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[1]_i_2_n_0
    SLICE_X60Y117        LUT5 (Prop_lut5_I3_O)        0.299    14.532 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_81/O
                         net (fo=1, routed)           0.000    14.532    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[1]
    SLICE_X60Y117        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.706    22.885    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X60Y117        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[1]/C
                         clock pessimism              0.115    23.000    
                         clock uncertainty           -0.302    22.698    
    SLICE_X60Y117        FDRE (Setup_fdre_C_D)        0.031    22.729    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[1]
  -------------------------------------------------------------------
                         required time                         22.729    
                         arrival time                         -14.532    
  -------------------------------------------------------------------
                         slack                                  8.197    

Slack (MET) :             8.299ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.253ns  (logic 1.353ns (12.024%)  route 9.900ns (87.976%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 22.886 - 20.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.882     3.176    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X110Y6         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y6         FDRE (Prop_fdre_C_Q)         0.419     3.595 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/Q
                         net (fo=119, routed)         8.055    11.650    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[0]
    SLICE_X54Y126        LUT5 (Prop_lut5_I0_O)        0.299    11.949 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_89/O
                         net (fo=1, routed)           0.607    12.557    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_283
    SLICE_X60Y126        LUT6 (Prop_lut6_I5_O)        0.124    12.681 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_199/O
                         net (fo=1, routed)           0.000    12.681    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[2]_i_4_n_0
    SLICE_X60Y126        MUXF7 (Prop_muxf7_I0_O)      0.212    12.893 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[2]_i_2/O
                         net (fo=1, routed)           1.237    14.130    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[2]_i_2_n_0
    SLICE_X63Y116        LUT5 (Prop_lut5_I3_O)        0.299    14.429 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_91/O
                         net (fo=1, routed)           0.000    14.429    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[2]
    SLICE_X63Y116        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.707    22.886    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X63Y116        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[2]/C
                         clock pessimism              0.115    23.001    
                         clock uncertainty           -0.302    22.699    
    SLICE_X63Y116        FDRE (Setup_fdre_C_D)        0.029    22.728    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[2]
  -------------------------------------------------------------------
                         required time                         22.728    
                         arrival time                         -14.429    
  -------------------------------------------------------------------
                         slack                                  8.299    

Slack (MET) :             8.345ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.649ns  (logic 0.580ns (5.446%)  route 10.069ns (94.554%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.880     3.174    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y118        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.456     3.630 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.741     4.371    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X35Y119        LUT2 (Prop_lut2_I1_O)        0.124     4.495 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)        9.328    13.823    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X108Y6         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.700    22.879    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X108Y6         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/C
                         clock pessimism              0.115    22.994    
                         clock uncertainty           -0.302    22.692    
    SLICE_X108Y6         FDRE (Setup_fdre_C_R)       -0.524    22.168    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         22.168    
                         arrival time                         -13.823    
  -------------------------------------------------------------------
                         slack                                  8.345    

Slack (MET) :             8.469ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.080ns  (logic 1.353ns (12.211%)  route 9.727ns (87.789%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 22.883 - 20.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.882     3.176    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X110Y6         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y6         FDRE (Prop_fdre_C_Q)         0.419     3.595 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/Q
                         net (fo=119, routed)         8.262    11.857    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[0]
    SLICE_X65Y127        LUT5 (Prop_lut5_I0_O)        0.299    12.156 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_114/O
                         net (fo=1, routed)           0.665    12.821    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_332
    SLICE_X62Y123        LUT6 (Prop_lut6_I5_O)        0.124    12.945 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_254/O
                         net (fo=1, routed)           0.000    12.945    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[8]_i_5_n_0
    SLICE_X62Y123        MUXF7 (Prop_muxf7_I1_O)      0.214    13.159 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[8]_i_2/O
                         net (fo=1, routed)           0.800    13.959    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[8]_i_2_n_0
    SLICE_X63Y118        LUT5 (Prop_lut5_I3_O)        0.297    14.256 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_115/O
                         net (fo=1, routed)           0.000    14.256    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[8]
    SLICE_X63Y118        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.704    22.883    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X63Y118        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[8]/C
                         clock pessimism              0.115    22.998    
                         clock uncertainty           -0.302    22.696    
    SLICE_X63Y118        FDRE (Setup_fdre_C_D)        0.029    22.725    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[8]
  -------------------------------------------------------------------
                         required time                         22.725    
                         arrival time                         -14.256    
  -------------------------------------------------------------------
                         slack                                  8.469    

Slack (MET) :             8.485ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.034ns  (logic 0.842ns (7.631%)  route 10.192ns (92.369%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 22.739 - 20.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.882     3.176    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X110Y6         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y6         FDRE (Prop_fdre_C_Q)         0.419     3.595 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/Q
                         net (fo=119, routed)         6.353     9.948    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[0]
    SLICE_X64Y118        LUT4 (Prop_lut4_I0_O)        0.299    10.247 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_17/O
                         net (fo=1, routed)           3.839    14.086    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_257
    SLICE_X73Y46         LUT6 (Prop_lut6_I4_O)        0.124    14.210 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_180/O
                         net (fo=1, routed)           0.000    14.210    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[15]
    SLICE_X73Y46         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.559    22.739    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X73Y46         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[15]/C
                         clock pessimism              0.230    22.968    
                         clock uncertainty           -0.302    22.666    
    SLICE_X73Y46         FDRE (Setup_fdre_C_D)        0.029    22.695    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[15]
  -------------------------------------------------------------------
                         required time                         22.695    
                         arrival time                         -14.210    
  -------------------------------------------------------------------
                         slack                                  8.485    

Slack (MET) :             8.626ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.957ns  (logic 1.183ns (10.797%)  route 9.774ns (89.203%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 22.882 - 20.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.882     3.176    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X110Y6         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y6         FDRE (Prop_fdre_C_Q)         0.419     3.595 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/Q
                         net (fo=119, routed)         8.412    12.007    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[0]
    SLICE_X64Y126        LUT5 (Prop_lut5_I0_O)        0.299    12.306 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_74/O
                         net (fo=1, routed)           0.763    13.068    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_246
    SLICE_X64Y120        LUT6 (Prop_lut6_I5_O)        0.124    13.192 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_167/O
                         net (fo=1, routed)           0.599    13.792    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_247
    SLICE_X63Y120        LUT6 (Prop_lut6_I3_O)        0.124    13.916 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_169/O
                         net (fo=1, routed)           0.000    13.916    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[11]_i_3_n_0
    SLICE_X63Y120        MUXF7 (Prop_muxf7_I1_O)      0.217    14.133 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    14.133    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[11]
    SLICE_X63Y120        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.703    22.882    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X63Y120        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[11]/C
                         clock pessimism              0.115    22.997    
                         clock uncertainty           -0.302    22.695    
    SLICE_X63Y120        FDRE (Setup_fdre_C_D)        0.064    22.759    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[11]
  -------------------------------------------------------------------
                         required time                         22.759    
                         arrival time                         -14.133    
  -------------------------------------------------------------------
                         slack                                  8.626    

Slack (MET) :             8.683ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.869ns  (logic 0.963ns (8.860%)  route 9.906ns (91.140%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 22.886 - 20.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.882     3.176    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X110Y6         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y6         FDRE (Prop_fdre_C_Q)         0.419     3.595 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/Q
                         net (fo=115, routed)         8.219    11.814    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[1]
    SLICE_X51Y117        LUT4 (Prop_lut4_I1_O)        0.296    12.110 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_42/O
                         net (fo=1, routed)           0.841    12.951    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_337
    SLICE_X64Y117        LUT6 (Prop_lut6_I5_O)        0.124    13.075 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_259/O
                         net (fo=1, routed)           0.846    13.921    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_338
    SLICE_X64Y117        LUT6 (Prop_lut6_I4_O)        0.124    14.045 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_261/O
                         net (fo=1, routed)           0.000    14.045    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[9]
    SLICE_X64Y117        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.707    22.886    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X64Y117        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[9]/C
                         clock pessimism              0.115    23.001    
                         clock uncertainty           -0.302    22.699    
    SLICE_X64Y117        FDRE (Setup_fdre_C_D)        0.029    22.728    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[9]
  -------------------------------------------------------------------
                         required time                         22.728    
                         arrival time                         -14.045    
  -------------------------------------------------------------------
                         slack                                  8.683    

Slack (MET) :             8.764ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.836ns  (logic 1.350ns (12.459%)  route 9.486ns (87.541%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 22.886 - 20.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.882     3.176    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X110Y6         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y6         FDRE (Prop_fdre_C_Q)         0.419     3.595 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/Q
                         net (fo=115, routed)         8.223    11.818    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[1]
    SLICE_X58Y125        LUT5 (Prop_lut5_I1_O)        0.296    12.114 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_76/O
                         net (fo=1, routed)           0.629    12.743    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_250
    SLICE_X62Y122        LUT6 (Prop_lut6_I5_O)        0.124    12.867 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_171/O
                         net (fo=1, routed)           0.000    12.867    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[12]_i_5_n_0
    SLICE_X62Y122        MUXF7 (Prop_muxf7_I1_O)      0.214    13.081 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[12]_i_2/O
                         net (fo=1, routed)           0.634    13.715    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[12]_i_2_n_0
    SLICE_X62Y116        LUT5 (Prop_lut5_I2_O)        0.297    14.012 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_77/O
                         net (fo=1, routed)           0.000    14.012    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[12]
    SLICE_X62Y116        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.707    22.886    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X62Y116        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[12]/C
                         clock pessimism              0.115    23.001    
                         clock uncertainty           -0.302    22.699    
    SLICE_X62Y116        FDRE (Setup_fdre_C_D)        0.077    22.776    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[12]
  -------------------------------------------------------------------
                         required time                         22.776    
                         arrival time                         -14.012    
  -------------------------------------------------------------------
                         slack                                  8.764    

Slack (MET) :             8.804ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.793ns  (logic 1.211ns (11.220%)  route 9.582ns (88.780%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 22.883 - 20.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.882     3.176    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X110Y6         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y6         FDRE (Prop_fdre_C_Q)         0.419     3.595 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/Q
                         net (fo=115, routed)         7.731    11.326    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[1]
    SLICE_X53Y116        LUT4 (Prop_lut4_I1_O)        0.296    11.622 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_14/O
                         net (fo=1, routed)           0.677    12.299    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_230
    SLICE_X58Y116        LUT6 (Prop_lut6_I5_O)        0.124    12.423 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_158/O
                         net (fo=1, routed)           0.311    12.734    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_231
    SLICE_X60Y116        LUT6 (Prop_lut6_I5_O)        0.124    12.858 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_159/O
                         net (fo=2, routed)           0.307    13.164    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_233
    SLICE_X62Y116        LUT5 (Prop_lut5_I4_O)        0.124    13.288 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_68/O
                         net (fo=1, routed)           0.557    13.845    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_235
    SLICE_X62Y118        LUT6 (Prop_lut6_I4_O)        0.124    13.969 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_161/O
                         net (fo=1, routed)           0.000    13.969    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[0]
    SLICE_X62Y118        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.704    22.883    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X62Y118        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[0]/C
                         clock pessimism              0.115    22.998    
                         clock uncertainty           -0.302    22.696    
    SLICE_X62Y118        FDRE (Setup_fdre_C_D)        0.077    22.773    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[0]
  -------------------------------------------------------------------
                         required time                         22.773    
                         arrival time                         -13.969    
  -------------------------------------------------------------------
                         slack                                  8.804    

Slack (MET) :             8.838ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.711ns  (logic 1.348ns (12.585%)  route 9.363ns (87.415%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 22.883 - 20.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.882     3.176    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X110Y6         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y6         FDRE (Prop_fdre_C_Q)         0.419     3.595 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/Q
                         net (fo=119, routed)         8.001    11.596    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[0]
    SLICE_X55Y125        LUT5 (Prop_lut5_I0_O)        0.299    11.895 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_110/O
                         net (fo=1, routed)           0.498    12.392    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_318
    SLICE_X58Y125        LUT6 (Prop_lut6_I5_O)        0.124    12.516 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_234/O
                         net (fo=1, routed)           0.000    12.516    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[5]_i_4_n_0
    SLICE_X58Y125        MUXF7 (Prop_muxf7_I0_O)      0.209    12.725 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[5]_i_2/O
                         net (fo=1, routed)           0.865    13.590    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[5]_i_2_n_0
    SLICE_X60Y118        LUT5 (Prop_lut5_I3_O)        0.297    13.887 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_111/O
                         net (fo=1, routed)           0.000    13.887    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[5]
    SLICE_X60Y118        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.704    22.883    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X60Y118        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[5]/C
                         clock pessimism              0.115    22.998    
                         clock uncertainty           -0.302    22.696    
    SLICE_X60Y118        FDRE (Setup_fdre_C_D)        0.029    22.725    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[5]
  -------------------------------------------------------------------
                         required time                         22.725    
                         arrival time                         -13.887    
  -------------------------------------------------------------------
                         slack                                  8.838    

Slack (MET) :             8.848ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.734ns  (logic 1.299ns (12.102%)  route 9.435ns (87.898%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 22.881 - 20.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.882     3.176    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X110Y6         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y6         FDRE (Prop_fdre_C_Q)         0.419     3.595 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/Q
                         net (fo=115, routed)         7.731    11.326    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[1]
    SLICE_X53Y116        LUT4 (Prop_lut4_I1_O)        0.296    11.622 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_14/O
                         net (fo=1, routed)           0.677    12.299    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_230
    SLICE_X58Y116        LUT6 (Prop_lut6_I5_O)        0.124    12.423 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_158/O
                         net (fo=1, routed)           0.311    12.734    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_231
    SLICE_X60Y116        LUT6 (Prop_lut6_I5_O)        0.124    12.858 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_159/O
                         net (fo=2, routed)           0.717    13.574    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_233
    SLICE_X60Y121        LUT5 (Prop_lut5_I3_O)        0.124    13.698 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_70/O
                         net (fo=1, routed)           0.000    13.698    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[10]_i_2_n_0
    SLICE_X60Y121        MUXF7 (Prop_muxf7_I0_O)      0.212    13.910 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    13.910    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[10]
    SLICE_X60Y121        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.702    22.881    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X60Y121        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[10]/C
                         clock pessimism              0.115    22.996    
                         clock uncertainty           -0.302    22.694    
    SLICE_X60Y121        FDRE (Setup_fdre_C_D)        0.064    22.758    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[10]
  -------------------------------------------------------------------
                         required time                         22.758    
                         arrival time                         -13.910    
  -------------------------------------------------------------------
                         slack                                  8.848    

Slack (MET) :             8.917ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.666ns  (logic 1.180ns (11.063%)  route 9.486ns (88.937%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 22.882 - 20.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.882     3.176    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X110Y6         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y6         FDRE (Prop_fdre_C_Q)         0.419     3.595 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/Q
                         net (fo=115, routed)         8.416    12.011    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[1]
    SLICE_X62Y127        LUT6 (Prop_lut6_I1_O)        0.296    12.307 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_251/O
                         net (fo=1, routed)           0.644    12.951    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_327
    SLICE_X61Y120        LUT5 (Prop_lut5_I4_O)        0.124    13.075 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_112/O
                         net (fo=1, routed)           0.426    13.501    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_330
    SLICE_X60Y120        LUT6 (Prop_lut6_I5_O)        0.124    13.625 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_252/O
                         net (fo=1, routed)           0.000    13.625    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[7]_i_3_n_0
    SLICE_X60Y120        MUXF7 (Prop_muxf7_I1_O)      0.217    13.842 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.842    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[7]
    SLICE_X60Y120        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.703    22.882    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X60Y120        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[7]/C
                         clock pessimism              0.115    22.997    
                         clock uncertainty           -0.302    22.695    
    SLICE_X60Y120        FDRE (Setup_fdre_C_D)        0.064    22.759    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[7]
  -------------------------------------------------------------------
                         required time                         22.759    
                         arrival time                         -13.842    
  -------------------------------------------------------------------
                         slack                                  8.917    

Slack (MET) :             8.974ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.577ns  (logic 1.350ns (12.764%)  route 9.227ns (87.236%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 22.885 - 20.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.882     3.176    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X110Y6         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y6         FDRE (Prop_fdre_C_Q)         0.419     3.595 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/Q
                         net (fo=115, routed)         7.909    11.504    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[1]
    SLICE_X56Y124        LUT5 (Prop_lut5_I1_O)        0.296    11.800 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_106/O
                         net (fo=1, routed)           0.159    11.959    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_309
    SLICE_X56Y124        LUT6 (Prop_lut6_I5_O)        0.124    12.083 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_224/O
                         net (fo=1, routed)           0.000    12.083    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[3]_i_4_n_0
    SLICE_X56Y124        MUXF7 (Prop_muxf7_I0_O)      0.212    12.295 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[3]_i_2/O
                         net (fo=1, routed)           1.159    13.454    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[3]_i_2_n_0
    SLICE_X60Y117        LUT5 (Prop_lut5_I3_O)        0.299    13.753 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_107/O
                         net (fo=1, routed)           0.000    13.753    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[3]
    SLICE_X60Y117        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.706    22.885    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X60Y117        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[3]/C
                         clock pessimism              0.115    23.000    
                         clock uncertainty           -0.302    22.698    
    SLICE_X60Y117        FDRE (Setup_fdre_C_D)        0.029    22.727    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[3]
  -------------------------------------------------------------------
                         required time                         22.727    
                         arrival time                         -13.753    
  -------------------------------------------------------------------
                         slack                                  8.974    

Slack (MET) :             8.993ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.556ns  (logic 1.358ns (12.864%)  route 9.198ns (87.136%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 22.883 - 20.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.882     3.176    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X110Y6         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y6         FDRE (Prop_fdre_C_Q)         0.419     3.595 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/Q
                         net (fo=119, routed)         8.223    11.818    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[0]
    SLICE_X63Y127        LUT3 (Prop_lut3_I0_O)        0.299    12.117 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_109/O
                         net (fo=1, routed)           0.442    12.560    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_314
    SLICE_X61Y125        LUT6 (Prop_lut6_I5_O)        0.124    12.684 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_231/O
                         net (fo=1, routed)           0.000    12.684    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[4]_i_5_n_0
    SLICE_X61Y125        MUXF7 (Prop_muxf7_I1_O)      0.217    12.901 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]_i_2/O
                         net (fo=1, routed)           0.533    13.433    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]_i_2_n_0
    SLICE_X61Y118        LUT5 (Prop_lut5_I3_O)        0.299    13.732 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_109/O
                         net (fo=1, routed)           0.000    13.732    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[4]
    SLICE_X61Y118        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.704    22.883    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X61Y118        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]/C
                         clock pessimism              0.115    22.998    
                         clock uncertainty           -0.302    22.696    
    SLICE_X61Y118        FDRE (Setup_fdre_C_D)        0.029    22.725    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]
  -------------------------------------------------------------------
                         required time                         22.725    
                         arrival time                         -13.732    
  -------------------------------------------------------------------
                         slack                                  8.993    

Slack (MET) :             9.004ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.549ns  (logic 0.842ns (7.982%)  route 9.707ns (92.018%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 22.887 - 20.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.882     3.176    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X110Y6         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y6         FDRE (Prop_fdre_C_Q)         0.419     3.595 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/Q
                         net (fo=119, routed)         8.724    12.319    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[0]
    SLICE_X64Y125        LUT6 (Prop_lut6_I0_O)        0.299    12.618 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_177/O
                         net (fo=1, routed)           0.983    13.601    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_255
    SLICE_X64Y116        LUT6 (Prop_lut6_I4_O)        0.124    13.725 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_179/O
                         net (fo=1, routed)           0.000    13.725    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[14]
    SLICE_X64Y116        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.708    22.887    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X64Y116        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[14]/C
                         clock pessimism              0.115    23.002    
                         clock uncertainty           -0.302    22.700    
    SLICE_X64Y116        FDRE (Setup_fdre_C_D)        0.029    22.729    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[14]
  -------------------------------------------------------------------
                         required time                         22.729    
                         arrival time                         -13.725    
  -------------------------------------------------------------------
                         slack                                  9.004    

Slack (MET) :             9.334ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.450ns  (logic 2.096ns (20.057%)  route 8.354ns (79.943%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 22.875 - 20.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.819     3.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.456     3.569 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.985     6.554    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X59Y121        LUT4 (Prop_lut4_I0_O)        0.124     6.678 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_1/O
                         net (fo=2, routed)           0.751     7.429    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_347
    SLICE_X61Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.954 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.954    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_0
    SLICE_X61Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.267 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21/O[3]
                         net (fo=97, routed)          2.730    10.997    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21_n_4
    SLICE_X54Y129        LUT6 (Prop_lut6_I2_O)        0.306    11.303 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_49/O
                         net (fo=2, routed)           0.671    11.974    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_73
    SLICE_X54Y129        LUT3 (Prop_lut3_I1_O)        0.124    12.098 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_39/O
                         net (fo=2, routed)           0.745    12.843    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_128
    SLICE_X58Y128        LUT5 (Prop_lut5_I4_O)        0.124    12.967 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_46/O
                         net (fo=2, routed)           0.472    13.439    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_159
    SLICE_X58Y126        LUT3 (Prop_lut3_I2_O)        0.124    13.563 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_48/O
                         net (fo=1, routed)           0.000    13.563    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[9]
    SLICE_X58Y126        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696    22.875    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X58Y126        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][9]/C
                         clock pessimism              0.247    23.122    
                         clock uncertainty           -0.302    22.820    
    SLICE_X58Y126        FDRE (Setup_fdre_C_D)        0.077    22.897    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][9]
  -------------------------------------------------------------------
                         required time                         22.897    
                         arrival time                         -13.563    
  -------------------------------------------------------------------
                         slack                                  9.334    

Slack (MET) :             9.345ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.445ns  (logic 2.096ns (20.067%)  route 8.349ns (79.933%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.819     3.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.456     3.569 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.985     6.554    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X59Y121        LUT4 (Prop_lut4_I0_O)        0.124     6.678 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_1/O
                         net (fo=2, routed)           0.751     7.429    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_347
    SLICE_X61Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.954 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.954    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_0
    SLICE_X61Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.267 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21/O[3]
                         net (fo=97, routed)          2.730    10.997    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21_n_4
    SLICE_X54Y129        LUT6 (Prop_lut6_I2_O)        0.306    11.303 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_49/O
                         net (fo=2, routed)           0.671    11.974    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_73
    SLICE_X54Y129        LUT3 (Prop_lut3_I1_O)        0.124    12.098 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_39/O
                         net (fo=2, routed)           0.745    12.843    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_128
    SLICE_X58Y128        LUT5 (Prop_lut5_I4_O)        0.124    12.967 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_46/O
                         net (fo=2, routed)           0.467    13.434    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_159
    SLICE_X62Y127        LUT3 (Prop_lut3_I2_O)        0.124    13.558 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_59/O
                         net (fo=1, routed)           0.000    13.558    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[7]
    SLICE_X62Y127        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.700    22.879    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X62Y127        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][7]/C
                         clock pessimism              0.247    23.126    
                         clock uncertainty           -0.302    22.824    
    SLICE_X62Y127        FDRE (Setup_fdre_C_D)        0.079    22.903    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][7]
  -------------------------------------------------------------------
                         required time                         22.903    
                         arrival time                         -13.558    
  -------------------------------------------------------------------
                         slack                                  9.345    

Slack (MET) :             9.372ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.210ns  (logic 1.056ns (10.343%)  route 9.154ns (89.657%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 22.881 - 20.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.882     3.176    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X110Y6         FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y6         FDRE (Prop_fdre_C_Q)         0.419     3.595 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/Q
                         net (fo=115, routed)         8.687    12.282    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[1]
    SLICE_X63Y125        LUT6 (Prop_lut6_I1_O)        0.296    12.578 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_243/O
                         net (fo=1, routed)           0.467    13.045    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_324
    SLICE_X63Y121        LUT6 (Prop_lut6_I4_O)        0.124    13.169 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_245/O
                         net (fo=1, routed)           0.000    13.169    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[6]_i_3_n_0
    SLICE_X63Y121        MUXF7 (Prop_muxf7_I1_O)      0.217    13.386 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    13.386    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[6]
    SLICE_X63Y121        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.702    22.881    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X63Y121        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[6]/C
                         clock pessimism              0.115    22.996    
                         clock uncertainty           -0.302    22.694    
    SLICE_X63Y121        FDRE (Setup_fdre_C_D)        0.064    22.758    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[6]
  -------------------------------------------------------------------
                         required time                         22.758    
                         arrival time                         -13.386    
  -------------------------------------------------------------------
                         slack                                  9.372    

Slack (MET) :             9.538ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.201ns  (logic 1.972ns (19.332%)  route 8.229ns (80.668%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 22.876 - 20.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.819     3.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.456     3.569 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.985     6.554    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X59Y121        LUT4 (Prop_lut4_I0_O)        0.124     6.678 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_1/O
                         net (fo=2, routed)           0.751     7.429    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_347
    SLICE_X61Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.954 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.954    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_0
    SLICE_X61Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.267 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21/O[3]
                         net (fo=97, routed)          2.631    10.898    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21_n_4
    SLICE_X55Y129        LUT6 (Prop_lut6_I2_O)        0.306    11.204 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_17/O
                         net (fo=3, routed)           1.032    12.236    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_28
    SLICE_X57Y128        LUT6 (Prop_lut6_I3_O)        0.124    12.360 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_80/O
                         net (fo=2, routed)           0.830    13.190    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_108
    SLICE_X56Y127        LUT3 (Prop_lut3_I2_O)        0.124    13.314 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_31/O
                         net (fo=1, routed)           0.000    13.314    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_17_in[9]
    SLICE_X56Y127        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.697    22.876    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X56Y127        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][9]/C
                         clock pessimism              0.247    23.123    
                         clock uncertainty           -0.302    22.821    
    SLICE_X56Y127        FDRE (Setup_fdre_C_D)        0.031    22.852    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][9]
  -------------------------------------------------------------------
                         required time                         22.852    
                         arrival time                         -13.314    
  -------------------------------------------------------------------
                         slack                                  9.538    

Slack (MET) :             9.614ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.773ns  (logic 1.138ns (11.645%)  route 8.635ns (88.355%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.586     7.364    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X41Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.488 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.166     7.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X41Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.778 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          0.842     8.619    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X40Y122        LUT4 (Prop_lut4_I0_O)        0.124     8.743 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4_6/O
                         net (fo=14, routed)          0.680     9.423    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X36Y125        LUT5 (Prop_lut5_I3_O)        0.124     9.547 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_19/O
                         net (fo=32, routed)          3.393    12.941    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][31]_0[0]
    SLICE_X58Y119        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.700    22.879    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X58Y119        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][3]/C
                         clock pessimism              0.147    23.026    
                         clock uncertainty           -0.302    22.724    
    SLICE_X58Y119        FDRE (Setup_fdre_C_CE)      -0.169    22.555    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][3]
  -------------------------------------------------------------------
                         required time                         22.555    
                         arrival time                         -12.941    
  -------------------------------------------------------------------
                         slack                                  9.614    

Slack (MET) :             9.653ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.084ns  (logic 1.972ns (19.557%)  route 8.112ns (80.443%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 22.876 - 20.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.819     3.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.456     3.569 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.985     6.554    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X59Y121        LUT4 (Prop_lut4_I0_O)        0.124     6.678 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_1/O
                         net (fo=2, routed)           0.751     7.429    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_347
    SLICE_X61Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.954 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.954    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_0
    SLICE_X61Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.267 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21/O[3]
                         net (fo=97, routed)          2.631    10.898    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21_n_4
    SLICE_X55Y129        LUT6 (Prop_lut6_I2_O)        0.306    11.204 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_17/O
                         net (fo=3, routed)           0.878    12.082    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_28
    SLICE_X56Y128        LUT5 (Prop_lut5_I2_O)        0.124    12.206 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_23/O
                         net (fo=2, routed)           0.867    13.073    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_36
    SLICE_X56Y127        LUT3 (Prop_lut3_I1_O)        0.124    13.197 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_17/O
                         net (fo=1, routed)           0.000    13.197    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_17_in[1]
    SLICE_X56Y127        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.697    22.876    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X56Y127        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][1]/C
                         clock pessimism              0.247    23.123    
                         clock uncertainty           -0.302    22.821    
    SLICE_X56Y127        FDRE (Setup_fdre_C_D)        0.029    22.850    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][1]
  -------------------------------------------------------------------
                         required time                         22.850    
                         arrival time                         -13.197    
  -------------------------------------------------------------------
                         slack                                  9.653    

Slack (MET) :             9.800ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.940ns  (logic 1.630ns (16.398%)  route 8.310ns (83.602%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 22.876 - 20.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.819     3.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.456     3.569 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.985     6.554    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X59Y121        LUT4 (Prop_lut4_I0_O)        0.124     6.678 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_1/O
                         net (fo=2, routed)           0.751     7.429    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_347
    SLICE_X61Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.372     7.801 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[3]
                         net (fo=97, routed)          2.815    10.616    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_4
    SLICE_X63Y129        LUT6 (Prop_lut6_I1_O)        0.306    10.922 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_42/O
                         net (fo=2, routed)           0.412    11.335    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_64
    SLICE_X63Y129        LUT3 (Prop_lut3_I1_O)        0.124    11.459 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_32/O
                         net (fo=2, routed)           0.488    11.947    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_112
    SLICE_X62Y129        LUT5 (Prop_lut5_I4_O)        0.124    12.071 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_45/O
                         net (fo=2, routed)           0.859    12.929    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_158
    SLICE_X61Y125        LUT3 (Prop_lut3_I2_O)        0.124    13.053 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_58/O
                         net (fo=1, routed)           0.000    13.053    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[6]
    SLICE_X61Y125        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.697    22.876    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X61Y125        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][6]/C
                         clock pessimism              0.247    23.123    
                         clock uncertainty           -0.302    22.821    
    SLICE_X61Y125        FDRE (Setup_fdre_C_D)        0.032    22.853    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][6]
  -------------------------------------------------------------------
                         required time                         22.853    
                         arrival time                         -13.053    
  -------------------------------------------------------------------
                         slack                                  9.800    

Slack (MET) :             9.874ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.476ns  (logic 1.138ns (12.010%)  route 8.338ns (87.990%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.586     7.364    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X41Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.488 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.166     7.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X41Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.778 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          0.842     8.619    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X40Y122        LUT4 (Prop_lut4_I0_O)        0.124     8.743 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4_6/O
                         net (fo=14, routed)          0.680     9.423    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X36Y125        LUT5 (Prop_lut5_I3_O)        0.124     9.547 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_19/O
                         net (fo=32, routed)          3.096    12.644    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][31]_0[0]
    SLICE_X57Y121        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.699    22.878    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X57Y121        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][6]/C
                         clock pessimism              0.147    23.025    
                         clock uncertainty           -0.302    22.723    
    SLICE_X57Y121        FDRE (Setup_fdre_C_CE)      -0.205    22.518    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][6]
  -------------------------------------------------------------------
                         required time                         22.518    
                         arrival time                         -12.644    
  -------------------------------------------------------------------
                         slack                                  9.874    

Slack (MET) :             9.892ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.895ns  (logic 1.506ns (15.220%)  route 8.389ns (84.780%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.819     3.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.456     3.569 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.985     6.554    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X59Y121        LUT4 (Prop_lut4_I0_O)        0.124     6.678 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_1/O
                         net (fo=2, routed)           0.751     7.429    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_347
    SLICE_X61Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.372     7.801 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[3]
                         net (fo=97, routed)          2.815    10.616    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_4
    SLICE_X63Y129        LUT6 (Prop_lut6_I1_O)        0.306    10.922 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_42/O
                         net (fo=2, routed)           0.804    11.727    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_64
    SLICE_X62Y129        LUT6 (Prop_lut6_I4_O)        0.124    11.851 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_44/O
                         net (fo=2, routed)           1.033    12.884    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_71
    SLICE_X62Y126        LUT5 (Prop_lut5_I2_O)        0.124    13.008 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_34/O
                         net (fo=1, routed)           0.000    13.008    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[12]
    SLICE_X62Y126        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.699    22.878    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X62Y126        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][12]/C
                         clock pessimism              0.247    23.125    
                         clock uncertainty           -0.302    22.823    
    SLICE_X62Y126        FDRE (Setup_fdre_C_D)        0.077    22.900    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][12]
  -------------------------------------------------------------------
                         required time                         22.900    
                         arrival time                         -13.008    
  -------------------------------------------------------------------
                         slack                                  9.892    

Slack (MET) :             9.919ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.468ns  (logic 1.138ns (12.020%)  route 8.330ns (87.980%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.586     7.364    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X41Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.488 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.166     7.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X41Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.778 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          0.842     8.619    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X40Y122        LUT4 (Prop_lut4_I0_O)        0.124     8.743 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4_6/O
                         net (fo=14, routed)          0.680     9.423    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X36Y125        LUT5 (Prop_lut5_I3_O)        0.124     9.547 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_19/O
                         net (fo=32, routed)          3.088    12.636    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][31]_0[0]
    SLICE_X58Y120        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.700    22.879    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X58Y120        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][4]/C
                         clock pessimism              0.147    23.026    
                         clock uncertainty           -0.302    22.724    
    SLICE_X58Y120        FDRE (Setup_fdre_C_CE)      -0.169    22.555    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][4]
  -------------------------------------------------------------------
                         required time                         22.555    
                         arrival time                         -12.636    
  -------------------------------------------------------------------
                         slack                                  9.919    

Slack (MET) :             9.998ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.447ns  (logic 1.014ns (10.734%)  route 8.433ns (89.266%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 22.873 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.675     7.453    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6_2/O
                         net (fo=2, routed)           0.583     8.160    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clkfbout_reg[6]_i_3_n_0
    SLICE_X43Y121        LUT3 (Prop_lut3_I2_O)        0.124     8.284 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT3/O
                         net (fo=9, routed)           1.186     9.470    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[29][31]
    SLICE_X38Y124        LUT6 (Prop_lut6_I4_O)        0.124     9.594 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT6_14/O
                         net (fo=32, routed)          3.021    12.615    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][31]_0[0]
    SLICE_X29Y136        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.694    22.873    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X29Y136        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][11]/C
                         clock pessimism              0.247    23.120    
                         clock uncertainty           -0.302    22.818    
    SLICE_X29Y136        FDRE (Setup_fdre_C_CE)      -0.205    22.613    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][11]
  -------------------------------------------------------------------
                         required time                         22.613    
                         arrival time                         -12.615    
  -------------------------------------------------------------------
                         slack                                  9.998    

Slack (MET) :             9.998ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.447ns  (logic 1.014ns (10.734%)  route 8.433ns (89.266%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 22.873 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.675     7.453    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6_2/O
                         net (fo=2, routed)           0.583     8.160    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clkfbout_reg[6]_i_3_n_0
    SLICE_X43Y121        LUT3 (Prop_lut3_I2_O)        0.124     8.284 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT3/O
                         net (fo=9, routed)           1.186     9.470    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[29][31]
    SLICE_X38Y124        LUT6 (Prop_lut6_I4_O)        0.124     9.594 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT6_14/O
                         net (fo=32, routed)          3.021    12.615    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][31]_0[0]
    SLICE_X29Y136        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.694    22.873    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X29Y136        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][23]/C
                         clock pessimism              0.247    23.120    
                         clock uncertainty           -0.302    22.818    
    SLICE_X29Y136        FDRE (Setup_fdre_C_CE)      -0.205    22.613    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][23]
  -------------------------------------------------------------------
                         required time                         22.613    
                         arrival time                         -12.615    
  -------------------------------------------------------------------
                         slack                                  9.998    

Slack (MET) :             9.998ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.447ns  (logic 1.014ns (10.734%)  route 8.433ns (89.266%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 22.873 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.675     7.453    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6_2/O
                         net (fo=2, routed)           0.583     8.160    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clkfbout_reg[6]_i_3_n_0
    SLICE_X43Y121        LUT3 (Prop_lut3_I2_O)        0.124     8.284 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT3/O
                         net (fo=9, routed)           1.186     9.470    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[29][31]
    SLICE_X38Y124        LUT6 (Prop_lut6_I4_O)        0.124     9.594 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT6_14/O
                         net (fo=32, routed)          3.021    12.615    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][31]_0[0]
    SLICE_X29Y136        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.694    22.873    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X29Y136        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][28]/C
                         clock pessimism              0.247    23.120    
                         clock uncertainty           -0.302    22.818    
    SLICE_X29Y136        FDRE (Setup_fdre_C_CE)      -0.205    22.613    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][28]
  -------------------------------------------------------------------
                         required time                         22.613    
                         arrival time                         -12.615    
  -------------------------------------------------------------------
                         slack                                  9.998    

Slack (MET) :             10.052ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.688ns  (logic 1.972ns (20.355%)  route 7.716ns (79.645%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.819     3.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.456     3.569 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.985     6.554    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X59Y121        LUT4 (Prop_lut4_I0_O)        0.124     6.678 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_1/O
                         net (fo=2, routed)           0.751     7.429    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_347
    SLICE_X61Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.954 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.954    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_0
    SLICE_X61Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.267 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21/O[3]
                         net (fo=97, routed)          2.631    10.898    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21_n_4
    SLICE_X55Y129        LUT6 (Prop_lut6_I2_O)        0.306    11.204 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_17/O
                         net (fo=3, routed)           1.032    12.236    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_28
    SLICE_X57Y128        LUT6 (Prop_lut6_I3_O)        0.124    12.360 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_80/O
                         net (fo=2, routed)           0.317    12.677    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_108
    SLICE_X56Y130        LUT5 (Prop_lut5_I3_O)        0.124    12.801 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_48/O
                         net (fo=1, routed)           0.000    12.801    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[12]
    SLICE_X56Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.700    22.879    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X56Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][12]/C
                         clock pessimism              0.247    23.126    
                         clock uncertainty           -0.302    22.824    
    SLICE_X56Y130        FDRE (Setup_fdre_C_D)        0.029    22.853    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][12]
  -------------------------------------------------------------------
                         required time                         22.853    
                         arrival time                         -12.801    
  -------------------------------------------------------------------
                         slack                                 10.052    

Slack (MET) :             10.070ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.670ns  (logic 1.630ns (16.857%)  route 8.040ns (83.143%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.819     3.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.456     3.569 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.985     6.554    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X59Y121        LUT4 (Prop_lut4_I0_O)        0.124     6.678 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_1/O
                         net (fo=2, routed)           0.751     7.429    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_347
    SLICE_X61Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.372     7.801 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[3]
                         net (fo=97, routed)          2.620    10.421    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_4
    SLICE_X57Y127        LUT6 (Prop_lut6_I1_O)        0.306    10.727 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_69/O
                         net (fo=2, routed)           0.583    11.310    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_97
    SLICE_X57Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.434 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_71/O
                         net (fo=2, routed)           0.458    11.891    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_103
    SLICE_X60Y127        LUT6 (Prop_lut6_I3_O)        0.124    12.015 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_118/O
                         net (fo=1, routed)           0.643    12.659    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_162
    SLICE_X61Y127        LUT6 (Prop_lut6_I5_O)        0.124    12.783 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_119/O
                         net (fo=1, routed)           0.000    12.783    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[10]
    SLICE_X61Y127        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.700    22.879    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X61Y127        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][10]/C
                         clock pessimism              0.247    23.126    
                         clock uncertainty           -0.302    22.824    
    SLICE_X61Y127        FDRE (Setup_fdre_C_D)        0.029    22.853    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][10]
  -------------------------------------------------------------------
                         required time                         22.853    
                         arrival time                         -12.783    
  -------------------------------------------------------------------
                         slack                                 10.070    

Slack (MET) :             10.074ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.665ns  (logic 1.506ns (15.582%)  route 8.159ns (84.418%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.819     3.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.456     3.569 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.985     6.554    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X59Y121        LUT4 (Prop_lut4_I0_O)        0.124     6.678 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_1/O
                         net (fo=2, routed)           0.751     7.429    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_347
    SLICE_X61Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.372     7.801 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[3]
                         net (fo=97, routed)          2.962    10.764    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_4
    SLICE_X57Y130        LUT6 (Prop_lut6_I1_O)        0.306    11.070 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_24/O
                         net (fo=3, routed)           0.866    11.936    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_35
    SLICE_X56Y129        LUT6 (Prop_lut6_I4_O)        0.124    12.060 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_109/O
                         net (fo=2, routed)           0.594    12.654    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_147
    SLICE_X56Y128        LUT3 (Prop_lut3_I2_O)        0.124    12.778 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_55/O
                         net (fo=1, routed)           0.000    12.778    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[3]
    SLICE_X56Y128        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.699    22.878    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X56Y128        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][3]/C
                         clock pessimism              0.247    23.125    
                         clock uncertainty           -0.302    22.823    
    SLICE_X56Y128        FDRE (Setup_fdre_C_D)        0.029    22.852    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][3]
  -------------------------------------------------------------------
                         required time                         22.852    
                         arrival time                         -12.778    
  -------------------------------------------------------------------
                         slack                                 10.074    

Slack (MET) :             10.087ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.654ns  (logic 1.506ns (15.600%)  route 8.148ns (84.400%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.819     3.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.456     3.569 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.985     6.554    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X59Y121        LUT4 (Prop_lut4_I0_O)        0.124     6.678 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_1/O
                         net (fo=2, routed)           0.751     7.429    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_347
    SLICE_X61Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.372     7.801 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[3]
                         net (fo=97, routed)          2.962    10.764    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_4
    SLICE_X57Y130        LUT6 (Prop_lut6_I1_O)        0.306    11.070 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_24/O
                         net (fo=3, routed)           0.866    11.936    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_35
    SLICE_X56Y129        LUT6 (Prop_lut6_I4_O)        0.124    12.060 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_109/O
                         net (fo=2, routed)           0.583    12.643    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_147
    SLICE_X56Y128        LUT5 (Prop_lut5_I3_O)        0.124    12.767 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_39/O
                         net (fo=1, routed)           0.000    12.767    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[5]
    SLICE_X56Y128        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.699    22.878    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X56Y128        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][5]/C
                         clock pessimism              0.247    23.125    
                         clock uncertainty           -0.302    22.823    
    SLICE_X56Y128        FDRE (Setup_fdre_C_D)        0.031    22.854    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][5]
  -------------------------------------------------------------------
                         required time                         22.854    
                         arrival time                         -12.767    
  -------------------------------------------------------------------
                         slack                                 10.087    

Slack (MET) :             10.162ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.577ns  (logic 1.506ns (15.725%)  route 8.071ns (84.275%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 22.876 - 20.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.819     3.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.456     3.569 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.985     6.554    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X59Y121        LUT4 (Prop_lut4_I0_O)        0.124     6.678 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_1/O
                         net (fo=2, routed)           0.751     7.429    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_347
    SLICE_X61Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.372     7.801 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[3]
                         net (fo=97, routed)          2.815    10.616    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_4
    SLICE_X63Y129        LUT6 (Prop_lut6_I1_O)        0.306    10.922 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_42/O
                         net (fo=2, routed)           0.804    11.727    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_64
    SLICE_X62Y129        LUT6 (Prop_lut6_I4_O)        0.124    11.851 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_44/O
                         net (fo=2, routed)           0.715    12.566    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_71
    SLICE_X61Y125        LUT3 (Prop_lut3_I1_O)        0.124    12.690 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_24/O
                         net (fo=1, routed)           0.000    12.690    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_17_in[4]
    SLICE_X61Y125        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.697    22.876    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X61Y125        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][4]/C
                         clock pessimism              0.247    23.123    
                         clock uncertainty           -0.302    22.821    
    SLICE_X61Y125        FDRE (Setup_fdre_C_D)        0.031    22.852    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][4]
  -------------------------------------------------------------------
                         required time                         22.852    
                         arrival time                         -12.690    
  -------------------------------------------------------------------
                         slack                                 10.162    

Slack (MET) :             10.213ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.187ns  (logic 1.014ns (11.038%)  route 8.173ns (88.962%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 22.828 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.675     7.453    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6_2/O
                         net (fo=2, routed)           0.583     8.160    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clkfbout_reg[6]_i_3_n_0
    SLICE_X43Y121        LUT3 (Prop_lut3_I2_O)        0.124     8.284 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT3/O
                         net (fo=9, routed)           1.186     9.470    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[29][31]
    SLICE_X38Y124        LUT6 (Prop_lut6_I4_O)        0.124     9.594 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT6_14/O
                         net (fo=32, routed)          2.760    12.355    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][31]_0[0]
    SLICE_X40Y137        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.649    22.828    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X40Y137        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][30]/C
                         clock pessimism              0.247    23.075    
                         clock uncertainty           -0.302    22.773    
    SLICE_X40Y137        FDRE (Setup_fdre_C_CE)      -0.205    22.568    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][30]
  -------------------------------------------------------------------
                         required time                         22.568    
                         arrival time                         -12.355    
  -------------------------------------------------------------------
                         slack                                 10.213    

Slack (MET) :             10.217ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.570ns  (logic 1.972ns (20.606%)  route 7.598ns (79.394%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.819     3.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.456     3.569 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.985     6.554    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X59Y121        LUT4 (Prop_lut4_I0_O)        0.124     6.678 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_1/O
                         net (fo=2, routed)           0.751     7.429    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_347
    SLICE_X61Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.954 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.954    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_0
    SLICE_X61Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.267 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21/O[3]
                         net (fo=97, routed)          2.730    10.997    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21_n_4
    SLICE_X54Y129        LUT6 (Prop_lut6_I2_O)        0.306    11.303 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_49/O
                         net (fo=2, routed)           0.671    11.974    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_73
    SLICE_X54Y129        LUT3 (Prop_lut3_I1_O)        0.124    12.098 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_39/O
                         net (fo=2, routed)           0.461    12.559    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_128
    SLICE_X58Y128        LUT5 (Prop_lut5_I2_O)        0.124    12.683 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_37/O
                         net (fo=1, routed)           0.000    12.683    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[1]
    SLICE_X58Y128        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.699    22.878    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X58Y128        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][1]/C
                         clock pessimism              0.247    23.125    
                         clock uncertainty           -0.302    22.823    
    SLICE_X58Y128        FDRE (Setup_fdre_C_D)        0.077    22.900    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][1]
  -------------------------------------------------------------------
                         required time                         22.900    
                         arrival time                         -12.683    
  -------------------------------------------------------------------
                         slack                                 10.217    

Slack (MET) :             10.222ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.213ns  (logic 1.014ns (11.006%)  route 8.199ns (88.994%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 22.827 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.675     7.453    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6_2/O
                         net (fo=2, routed)           0.583     8.160    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clkfbout_reg[6]_i_3_n_0
    SLICE_X43Y121        LUT3 (Prop_lut3_I2_O)        0.124     8.284 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT3/O
                         net (fo=9, routed)           1.186     9.470    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[29][31]
    SLICE_X38Y124        LUT6 (Prop_lut6_I4_O)        0.124     9.594 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT6_14/O
                         net (fo=32, routed)          2.787    12.381    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][31]_0[0]
    SLICE_X34Y134        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.648    22.827    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X34Y134        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][24]/C
                         clock pessimism              0.247    23.074    
                         clock uncertainty           -0.302    22.772    
    SLICE_X34Y134        FDRE (Setup_fdre_C_CE)      -0.169    22.603    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][24]
  -------------------------------------------------------------------
                         required time                         22.603    
                         arrival time                         -12.381    
  -------------------------------------------------------------------
                         slack                                 10.222    

Slack (MET) :             10.222ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][8]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.213ns  (logic 1.014ns (11.006%)  route 8.199ns (88.994%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 22.827 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.675     7.453    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6_2/O
                         net (fo=2, routed)           0.583     8.160    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clkfbout_reg[6]_i_3_n_0
    SLICE_X43Y121        LUT3 (Prop_lut3_I2_O)        0.124     8.284 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT3/O
                         net (fo=9, routed)           1.186     9.470    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[29][31]
    SLICE_X38Y124        LUT6 (Prop_lut6_I4_O)        0.124     9.594 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT6_14/O
                         net (fo=32, routed)          2.787    12.381    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][31]_0[0]
    SLICE_X34Y134        FDSE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.648    22.827    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X34Y134        FDSE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][8]/C
                         clock pessimism              0.247    23.074    
                         clock uncertainty           -0.302    22.772    
    SLICE_X34Y134        FDSE (Setup_fdse_C_CE)      -0.169    22.603    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][8]
  -------------------------------------------------------------------
                         required time                         22.603    
                         arrival time                         -12.381    
  -------------------------------------------------------------------
                         slack                                 10.222    

Slack (MET) :             10.225ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[1][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 1.138ns (12.512%)  route 7.957ns (87.488%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 22.812 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.586     7.364    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X41Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.488 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.166     7.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X41Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.778 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          0.842     8.619    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X40Y122        LUT4 (Prop_lut4_I0_O)        0.124     8.743 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4_6/O
                         net (fo=14, routed)          0.691     9.434    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X38Y122        LUT5 (Prop_lut5_I3_O)        0.124     9.558 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_17/O
                         net (fo=32, routed)          2.705    12.263    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[1][31]_0[0]
    SLICE_X50Y133        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[1][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.633    22.812    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X50Y133        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[1][12]/C
                         clock pessimism              0.147    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X50Y133        FDRE (Setup_fdre_C_CE)      -0.169    22.488    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[1][12]
  -------------------------------------------------------------------
                         required time                         22.488    
                         arrival time                         -12.263    
  -------------------------------------------------------------------
                         slack                                 10.225    

Slack (MET) :             10.271ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.079ns  (logic 1.138ns (12.534%)  route 7.941ns (87.466%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.586     7.364    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X41Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.488 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.166     7.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X41Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.778 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          0.842     8.619    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X40Y122        LUT4 (Prop_lut4_I0_O)        0.124     8.743 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4_6/O
                         net (fo=14, routed)          0.680     9.423    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X36Y125        LUT5 (Prop_lut5_I3_O)        0.124     9.547 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_19/O
                         net (fo=32, routed)          2.700    12.247    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][31]_0[0]
    SLICE_X59Y128        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.699    22.878    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X59Y128        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][5]/C
                         clock pessimism              0.147    23.025    
                         clock uncertainty           -0.302    22.723    
    SLICE_X59Y128        FDRE (Setup_fdre_C_CE)      -0.205    22.518    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][5]
  -------------------------------------------------------------------
                         required time                         22.518    
                         arrival time                         -12.247    
  -------------------------------------------------------------------
                         slack                                 10.271    

Slack (MET) :             10.271ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.079ns  (logic 1.138ns (12.534%)  route 7.941ns (87.466%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.586     7.364    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X41Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.488 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.166     7.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X41Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.778 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          0.842     8.619    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X40Y122        LUT4 (Prop_lut4_I0_O)        0.124     8.743 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4_6/O
                         net (fo=14, routed)          0.680     9.423    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X36Y125        LUT5 (Prop_lut5_I3_O)        0.124     9.547 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_19/O
                         net (fo=32, routed)          2.700    12.247    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][31]_0[0]
    SLICE_X59Y128        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.699    22.878    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X59Y128        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][7]/C
                         clock pessimism              0.147    23.025    
                         clock uncertainty           -0.302    22.723    
    SLICE_X59Y128        FDRE (Setup_fdre_C_CE)      -0.205    22.518    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][7]
  -------------------------------------------------------------------
                         required time                         22.518    
                         arrival time                         -12.247    
  -------------------------------------------------------------------
                         slack                                 10.271    

Slack (MET) :             10.279ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[1][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.004ns  (logic 1.138ns (12.639%)  route 7.866ns (87.361%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 22.811 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.586     7.364    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X41Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.488 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.166     7.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X41Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.778 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          0.842     8.619    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X40Y122        LUT4 (Prop_lut4_I0_O)        0.124     8.743 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4_6/O
                         net (fo=14, routed)          0.691     9.434    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X38Y122        LUT5 (Prop_lut5_I3_O)        0.124     9.558 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_17/O
                         net (fo=32, routed)          2.613    12.172    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[1][31]_0[0]
    SLICE_X52Y132        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[1][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.632    22.811    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X52Y132        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[1][13]/C
                         clock pessimism              0.147    22.958    
                         clock uncertainty           -0.302    22.656    
    SLICE_X52Y132        FDRE (Setup_fdre_C_CE)      -0.205    22.451    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[1][13]
  -------------------------------------------------------------------
                         required time                         22.451    
                         arrival time                         -12.172    
  -------------------------------------------------------------------
                         slack                                 10.279    

Slack (MET) :             10.282ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.508ns  (logic 1.630ns (17.143%)  route 7.878ns (82.857%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 22.881 - 20.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.819     3.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.456     3.569 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.985     6.554    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X59Y121        LUT4 (Prop_lut4_I0_O)        0.124     6.678 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_1/O
                         net (fo=2, routed)           0.751     7.429    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_347
    SLICE_X61Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.372     7.801 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[3]
                         net (fo=97, routed)          2.815    10.616    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_4
    SLICE_X63Y129        LUT6 (Prop_lut6_I1_O)        0.306    10.922 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_42/O
                         net (fo=2, routed)           0.412    11.335    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_64
    SLICE_X63Y129        LUT3 (Prop_lut3_I1_O)        0.124    11.459 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_32/O
                         net (fo=2, routed)           0.488    11.947    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_112
    SLICE_X62Y129        LUT5 (Prop_lut5_I4_O)        0.124    12.071 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_45/O
                         net (fo=2, routed)           0.426    12.497    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_158
    SLICE_X62Y128        LUT3 (Prop_lut3_I2_O)        0.124    12.621 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_47/O
                         net (fo=1, routed)           0.000    12.621    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[8]
    SLICE_X62Y128        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.702    22.881    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X62Y128        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][8]/C
                         clock pessimism              0.247    23.128    
                         clock uncertainty           -0.302    22.826    
    SLICE_X62Y128        FDRE (Setup_fdre_C_D)        0.077    22.903    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][8]
  -------------------------------------------------------------------
                         required time                         22.903    
                         arrival time                         -12.621    
  -------------------------------------------------------------------
                         slack                                 10.282    

Slack (MET) :             10.303ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.482ns  (logic 1.972ns (20.797%)  route 7.510ns (79.203%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 22.876 - 20.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.819     3.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.456     3.569 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.985     6.554    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X59Y121        LUT4 (Prop_lut4_I0_O)        0.124     6.678 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_1/O
                         net (fo=2, routed)           0.751     7.429    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_347
    SLICE_X61Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.954 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.954    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_0
    SLICE_X61Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.267 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21/O[3]
                         net (fo=97, routed)          2.730    10.997    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21_n_4
    SLICE_X54Y129        LUT6 (Prop_lut6_I2_O)        0.306    11.303 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_49/O
                         net (fo=2, routed)           0.442    11.745    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_73
    SLICE_X58Y128        LUT6 (Prop_lut6_I2_O)        0.124    11.869 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_53/O
                         net (fo=2, routed)           0.602    12.471    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_82
    SLICE_X58Y127        LUT3 (Prop_lut3_I1_O)        0.124    12.595 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_26/O
                         net (fo=1, routed)           0.000    12.595    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_17_in[5]
    SLICE_X58Y127        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.697    22.876    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X58Y127        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][5]/C
                         clock pessimism              0.247    23.123    
                         clock uncertainty           -0.302    22.821    
    SLICE_X58Y127        FDRE (Setup_fdre_C_D)        0.077    22.898    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][5]
  -------------------------------------------------------------------
                         required time                         22.898    
                         arrival time                         -12.595    
  -------------------------------------------------------------------
                         slack                                 10.303    

Slack (MET) :             10.307ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 1.138ns (12.589%)  route 7.902ns (87.411%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 22.875 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.586     7.364    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X41Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.488 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.166     7.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X41Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.778 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          0.842     8.619    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X40Y122        LUT4 (Prop_lut4_I0_O)        0.124     8.743 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4_6/O
                         net (fo=14, routed)          1.082     9.825    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X38Y124        LUT5 (Prop_lut5_I3_O)        0.124     9.949 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_11/O
                         net (fo=32, routed)          2.259    12.208    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][31]_0[0]
    SLICE_X59Y123        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696    22.875    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X59Y123        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][1]/C
                         clock pessimism              0.147    23.022    
                         clock uncertainty           -0.302    22.720    
    SLICE_X59Y123        FDRE (Setup_fdre_C_CE)      -0.205    22.515    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][1]
  -------------------------------------------------------------------
                         required time                         22.515    
                         arrival time                         -12.208    
  -------------------------------------------------------------------
                         slack                                 10.307    

Slack (MET) :             10.307ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 1.138ns (12.589%)  route 7.902ns (87.411%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 22.875 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.586     7.364    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X41Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.488 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.166     7.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X41Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.778 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          0.842     8.619    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X40Y122        LUT4 (Prop_lut4_I0_O)        0.124     8.743 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4_6/O
                         net (fo=14, routed)          1.082     9.825    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X38Y124        LUT5 (Prop_lut5_I3_O)        0.124     9.949 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_11/O
                         net (fo=32, routed)          2.259    12.208    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][31]_0[0]
    SLICE_X59Y123        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.696    22.875    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X59Y123        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][2]/C
                         clock pessimism              0.147    23.022    
                         clock uncertainty           -0.302    22.720    
    SLICE_X59Y123        FDRE (Setup_fdre_C_CE)      -0.205    22.515    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][2]
  -------------------------------------------------------------------
                         required time                         22.515    
                         arrival time                         -12.208    
  -------------------------------------------------------------------
                         slack                                 10.307    

Slack (MET) :             10.323ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 1.506ns (15.992%)  route 7.911ns (84.008%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.819     3.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.456     3.569 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.985     6.554    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X59Y121        LUT4 (Prop_lut4_I0_O)        0.124     6.678 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_1/O
                         net (fo=2, routed)           0.751     7.429    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_347
    SLICE_X61Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.372     7.801 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[3]
                         net (fo=97, routed)          2.606    10.407    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_4
    SLICE_X61Y127        LUT6 (Prop_lut6_I1_O)        0.306    10.713 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_72/O
                         net (fo=3, routed)           0.883    11.596    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_99
    SLICE_X60Y127        LUT6 (Prop_lut6_I2_O)        0.124    11.720 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_76/O
                         net (fo=2, routed)           0.686    12.406    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_104
    SLICE_X60Y127        LUT3 (Prop_lut3_I1_O)        0.124    12.530 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_61/O
                         net (fo=1, routed)           0.000    12.530    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[9]
    SLICE_X60Y127        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.700    22.879    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X60Y127        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][9]/C
                         clock pessimism              0.247    23.126    
                         clock uncertainty           -0.302    22.824    
    SLICE_X60Y127        FDRE (Setup_fdre_C_D)        0.029    22.853    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][9]
  -------------------------------------------------------------------
                         required time                         22.853    
                         arrival time                         -12.530    
  -------------------------------------------------------------------
                         slack                                 10.323    

Slack (MET) :             10.366ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.428ns  (logic 1.506ns (15.973%)  route 7.922ns (84.027%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 22.881 - 20.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.819     3.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.456     3.569 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.985     6.554    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X59Y121        LUT4 (Prop_lut4_I0_O)        0.124     6.678 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_1/O
                         net (fo=2, routed)           0.751     7.429    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_347
    SLICE_X61Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.372     7.801 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[3]
                         net (fo=97, routed)          2.729    10.530    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_4
    SLICE_X61Y126        LUT6 (Prop_lut6_I1_O)        0.306    10.836 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_82/O
                         net (fo=1, routed)           0.653    11.489    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_110
    SLICE_X62Y126        LUT6 (Prop_lut6_I5_O)        0.124    11.613 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_83/O
                         net (fo=2, routed)           0.804    12.417    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_113
    SLICE_X62Y128        LUT5 (Prop_lut5_I3_O)        0.124    12.541 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_33/O
                         net (fo=1, routed)           0.000    12.541    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[0]
    SLICE_X62Y128        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.702    22.881    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X62Y128        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][0]/C
                         clock pessimism              0.247    23.128    
                         clock uncertainty           -0.302    22.826    
    SLICE_X62Y128        FDRE (Setup_fdre_C_D)        0.081    22.907    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][0]
  -------------------------------------------------------------------
                         required time                         22.907    
                         arrival time                         -12.541    
  -------------------------------------------------------------------
                         slack                                 10.366    

Slack (MET) :             10.389ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 1.014ns (11.210%)  route 8.031ns (88.790%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.675     7.453    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6_2/O
                         net (fo=2, routed)           0.583     8.160    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clkfbout_reg[6]_i_3_n_0
    SLICE_X43Y121        LUT3 (Prop_lut3_I2_O)        0.124     8.284 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT3/O
                         net (fo=9, routed)           1.186     9.470    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[29][31]
    SLICE_X38Y124        LUT6 (Prop_lut6_I4_O)        0.124     9.594 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT6_14/O
                         net (fo=32, routed)          2.619    12.213    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][31]_0[0]
    SLICE_X36Y134        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.647    22.826    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X36Y134        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][10]/C
                         clock pessimism              0.247    23.073    
                         clock uncertainty           -0.302    22.771    
    SLICE_X36Y134        FDRE (Setup_fdre_C_CE)      -0.169    22.602    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][10]
  -------------------------------------------------------------------
                         required time                         22.602    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                 10.389    

Slack (MET) :             10.389ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 1.014ns (11.210%)  route 8.031ns (88.790%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.675     7.453    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6_2/O
                         net (fo=2, routed)           0.583     8.160    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clkfbout_reg[6]_i_3_n_0
    SLICE_X43Y121        LUT3 (Prop_lut3_I2_O)        0.124     8.284 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT3/O
                         net (fo=9, routed)           1.186     9.470    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[29][31]
    SLICE_X38Y124        LUT6 (Prop_lut6_I4_O)        0.124     9.594 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT6_14/O
                         net (fo=32, routed)          2.619    12.213    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][31]_0[0]
    SLICE_X36Y134        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.647    22.826    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X36Y134        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][25]/C
                         clock pessimism              0.247    23.073    
                         clock uncertainty           -0.302    22.771    
    SLICE_X36Y134        FDRE (Setup_fdre_C_CE)      -0.169    22.602    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][25]
  -------------------------------------------------------------------
                         required time                         22.602    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                 10.389    

Slack (MET) :             10.389ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 1.014ns (11.210%)  route 8.031ns (88.790%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.675     7.453    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6_2/O
                         net (fo=2, routed)           0.583     8.160    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clkfbout_reg[6]_i_3_n_0
    SLICE_X43Y121        LUT3 (Prop_lut3_I2_O)        0.124     8.284 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT3/O
                         net (fo=9, routed)           1.186     9.470    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[29][31]
    SLICE_X38Y124        LUT6 (Prop_lut6_I4_O)        0.124     9.594 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT6_14/O
                         net (fo=32, routed)          2.619    12.213    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][31]_0[0]
    SLICE_X36Y134        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.647    22.826    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X36Y134        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][26]/C
                         clock pessimism              0.247    23.073    
                         clock uncertainty           -0.302    22.771    
    SLICE_X36Y134        FDRE (Setup_fdre_C_CE)      -0.169    22.602    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][26]
  -------------------------------------------------------------------
                         required time                         22.602    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                 10.389    

Slack (MET) :             10.396ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.396ns  (logic 1.506ns (16.028%)  route 7.890ns (83.972%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.819     3.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.456     3.569 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.985     6.554    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X59Y121        LUT4 (Prop_lut4_I0_O)        0.124     6.678 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_1/O
                         net (fo=2, routed)           0.751     7.429    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_347
    SLICE_X61Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.372     7.801 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/O[3]
                         net (fo=97, routed)          2.620    10.421    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_4
    SLICE_X57Y127        LUT6 (Prop_lut6_I1_O)        0.306    10.727 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_69/O
                         net (fo=2, routed)           0.583    11.310    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_97
    SLICE_X57Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.434 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_71/O
                         net (fo=2, routed)           0.952    12.385    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_103
    SLICE_X62Y127        LUT3 (Prop_lut3_I1_O)        0.124    12.509 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_29/O
                         net (fo=1, routed)           0.000    12.509    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_17_in[7]
    SLICE_X62Y127        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.700    22.879    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X62Y127        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][7]/C
                         clock pessimism              0.247    23.126    
                         clock uncertainty           -0.302    22.824    
    SLICE_X62Y127        FDRE (Setup_fdre_C_D)        0.081    22.905    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][7]
  -------------------------------------------------------------------
                         required time                         22.905    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                 10.396    

Slack (MET) :             10.407ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.382ns  (logic 1.972ns (21.020%)  route 7.410ns (78.980%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 22.876 - 20.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.819     3.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.456     3.569 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.985     6.554    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X59Y121        LUT4 (Prop_lut4_I0_O)        0.124     6.678 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_1/O
                         net (fo=2, routed)           0.751     7.429    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_347
    SLICE_X61Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.954 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.954    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_0
    SLICE_X61Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.267 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21/O[3]
                         net (fo=97, routed)          2.730    10.997    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21_n_4
    SLICE_X54Y129        LUT6 (Prop_lut6_I2_O)        0.306    11.303 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_49/O
                         net (fo=2, routed)           0.442    11.745    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_73
    SLICE_X58Y128        LUT6 (Prop_lut6_I2_O)        0.124    11.869 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_53/O
                         net (fo=2, routed)           0.501    12.371    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_82
    SLICE_X58Y127        LUT5 (Prop_lut5_I2_O)        0.124    12.495 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_35/O
                         net (fo=1, routed)           0.000    12.495    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[13]
    SLICE_X58Y127        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.697    22.876    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X58Y127        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][13]/C
                         clock pessimism              0.247    23.123    
                         clock uncertainty           -0.302    22.821    
    SLICE_X58Y127        FDRE (Setup_fdre_C_D)        0.081    22.902    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][13]
  -------------------------------------------------------------------
                         required time                         22.902    
                         arrival time                         -12.495    
  -------------------------------------------------------------------
                         slack                                 10.407    

Slack (MET) :             10.461ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.020ns  (logic 1.138ns (12.616%)  route 7.882ns (87.384%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 22.873 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.586     7.364    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X41Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.488 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.166     7.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X41Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.778 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          0.842     8.619    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X40Y122        LUT4 (Prop_lut4_I0_O)        0.124     8.743 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4_6/O
                         net (fo=14, routed)          0.570     9.313    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X38Y122        LUT5 (Prop_lut5_I3_O)        0.124     9.437 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_16/O
                         net (fo=32, routed)          2.751    12.188    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][31]_0[0]
    SLICE_X30Y136        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.694    22.873    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X30Y136        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][11]/C
                         clock pessimism              0.247    23.120    
                         clock uncertainty           -0.302    22.818    
    SLICE_X30Y136        FDRE (Setup_fdre_C_CE)      -0.169    22.649    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][11]
  -------------------------------------------------------------------
                         required time                         22.649    
                         arrival time                         -12.188    
  -------------------------------------------------------------------
                         slack                                 10.461    

Slack (MET) :             10.461ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.020ns  (logic 1.138ns (12.616%)  route 7.882ns (87.384%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 22.873 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.586     7.364    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X41Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.488 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.166     7.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X41Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.778 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          0.842     8.619    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X40Y122        LUT4 (Prop_lut4_I0_O)        0.124     8.743 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4_6/O
                         net (fo=14, routed)          0.570     9.313    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X38Y122        LUT5 (Prop_lut5_I3_O)        0.124     9.437 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_16/O
                         net (fo=32, routed)          2.751    12.188    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][31]_0[0]
    SLICE_X30Y136        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.694    22.873    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X30Y136        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][23]/C
                         clock pessimism              0.247    23.120    
                         clock uncertainty           -0.302    22.818    
    SLICE_X30Y136        FDRE (Setup_fdre_C_CE)      -0.169    22.649    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][23]
  -------------------------------------------------------------------
                         required time                         22.649    
                         arrival time                         -12.188    
  -------------------------------------------------------------------
                         slack                                 10.461    

Slack (MET) :             10.461ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.020ns  (logic 1.138ns (12.616%)  route 7.882ns (87.384%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 22.873 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.586     7.364    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X41Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.488 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.166     7.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X41Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.778 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          0.842     8.619    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X40Y122        LUT4 (Prop_lut4_I0_O)        0.124     8.743 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4_6/O
                         net (fo=14, routed)          0.570     9.313    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X38Y122        LUT5 (Prop_lut5_I3_O)        0.124     9.437 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_16/O
                         net (fo=32, routed)          2.751    12.188    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][31]_0[0]
    SLICE_X30Y136        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.694    22.873    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X30Y136        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][25]/C
                         clock pessimism              0.247    23.120    
                         clock uncertainty           -0.302    22.818    
    SLICE_X30Y136        FDRE (Setup_fdre_C_CE)      -0.169    22.649    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][25]
  -------------------------------------------------------------------
                         required time                         22.649    
                         arrival time                         -12.188    
  -------------------------------------------------------------------
                         slack                                 10.461    

Slack (MET) :             10.461ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.020ns  (logic 1.138ns (12.616%)  route 7.882ns (87.384%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 22.873 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.586     7.364    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X41Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.488 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4/O
                         net (fo=2, routed)           0.166     7.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_2
    SLICE_X41Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.778 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6/O
                         net (fo=35, routed)          0.842     8.619    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_4
    SLICE_X40Y122        LUT4 (Prop_lut4_I0_O)        0.124     8.743 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT4_6/O
                         net (fo=14, routed)          0.570     9.313    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X38Y122        LUT5 (Prop_lut5_I3_O)        0.124     9.437 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_16/O
                         net (fo=32, routed)          2.751    12.188    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][31]_0[0]
    SLICE_X30Y136        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.694    22.873    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X30Y136        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][8]/C
                         clock pessimism              0.247    23.120    
                         clock uncertainty           -0.302    22.818    
    SLICE_X30Y136        FDRE (Setup_fdre_C_CE)      -0.169    22.649    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][8]
  -------------------------------------------------------------------
                         required time                         22.649    
                         arrival time                         -12.188    
  -------------------------------------------------------------------
                         slack                                 10.461    

Slack (MET) :             10.498ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 1.014ns (11.335%)  route 7.932ns (88.665%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 22.872 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.675     7.453    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6_2/O
                         net (fo=2, routed)           0.583     8.160    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clkfbout_reg[6]_i_3_n_0
    SLICE_X43Y121        LUT3 (Prop_lut3_I2_O)        0.124     8.284 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT3/O
                         net (fo=9, routed)           1.546     9.830    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[29][31]
    SLICE_X36Y124        LUT5 (Prop_lut5_I2_O)        0.124     9.954 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_14/O
                         net (fo=32, routed)          2.160    12.114    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][31]_0[0]
    SLICE_X29Y134        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.693    22.872    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X29Y134        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][10]/C
                         clock pessimism              0.247    23.119    
                         clock uncertainty           -0.302    22.817    
    SLICE_X29Y134        FDRE (Setup_fdre_C_CE)      -0.205    22.612    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][10]
  -------------------------------------------------------------------
                         required time                         22.612    
                         arrival time                         -12.114    
  -------------------------------------------------------------------
                         slack                                 10.498    

Slack (MET) :             10.498ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 1.014ns (11.335%)  route 7.932ns (88.665%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 22.872 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.675     7.453    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6_2/O
                         net (fo=2, routed)           0.583     8.160    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clkfbout_reg[6]_i_3_n_0
    SLICE_X43Y121        LUT3 (Prop_lut3_I2_O)        0.124     8.284 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT3/O
                         net (fo=9, routed)           1.546     9.830    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[29][31]
    SLICE_X36Y124        LUT5 (Prop_lut5_I2_O)        0.124     9.954 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_14/O
                         net (fo=32, routed)          2.160    12.114    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][31]_0[0]
    SLICE_X29Y134        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.693    22.872    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X29Y134        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][11]/C
                         clock pessimism              0.247    23.119    
                         clock uncertainty           -0.302    22.817    
    SLICE_X29Y134        FDRE (Setup_fdre_C_CE)      -0.205    22.612    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][11]
  -------------------------------------------------------------------
                         required time                         22.612    
                         arrival time                         -12.114    
  -------------------------------------------------------------------
                         slack                                 10.498    

Slack (MET) :             10.498ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 1.014ns (11.335%)  route 7.932ns (88.665%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 22.872 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.675     7.453    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6_2/O
                         net (fo=2, routed)           0.583     8.160    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clkfbout_reg[6]_i_3_n_0
    SLICE_X43Y121        LUT3 (Prop_lut3_I2_O)        0.124     8.284 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT3/O
                         net (fo=9, routed)           1.546     9.830    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[29][31]
    SLICE_X36Y124        LUT5 (Prop_lut5_I2_O)        0.124     9.954 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_14/O
                         net (fo=32, routed)          2.160    12.114    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][31]_0[0]
    SLICE_X29Y134        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.693    22.872    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X29Y134        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][23]/C
                         clock pessimism              0.247    23.119    
                         clock uncertainty           -0.302    22.817    
    SLICE_X29Y134        FDRE (Setup_fdre_C_CE)      -0.205    22.612    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][23]
  -------------------------------------------------------------------
                         required time                         22.612    
                         arrival time                         -12.114    
  -------------------------------------------------------------------
                         slack                                 10.498    

Slack (MET) :             10.498ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 1.014ns (11.335%)  route 7.932ns (88.665%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 22.872 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.675     7.453    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6_2/O
                         net (fo=2, routed)           0.583     8.160    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clkfbout_reg[6]_i_3_n_0
    SLICE_X43Y121        LUT3 (Prop_lut3_I2_O)        0.124     8.284 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT3/O
                         net (fo=9, routed)           1.546     9.830    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[29][31]
    SLICE_X36Y124        LUT5 (Prop_lut5_I2_O)        0.124     9.954 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_14/O
                         net (fo=32, routed)          2.160    12.114    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][31]_0[0]
    SLICE_X29Y134        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.693    22.872    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X29Y134        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][24]/C
                         clock pessimism              0.247    23.119    
                         clock uncertainty           -0.302    22.817    
    SLICE_X29Y134        FDRE (Setup_fdre_C_CE)      -0.205    22.612    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][24]
  -------------------------------------------------------------------
                         required time                         22.612    
                         arrival time                         -12.114    
  -------------------------------------------------------------------
                         slack                                 10.498    

Slack (MET) :             10.498ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 1.014ns (11.335%)  route 7.932ns (88.665%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 22.872 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.675     7.453    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6_2/O
                         net (fo=2, routed)           0.583     8.160    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clkfbout_reg[6]_i_3_n_0
    SLICE_X43Y121        LUT3 (Prop_lut3_I2_O)        0.124     8.284 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT3/O
                         net (fo=9, routed)           1.546     9.830    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[29][31]
    SLICE_X36Y124        LUT5 (Prop_lut5_I2_O)        0.124     9.954 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_14/O
                         net (fo=32, routed)          2.160    12.114    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][31]_0[0]
    SLICE_X29Y134        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.693    22.872    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X29Y134        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][25]/C
                         clock pessimism              0.247    23.119    
                         clock uncertainty           -0.302    22.817    
    SLICE_X29Y134        FDRE (Setup_fdre_C_CE)      -0.205    22.612    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][25]
  -------------------------------------------------------------------
                         required time                         22.612    
                         arrival time                         -12.114    
  -------------------------------------------------------------------
                         slack                                 10.498    

Slack (MET) :             10.498ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 1.014ns (11.335%)  route 7.932ns (88.665%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 22.872 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.675     7.453    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6_2/O
                         net (fo=2, routed)           0.583     8.160    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clkfbout_reg[6]_i_3_n_0
    SLICE_X43Y121        LUT3 (Prop_lut3_I2_O)        0.124     8.284 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT3/O
                         net (fo=9, routed)           1.546     9.830    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[29][31]
    SLICE_X36Y124        LUT5 (Prop_lut5_I2_O)        0.124     9.954 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_14/O
                         net (fo=32, routed)          2.160    12.114    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][31]_0[0]
    SLICE_X29Y134        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.693    22.872    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X29Y134        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][28]/C
                         clock pessimism              0.247    23.119    
                         clock uncertainty           -0.302    22.817    
    SLICE_X29Y134        FDRE (Setup_fdre_C_CE)      -0.205    22.612    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][28]
  -------------------------------------------------------------------
                         required time                         22.612    
                         arrival time                         -12.114    
  -------------------------------------------------------------------
                         slack                                 10.498    

Slack (MET) :             10.498ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 1.014ns (11.335%)  route 7.932ns (88.665%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 22.872 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.675     7.453    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6_2/O
                         net (fo=2, routed)           0.583     8.160    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clkfbout_reg[6]_i_3_n_0
    SLICE_X43Y121        LUT3 (Prop_lut3_I2_O)        0.124     8.284 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT3/O
                         net (fo=9, routed)           1.546     9.830    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[29][31]
    SLICE_X36Y124        LUT5 (Prop_lut5_I2_O)        0.124     9.954 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT5_14/O
                         net (fo=32, routed)          2.160    12.114    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][31]_0[0]
    SLICE_X29Y134        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.693    22.872    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X29Y134        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][8]/C
                         clock pessimism              0.247    23.119    
                         clock uncertainty           -0.302    22.817    
    SLICE_X29Y134        FDRE (Setup_fdre_C_CE)      -0.205    22.612    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][8]
  -------------------------------------------------------------------
                         required time                         22.612    
                         arrival time                         -12.114    
  -------------------------------------------------------------------
                         slack                                 10.498    

Slack (MET) :             10.505ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.288ns  (logic 2.114ns (22.761%)  route 7.174ns (77.239%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 22.882 - 20.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.819     3.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.456     3.569 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.985     6.554    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X59Y121        LUT4 (Prop_lut4_I0_O)        0.124     6.678 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_1/O
                         net (fo=2, routed)           0.751     7.429    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_347
    SLICE_X61Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.954 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.954    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_0
    SLICE_X61Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.288 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21/O[1]
                         net (fo=97, routed)          2.013    10.301    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21_n_6
    SLICE_X66Y130        LUT6 (Prop_lut6_I3_O)        0.303    10.604 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_15/O
                         net (fo=2, routed)           0.687    11.291    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_19
    SLICE_X66Y129        LUT3 (Prop_lut3_I1_O)        0.124    11.415 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_13/O
                         net (fo=2, routed)           0.294    11.709    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_23
    SLICE_X66Y129        LUT5 (Prop_lut5_I4_O)        0.124    11.833 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_22/O
                         net (fo=2, routed)           0.444    12.277    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_25
    SLICE_X66Y128        LUT3 (Prop_lut3_I1_O)        0.124    12.401 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_54/O
                         net (fo=1, routed)           0.000    12.401    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[2]
    SLICE_X66Y128        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.703    22.882    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X66Y128        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][2]/C
                         clock pessimism              0.247    23.129    
                         clock uncertainty           -0.302    22.827    
    SLICE_X66Y128        FDRE (Setup_fdre_C_D)        0.079    22.906    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][2]
  -------------------------------------------------------------------
                         required time                         22.906    
                         arrival time                         -12.401    
  -------------------------------------------------------------------
                         slack                                 10.505    

Slack (MET) :             10.520ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 1.972ns (21.384%)  route 7.250ns (78.616%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 22.881 - 20.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.819     3.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.456     3.569 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.985     6.554    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X59Y121        LUT4 (Prop_lut4_I0_O)        0.124     6.678 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_1/O
                         net (fo=2, routed)           0.751     7.429    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_347
    SLICE_X61Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.954 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.954    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_0
    SLICE_X61Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.267 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21/O[3]
                         net (fo=97, routed)          2.354    10.621    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21_n_4
    SLICE_X61Y130        LUT6 (Prop_lut6_I2_O)        0.306    10.927 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_30/O
                         net (fo=2, routed)           0.650    11.577    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_46
    SLICE_X61Y129        LUT5 (Prop_lut5_I3_O)        0.124    11.701 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT5_27/O
                         net (fo=2, routed)           0.510    12.211    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_49
    SLICE_X60Y128        LUT3 (Prop_lut3_I2_O)        0.124    12.335 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_19/O
                         net (fo=1, routed)           0.000    12.335    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_17_in[2]
    SLICE_X60Y128        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.702    22.881    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X60Y128        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][2]/C
                         clock pessimism              0.247    23.128    
                         clock uncertainty           -0.302    22.826    
    SLICE_X60Y128        FDRE (Setup_fdre_C_D)        0.029    22.855    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][2]
  -------------------------------------------------------------------
                         required time                         22.855    
                         arrival time                         -12.335    
  -------------------------------------------------------------------
                         slack                                 10.520    

Slack (MET) :             10.531ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 1.990ns (21.480%)  route 7.274ns (78.520%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 22.882 - 20.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.819     3.113    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X51Y130        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.456     3.569 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/Q
                         net (fo=23, routed)          2.985     6.554    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[10]
    SLICE_X59Y121        LUT4 (Prop_lut4_I0_O)        0.124     6.678 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT4_1/O
                         net (fo=2, routed)           0.751     7.429    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_347
    SLICE_X61Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.954 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.954    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_3_n_0
    SLICE_X61Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.288 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21/O[1]
                         net (fo=97, routed)          2.016    10.304    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21_n_6
    SLICE_X66Y130        LUT6 (Prop_lut6_I3_O)        0.303    10.607 f  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_14/O
                         net (fo=2, routed)           0.702    11.309    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_22
    SLICE_X66Y130        LUT6 (Prop_lut6_I3_O)        0.124    11.433 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT6_78/O
                         net (fo=2, routed)           0.821    12.253    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_net_106
    SLICE_X66Y128        LUT3 (Prop_lut3_I2_O)        0.124    12.377 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/xilinx_clock_ma4_LUT3_30/O
                         net (fo=1, routed)           0.000    12.377    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_17_in[8]
    SLICE_X66Y128        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.703    22.882    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X66Y128        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][8]/C
                         clock pessimism              0.247    23.129    
                         clock uncertainty           -0.302    22.827    
    SLICE_X66Y128        FDRE (Setup_fdre_C_D)        0.081    22.908    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][8]
  -------------------------------------------------------------------
                         required time                         22.908    
                         arrival time                         -12.377    
  -------------------------------------------------------------------
                         slack                                 10.531    

Slack (MET) :             10.537ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.895ns  (logic 1.138ns (12.794%)  route 7.757ns (87.206%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 22.824 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.675     7.453    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6_2/O
                         net (fo=2, routed)           0.583     8.160    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clkfbout_reg[6]_i_3_n_0
    SLICE_X43Y121        LUT3 (Prop_lut3_I2_O)        0.124     8.284 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT3/O
                         net (fo=9, routed)           0.954     9.238    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_8
    SLICE_X40Y122        LUT6 (Prop_lut6_I3_O)        0.124     9.362 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6_11/O
                         net (fo=2, routed)           0.447     9.809    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[4][0]
    SLICE_X38Y123        LUT4 (Prop_lut4_I2_O)        0.124     9.933 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT4_26/O
                         net (fo=32, routed)          2.129    12.063    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][31]_0[0]
    SLICE_X46Y133        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.645    22.824    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X46Y133        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][12]/C
                         clock pessimism              0.247    23.071    
                         clock uncertainty           -0.302    22.769    
    SLICE_X46Y133        FDRE (Setup_fdre_C_CE)      -0.169    22.600    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][12]
  -------------------------------------------------------------------
                         required time                         22.600    
                         arrival time                         -12.063    
  -------------------------------------------------------------------
                         slack                                 10.537    

Slack (MET) :             10.537ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.895ns  (logic 1.138ns (12.794%)  route 7.757ns (87.206%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 22.824 - 20.000 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.874     3.168    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=68, routed)          2.968     6.654    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X42Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_1/O
                         net (fo=3, routed)           0.675     7.453    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_3_n_0
    SLICE_X42Y121        LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6_2/O
                         net (fo=2, routed)           0.583     8.160    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clkfbout_reg[6]_i_3_n_0
    SLICE_X43Y121        LUT3 (Prop_lut3_I2_O)        0.124     8.284 f  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT3/O
                         net (fo=9, routed)           0.954     9.238    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_net_8
    SLICE_X40Y122        LUT6 (Prop_lut6_I3_O)        0.124     9.362 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT6_11/O
                         net (fo=2, routed)           0.447     9.809    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[4][0]
    SLICE_X38Y123        LUT4 (Prop_lut4_I2_O)        0.124     9.933 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/xilinx_clock_ma2_LUT4_26/O
                         net (fo=32, routed)          2.129    12.063    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][31]_0[0]
    SLICE_X46Y133        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.645    22.824    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X46Y133        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][22]/C
                         clock pessimism              0.247    23.071    
                         clock uncertainty           -0.302    22.769    
    SLICE_X46Y133        FDRE (Setup_fdre_C_CE)      -0.169    22.600    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][22]
  -------------------------------------------------------------------
                         required time                         22.600    
                         arrival time                         -12.063    
  -------------------------------------------------------------------
                         slack                                 10.537    




