// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module EnqEntry_12(
  input         clock,
  input         reset,
  input         io_commonIn_flush_valid,
  input         io_commonIn_flush_bits_robIdx_flag,
  input  [7:0]  io_commonIn_flush_bits_robIdx_value,
  input         io_commonIn_flush_bits_level,
  input         io_commonIn_enq_valid,
  input         io_commonIn_enq_bits_status_robIdx_flag,
  input  [7:0]  io_commonIn_enq_bits_status_robIdx_value,
  input         io_commonIn_enq_bits_status_fuType_11,
  input         io_commonIn_enq_bits_status_fuType_12,
  input  [7:0]  io_commonIn_enq_bits_status_srcStatus_0_psrc,
  input  [3:0]  io_commonIn_enq_bits_status_srcStatus_0_srcType,
  input         io_commonIn_enq_bits_status_srcStatus_0_srcState,
  input  [3:0]  io_commonIn_enq_bits_status_srcStatus_0_dataSources_value,
  input  [7:0]  io_commonIn_enq_bits_status_srcStatus_1_psrc,
  input  [3:0]  io_commonIn_enq_bits_status_srcStatus_1_srcType,
  input         io_commonIn_enq_bits_status_srcStatus_1_srcState,
  input  [3:0]  io_commonIn_enq_bits_status_srcStatus_1_dataSources_value,
  input  [7:0]  io_commonIn_enq_bits_status_srcStatus_2_psrc,
  input  [3:0]  io_commonIn_enq_bits_status_srcStatus_2_srcType,
  input         io_commonIn_enq_bits_status_srcStatus_2_srcState,
  input  [3:0]  io_commonIn_enq_bits_status_srcStatus_2_dataSources_value,
  input  [8:0]  io_commonIn_enq_bits_payload_fuOpType,
  input         io_commonIn_enq_bits_payload_rfWen,
  input         io_commonIn_enq_bits_payload_fpWen,
  input         io_commonIn_enq_bits_payload_fpu_wflags,
  input  [1:0]  io_commonIn_enq_bits_payload_fpu_fmt,
  input  [2:0]  io_commonIn_enq_bits_payload_fpu_rm,
  input  [7:0]  io_commonIn_enq_bits_payload_pdest,
  input         io_commonIn_wakeUpFromWB_5_valid,
  input         io_commonIn_wakeUpFromWB_5_bits_fpWen,
  input  [7:0]  io_commonIn_wakeUpFromWB_5_bits_pdest,
  input         io_commonIn_wakeUpFromWB_4_valid,
  input         io_commonIn_wakeUpFromWB_4_bits_fpWen,
  input  [7:0]  io_commonIn_wakeUpFromWB_4_bits_pdest,
  input         io_commonIn_wakeUpFromWB_3_valid,
  input         io_commonIn_wakeUpFromWB_3_bits_fpWen,
  input  [7:0]  io_commonIn_wakeUpFromWB_3_bits_pdest,
  input         io_commonIn_wakeUpFromWB_2_valid,
  input         io_commonIn_wakeUpFromWB_2_bits_fpWen,
  input  [7:0]  io_commonIn_wakeUpFromWB_2_bits_pdest,
  input         io_commonIn_wakeUpFromWB_1_valid,
  input         io_commonIn_wakeUpFromWB_1_bits_fpWen,
  input  [7:0]  io_commonIn_wakeUpFromWB_1_bits_pdest,
  input         io_commonIn_wakeUpFromWB_0_valid,
  input         io_commonIn_wakeUpFromWB_0_bits_fpWen,
  input  [7:0]  io_commonIn_wakeUpFromWB_0_bits_pdest,
  input         io_commonIn_wakeUpFromIQ_2_bits_fpWen,
  input  [7:0]  io_commonIn_wakeUpFromIQ_2_bits_pdest,
  input         io_commonIn_wakeUpFromIQ_1_bits_fpWen,
  input  [7:0]  io_commonIn_wakeUpFromIQ_1_bits_pdest,
  input         io_commonIn_wakeUpFromIQ_0_bits_fpWen,
  input  [7:0]  io_commonIn_wakeUpFromIQ_0_bits_pdest,
  input         io_commonIn_wakeUpFromIQ_0_bits_is0Lat,
  input         io_commonIn_og0Cancel_8,
  input         io_commonIn_deqSel,
  input         io_commonIn_issueResp_valid,
  input  [1:0]  io_commonIn_issueResp_bits_resp,
  input         io_commonIn_transSel,
  input         io_enqDelayIn1_wakeUpFromWB_5_valid,
  input         io_enqDelayIn1_wakeUpFromWB_5_bits_fpWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromWB_5_bits_pdest,
  input         io_enqDelayIn1_wakeUpFromWB_4_valid,
  input         io_enqDelayIn1_wakeUpFromWB_4_bits_fpWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromWB_4_bits_pdest,
  input         io_enqDelayIn1_wakeUpFromWB_3_valid,
  input         io_enqDelayIn1_wakeUpFromWB_3_bits_fpWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromWB_3_bits_pdest,
  input         io_enqDelayIn1_wakeUpFromWB_2_valid,
  input         io_enqDelayIn1_wakeUpFromWB_2_bits_fpWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromWB_2_bits_pdest,
  input         io_enqDelayIn1_wakeUpFromWB_1_valid,
  input         io_enqDelayIn1_wakeUpFromWB_1_bits_fpWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromWB_1_bits_pdest,
  input         io_enqDelayIn1_wakeUpFromWB_0_valid,
  input         io_enqDelayIn1_wakeUpFromWB_0_bits_fpWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromWB_0_bits_pdest,
  input         io_enqDelayIn1_wakeUpFromIQ_2_bits_fpWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromIQ_2_bits_pdest,
  input         io_enqDelayIn1_wakeUpFromIQ_1_bits_fpWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromIQ_1_bits_pdest,
  input         io_enqDelayIn1_wakeUpFromIQ_0_bits_fpWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromIQ_0_bits_pdest,
  input         io_enqDelayIn1_wakeUpFromIQ_0_bits_is0Lat,
  input         io_enqDelayIn1_og0Cancel_8,
  output        io_commonOut_valid,
  output        io_commonOut_issued,
  output        io_commonOut_canIssue,
  output [34:0] io_commonOut_fuType,
  output [3:0]  io_commonOut_dataSources_0_value,
  output [3:0]  io_commonOut_dataSources_1_value,
  output [3:0]  io_commonOut_dataSources_2_value,
  output [1:0]  io_commonOut_exuSources_0_value,
  output [1:0]  io_commonOut_exuSources_1_value,
  output [1:0]  io_commonOut_exuSources_2_value,
  output        io_commonOut_entry_bits_status_robIdx_flag,
  output [7:0]  io_commonOut_entry_bits_status_robIdx_value,
  output        io_commonOut_entry_bits_status_fuType_11,
  output        io_commonOut_entry_bits_status_fuType_12,
  output [7:0]  io_commonOut_entry_bits_status_srcStatus_0_psrc,
  output [7:0]  io_commonOut_entry_bits_status_srcStatus_1_psrc,
  output [7:0]  io_commonOut_entry_bits_status_srcStatus_2_psrc,
  output [8:0]  io_commonOut_entry_bits_payload_fuOpType,
  output        io_commonOut_entry_bits_payload_rfWen,
  output        io_commonOut_entry_bits_payload_fpWen,
  output        io_commonOut_entry_bits_payload_fpu_wflags,
  output [1:0]  io_commonOut_entry_bits_payload_fpu_fmt,
  output [2:0]  io_commonOut_entry_bits_payload_fpu_rm,
  output [7:0]  io_commonOut_entry_bits_payload_pdest,
  output [1:0]  io_commonOut_issueTimerRead,
  output        io_commonOut_transEntry_valid,
  output        io_commonOut_transEntry_bits_status_robIdx_flag,
  output [7:0]  io_commonOut_transEntry_bits_status_robIdx_value,
  output        io_commonOut_transEntry_bits_status_fuType_11,
  output        io_commonOut_transEntry_bits_status_fuType_12,
  output [7:0]  io_commonOut_transEntry_bits_status_srcStatus_0_psrc,
  output [3:0]  io_commonOut_transEntry_bits_status_srcStatus_0_srcType,
  output        io_commonOut_transEntry_bits_status_srcStatus_0_srcState,
  output [3:0]  io_commonOut_transEntry_bits_status_srcStatus_0_dataSources_value,
  output [1:0]  io_commonOut_transEntry_bits_status_srcStatus_0_exuSources_value,
  output [7:0]  io_commonOut_transEntry_bits_status_srcStatus_1_psrc,
  output [3:0]  io_commonOut_transEntry_bits_status_srcStatus_1_srcType,
  output        io_commonOut_transEntry_bits_status_srcStatus_1_srcState,
  output [3:0]  io_commonOut_transEntry_bits_status_srcStatus_1_dataSources_value,
  output [1:0]  io_commonOut_transEntry_bits_status_srcStatus_1_exuSources_value,
  output [7:0]  io_commonOut_transEntry_bits_status_srcStatus_2_psrc,
  output [3:0]  io_commonOut_transEntry_bits_status_srcStatus_2_srcType,
  output        io_commonOut_transEntry_bits_status_srcStatus_2_srcState,
  output [3:0]  io_commonOut_transEntry_bits_status_srcStatus_2_dataSources_value,
  output [1:0]  io_commonOut_transEntry_bits_status_srcStatus_2_exuSources_value,
  output        io_commonOut_transEntry_bits_status_issued,
  output [1:0]  io_commonOut_transEntry_bits_status_issueTimer,
  output [8:0]  io_commonOut_transEntry_bits_payload_fuOpType,
  output        io_commonOut_transEntry_bits_payload_rfWen,
  output        io_commonOut_transEntry_bits_payload_fpWen,
  output        io_commonOut_transEntry_bits_payload_fpu_wflags,
  output [1:0]  io_commonOut_transEntry_bits_payload_fpu_fmt,
  output [2:0]  io_commonOut_transEntry_bits_payload_fpu_rm,
  output [7:0]  io_commonOut_transEntry_bits_payload_pdest
);

  wire       currentStatus_srcStatus_2_srcState;
  wire       currentStatus_srcStatus_1_srcState;
  wire       currentStatus_srcStatus_0_srcState;
  wire [2:0] _io_commonOut_exuSources_2_value_comp_io_out;
  wire [2:0] _io_commonOut_exuSources_1_value_comp_io_out;
  wire [2:0] _io_commonOut_exuSources_0_value_comp_io_out;
  wire [2:0] _entryUpdate_status_srcStatus_2_exuSources_value_comp_io_out;
  wire [2:0] _entryUpdate_status_srcStatus_1_exuSources_value_comp_io_out;
  wire [2:0] _entryUpdate_status_srcStatus_0_exuSources_value_comp_io_out;
  wire [2:0] _enqDelayExuSources_2_value_comp_io_out;
  wire [2:0] _enqDelayExuSources_1_value_comp_io_out;
  wire [2:0] _enqDelayExuSources_0_value_comp_io_out;
  reg        validReg_last_REG;
  reg        entryReg_status_robIdx_flag;
  reg  [7:0] entryReg_status_robIdx_value;
  reg        entryReg_status_fuType_11;
  reg        entryReg_status_fuType_12;
  reg  [7:0] entryReg_status_srcStatus_0_psrc;
  reg  [3:0] entryReg_status_srcStatus_0_srcType;
  reg        entryReg_status_srcStatus_0_srcState;
  reg  [3:0] entryReg_status_srcStatus_0_dataSources_value;
  reg  [1:0] entryReg_status_srcStatus_0_exuSources_value;
  reg  [7:0] entryReg_status_srcStatus_1_psrc;
  reg  [3:0] entryReg_status_srcStatus_1_srcType;
  reg        entryReg_status_srcStatus_1_srcState;
  reg  [3:0] entryReg_status_srcStatus_1_dataSources_value;
  reg  [1:0] entryReg_status_srcStatus_1_exuSources_value;
  reg  [7:0] entryReg_status_srcStatus_2_psrc;
  reg  [3:0] entryReg_status_srcStatus_2_srcType;
  reg        entryReg_status_srcStatus_2_srcState;
  reg  [3:0] entryReg_status_srcStatus_2_dataSources_value;
  reg  [1:0] entryReg_status_srcStatus_2_exuSources_value;
  reg        entryReg_status_issued;
  reg  [1:0] entryReg_status_issueTimer;
  reg  [8:0] entryReg_payload_fuOpType;
  reg        entryReg_payload_rfWen;
  reg        entryReg_payload_fpWen;
  reg        entryReg_payload_fpu_wflags;
  reg  [1:0] entryReg_payload_fpu_fmt;
  reg  [2:0] entryReg_payload_fpu_rm;
  reg  [7:0] entryReg_payload_pdest;
  reg        enqDelayValidReg_last_REG;
  wire       common_flushed =
    io_commonIn_flush_valid
    & (io_commonIn_flush_bits_level
       & {entryReg_status_robIdx_flag,
          entryReg_status_robIdx_value} == {io_commonIn_flush_bits_robIdx_flag,
                                            io_commonIn_flush_bits_robIdx_value}
       | entryReg_status_robIdx_flag ^ io_commonIn_flush_bits_robIdx_flag
       ^ entryReg_status_robIdx_value > io_commonIn_flush_bits_robIdx_value);
  wire       enqDelayValidRegNext =
    io_commonIn_enq_valid & (~validReg_last_REG | io_commonIn_transSel);
  wire       wakeupVec_0_0 =
    io_commonIn_wakeUpFromIQ_0_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[1] & io_commonIn_wakeUpFromIQ_0_bits_fpWen;
  wire       wakeupVec_1_0 =
    io_commonIn_wakeUpFromIQ_0_bits_pdest == entryReg_status_srcStatus_1_psrc
    & entryReg_status_srcStatus_1_srcType[1] & io_commonIn_wakeUpFromIQ_0_bits_fpWen;
  wire       wakeupVec_2_0 =
    io_commonIn_wakeUpFromIQ_0_bits_pdest == entryReg_status_srcStatus_2_psrc
    & entryReg_status_srcStatus_2_srcType[1] & io_commonIn_wakeUpFromIQ_0_bits_fpWen;
  wire       wakeupVec_0_1 =
    io_commonIn_wakeUpFromIQ_1_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[1] & io_commonIn_wakeUpFromIQ_1_bits_fpWen;
  wire       wakeupVec_1_1 =
    io_commonIn_wakeUpFromIQ_1_bits_pdest == entryReg_status_srcStatus_1_psrc
    & entryReg_status_srcStatus_1_srcType[1] & io_commonIn_wakeUpFromIQ_1_bits_fpWen;
  wire       wakeupVec_2_1 =
    io_commonIn_wakeUpFromIQ_1_bits_pdest == entryReg_status_srcStatus_2_psrc
    & entryReg_status_srcStatus_2_srcType[1] & io_commonIn_wakeUpFromIQ_1_bits_fpWen;
  wire       wakeupVec_0_2 =
    io_commonIn_wakeUpFromIQ_2_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[1] & io_commonIn_wakeUpFromIQ_2_bits_fpWen;
  wire       wakeupVec_1_2 =
    io_commonIn_wakeUpFromIQ_2_bits_pdest == entryReg_status_srcStatus_1_psrc
    & entryReg_status_srcStatus_1_srcType[1] & io_commonIn_wakeUpFromIQ_2_bits_fpWen;
  wire       wakeupVec_2_2 =
    io_commonIn_wakeUpFromIQ_2_bits_pdest == entryReg_status_srcStatus_2_psrc
    & entryReg_status_srcStatus_2_srcType[1] & io_commonIn_wakeUpFromIQ_2_bits_fpWen;
  wire       cancelSel_0 =
    io_commonIn_og0Cancel_8 & io_commonIn_wakeUpFromIQ_0_bits_is0Lat;
  wire       hasWakeupIQ_srcWakeupByIQ_0_0 = wakeupVec_0_0 & ~cancelSel_0;
  wire       hasWakeupIQ_srcWakeupByIQ_1_0 = wakeupVec_1_0 & ~cancelSel_0;
  wire       hasWakeupIQ_srcWakeupByIQ_2_0 = wakeupVec_2_0 & ~cancelSel_0;
  wire       wakeupVec_0_1_1 =
    io_enqDelayIn1_wakeUpFromIQ_1_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[1] & io_enqDelayIn1_wakeUpFromIQ_1_bits_fpWen;
  wire       wakeupVec_1_1_1 =
    io_enqDelayIn1_wakeUpFromIQ_1_bits_pdest == entryReg_status_srcStatus_1_psrc
    & entryReg_status_srcStatus_1_srcType[1] & io_enqDelayIn1_wakeUpFromIQ_1_bits_fpWen;
  wire       wakeupVec_2_1_1 =
    io_enqDelayIn1_wakeUpFromIQ_1_bits_pdest == entryReg_status_srcStatus_2_psrc
    & entryReg_status_srcStatus_2_srcType[1] & io_enqDelayIn1_wakeUpFromIQ_1_bits_fpWen;
  wire       wakeupVec_0_2_1 =
    io_enqDelayIn1_wakeUpFromIQ_2_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[1] & io_enqDelayIn1_wakeUpFromIQ_2_bits_fpWen;
  wire       wakeupVec_1_2_1 =
    io_enqDelayIn1_wakeUpFromIQ_2_bits_pdest == entryReg_status_srcStatus_1_psrc
    & entryReg_status_srcStatus_1_srcType[1] & io_enqDelayIn1_wakeUpFromIQ_2_bits_fpWen;
  wire       wakeupVec_2_2_1 =
    io_enqDelayIn1_wakeUpFromIQ_2_bits_pdest == entryReg_status_srcStatus_2_psrc
    & entryReg_status_srcStatus_2_srcType[1] & io_enqDelayIn1_wakeUpFromIQ_2_bits_fpWen;
  wire       cancelSel_0_1 =
    io_enqDelayIn1_og0Cancel_8 & io_enqDelayIn1_wakeUpFromIQ_0_bits_is0Lat;
  wire       enqDelayOut1_srcWakeUpByIQVec_0_0 =
    io_enqDelayIn1_wakeUpFromIQ_0_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[1] & io_enqDelayIn1_wakeUpFromIQ_0_bits_fpWen
    & ~cancelSel_0_1;
  wire       enqDelayOut1_srcWakeUpByIQVec_1_0 =
    io_enqDelayIn1_wakeUpFromIQ_0_bits_pdest == entryReg_status_srcStatus_1_psrc
    & entryReg_status_srcStatus_1_srcType[1] & io_enqDelayIn1_wakeUpFromIQ_0_bits_fpWen
    & ~cancelSel_0_1;
  wire       enqDelayOut1_srcWakeUpByIQVec_2_0 =
    io_enqDelayIn1_wakeUpFromIQ_0_bits_pdest == entryReg_status_srcStatus_2_psrc
    & entryReg_status_srcStatus_2_srcType[1] & io_enqDelayIn1_wakeUpFromIQ_0_bits_fpWen
    & ~cancelSel_0_1;
  wire [2:0] _enqDelayOut1_srcWakeUpByIQ_0_T =
    {wakeupVec_0_2_1, wakeupVec_0_1_1, enqDelayOut1_srcWakeUpByIQVec_0_0};
  wire [2:0] _enqDelayOut1_srcWakeUpByIQ_1_T =
    {wakeupVec_1_2_1, wakeupVec_1_1_1, enqDelayOut1_srcWakeUpByIQVec_1_0};
  wire [2:0] _enqDelayOut1_srcWakeUpByIQ_2_T =
    {wakeupVec_2_2_1, wakeupVec_2_1_1, enqDelayOut1_srcWakeUpByIQVec_2_0};
  wire [1:0] enqDelayExuSources_0_value =
    {|(_enqDelayExuSources_0_value_comp_io_out[2:1]),
     _enqDelayExuSources_0_value_comp_io_out[2]
       | _enqDelayExuSources_0_value_comp_io_out[0]};
  wire [1:0] enqDelayExuSources_1_value =
    {|(_enqDelayExuSources_1_value_comp_io_out[2:1]),
     _enqDelayExuSources_1_value_comp_io_out[2]
       | _enqDelayExuSources_1_value_comp_io_out[0]};
  wire [1:0] enqDelayExuSources_2_value =
    {|(_enqDelayExuSources_2_value_comp_io_out[2:1]),
     _enqDelayExuSources_2_value_comp_io_out[2]
       | _enqDelayExuSources_2_value_comp_io_out[0]};
  assign currentStatus_srcStatus_0_srcState =
    enqDelayValidReg_last_REG
    & (io_enqDelayIn1_wakeUpFromWB_0_bits_pdest == entryReg_status_srcStatus_0_psrc
       & entryReg_status_srcStatus_0_srcType[1] & io_enqDelayIn1_wakeUpFromWB_0_bits_fpWen
       & io_enqDelayIn1_wakeUpFromWB_0_valid
       | io_enqDelayIn1_wakeUpFromWB_1_bits_pdest == entryReg_status_srcStatus_0_psrc
       & entryReg_status_srcStatus_0_srcType[1] & io_enqDelayIn1_wakeUpFromWB_1_bits_fpWen
       & io_enqDelayIn1_wakeUpFromWB_1_valid
       | io_enqDelayIn1_wakeUpFromWB_2_bits_pdest == entryReg_status_srcStatus_0_psrc
       & entryReg_status_srcStatus_0_srcType[1] & io_enqDelayIn1_wakeUpFromWB_2_bits_fpWen
       & io_enqDelayIn1_wakeUpFromWB_2_valid
       | io_enqDelayIn1_wakeUpFromWB_3_bits_pdest == entryReg_status_srcStatus_0_psrc
       & entryReg_status_srcStatus_0_srcType[1] & io_enqDelayIn1_wakeUpFromWB_3_bits_fpWen
       & io_enqDelayIn1_wakeUpFromWB_3_valid
       | io_enqDelayIn1_wakeUpFromWB_4_bits_pdest == entryReg_status_srcStatus_0_psrc
       & entryReg_status_srcStatus_0_srcType[1] & io_enqDelayIn1_wakeUpFromWB_4_bits_fpWen
       & io_enqDelayIn1_wakeUpFromWB_4_valid
       | io_enqDelayIn1_wakeUpFromWB_5_bits_pdest == entryReg_status_srcStatus_0_psrc
       & entryReg_status_srcStatus_0_srcType[1] & io_enqDelayIn1_wakeUpFromWB_5_bits_fpWen
       & io_enqDelayIn1_wakeUpFromWB_5_valid | (|_enqDelayOut1_srcWakeUpByIQ_0_T))
    | entryReg_status_srcStatus_0_srcState;
  wire       _GEN = enqDelayValidReg_last_REG & (|_enqDelayOut1_srcWakeUpByIQ_0_T);
  wire [3:0] currentStatus_srcStatus_0_dataSources_value =
    _GEN ? 4'h2 : entryReg_status_srcStatus_0_dataSources_value;
  assign currentStatus_srcStatus_1_srcState =
    enqDelayValidReg_last_REG
    & (io_enqDelayIn1_wakeUpFromWB_0_bits_pdest == entryReg_status_srcStatus_1_psrc
       & entryReg_status_srcStatus_1_srcType[1] & io_enqDelayIn1_wakeUpFromWB_0_bits_fpWen
       & io_enqDelayIn1_wakeUpFromWB_0_valid
       | io_enqDelayIn1_wakeUpFromWB_1_bits_pdest == entryReg_status_srcStatus_1_psrc
       & entryReg_status_srcStatus_1_srcType[1] & io_enqDelayIn1_wakeUpFromWB_1_bits_fpWen
       & io_enqDelayIn1_wakeUpFromWB_1_valid
       | io_enqDelayIn1_wakeUpFromWB_2_bits_pdest == entryReg_status_srcStatus_1_psrc
       & entryReg_status_srcStatus_1_srcType[1] & io_enqDelayIn1_wakeUpFromWB_2_bits_fpWen
       & io_enqDelayIn1_wakeUpFromWB_2_valid
       | io_enqDelayIn1_wakeUpFromWB_3_bits_pdest == entryReg_status_srcStatus_1_psrc
       & entryReg_status_srcStatus_1_srcType[1] & io_enqDelayIn1_wakeUpFromWB_3_bits_fpWen
       & io_enqDelayIn1_wakeUpFromWB_3_valid
       | io_enqDelayIn1_wakeUpFromWB_4_bits_pdest == entryReg_status_srcStatus_1_psrc
       & entryReg_status_srcStatus_1_srcType[1] & io_enqDelayIn1_wakeUpFromWB_4_bits_fpWen
       & io_enqDelayIn1_wakeUpFromWB_4_valid
       | io_enqDelayIn1_wakeUpFromWB_5_bits_pdest == entryReg_status_srcStatus_1_psrc
       & entryReg_status_srcStatus_1_srcType[1] & io_enqDelayIn1_wakeUpFromWB_5_bits_fpWen
       & io_enqDelayIn1_wakeUpFromWB_5_valid | (|_enqDelayOut1_srcWakeUpByIQ_1_T))
    | entryReg_status_srcStatus_1_srcState;
  wire       _GEN_0 = enqDelayValidReg_last_REG & (|_enqDelayOut1_srcWakeUpByIQ_1_T);
  wire [3:0] currentStatus_srcStatus_1_dataSources_value =
    _GEN_0 ? 4'h2 : entryReg_status_srcStatus_1_dataSources_value;
  assign currentStatus_srcStatus_2_srcState =
    enqDelayValidReg_last_REG
    & (io_enqDelayIn1_wakeUpFromWB_0_bits_pdest == entryReg_status_srcStatus_2_psrc
       & entryReg_status_srcStatus_2_srcType[1] & io_enqDelayIn1_wakeUpFromWB_0_bits_fpWen
       & io_enqDelayIn1_wakeUpFromWB_0_valid
       | io_enqDelayIn1_wakeUpFromWB_1_bits_pdest == entryReg_status_srcStatus_2_psrc
       & entryReg_status_srcStatus_2_srcType[1] & io_enqDelayIn1_wakeUpFromWB_1_bits_fpWen
       & io_enqDelayIn1_wakeUpFromWB_1_valid
       | io_enqDelayIn1_wakeUpFromWB_2_bits_pdest == entryReg_status_srcStatus_2_psrc
       & entryReg_status_srcStatus_2_srcType[1] & io_enqDelayIn1_wakeUpFromWB_2_bits_fpWen
       & io_enqDelayIn1_wakeUpFromWB_2_valid
       | io_enqDelayIn1_wakeUpFromWB_3_bits_pdest == entryReg_status_srcStatus_2_psrc
       & entryReg_status_srcStatus_2_srcType[1] & io_enqDelayIn1_wakeUpFromWB_3_bits_fpWen
       & io_enqDelayIn1_wakeUpFromWB_3_valid
       | io_enqDelayIn1_wakeUpFromWB_4_bits_pdest == entryReg_status_srcStatus_2_psrc
       & entryReg_status_srcStatus_2_srcType[1] & io_enqDelayIn1_wakeUpFromWB_4_bits_fpWen
       & io_enqDelayIn1_wakeUpFromWB_4_valid
       | io_enqDelayIn1_wakeUpFromWB_5_bits_pdest == entryReg_status_srcStatus_2_psrc
       & entryReg_status_srcStatus_2_srcType[1] & io_enqDelayIn1_wakeUpFromWB_5_bits_fpWen
       & io_enqDelayIn1_wakeUpFromWB_5_valid | (|_enqDelayOut1_srcWakeUpByIQ_2_T))
    | entryReg_status_srcStatus_2_srcState;
  wire       _GEN_1 = enqDelayValidReg_last_REG & (|_enqDelayOut1_srcWakeUpByIQ_2_T);
  wire [3:0] currentStatus_srcStatus_2_dataSources_value =
    _GEN_1 ? 4'h2 : entryReg_status_srcStatus_2_dataSources_value;
  wire [1:0] currentStatus_srcStatus_0_exuSources_value =
    enqDelayValidReg_last_REG
      ? enqDelayExuSources_0_value
      : entryReg_status_srcStatus_0_exuSources_value;
  wire [1:0] currentStatus_srcStatus_1_exuSources_value =
    enqDelayValidReg_last_REG
      ? enqDelayExuSources_1_value
      : entryReg_status_srcStatus_1_exuSources_value;
  wire [1:0] currentStatus_srcStatus_2_exuSources_value =
    enqDelayValidReg_last_REG
      ? enqDelayExuSources_2_value
      : entryReg_status_srcStatus_2_exuSources_value;
  wire [2:0] _wakeupByIQ_T =
    {wakeupVec_0_2, wakeupVec_0_1, hasWakeupIQ_srcWakeupByIQ_0_0};
  wire       entryUpdate_status_srcStatus_0_srcState =
    currentStatus_srcStatus_0_srcState
    | (|{io_commonIn_wakeUpFromWB_5_bits_pdest == entryReg_status_srcStatus_0_psrc
           & entryReg_status_srcStatus_0_srcType[1]
           & io_commonIn_wakeUpFromWB_5_bits_fpWen & io_commonIn_wakeUpFromWB_5_valid,
         io_commonIn_wakeUpFromWB_4_bits_pdest == entryReg_status_srcStatus_0_psrc
           & entryReg_status_srcStatus_0_srcType[1]
           & io_commonIn_wakeUpFromWB_4_bits_fpWen & io_commonIn_wakeUpFromWB_4_valid,
         io_commonIn_wakeUpFromWB_3_bits_pdest == entryReg_status_srcStatus_0_psrc
           & entryReg_status_srcStatus_0_srcType[1]
           & io_commonIn_wakeUpFromWB_3_bits_fpWen & io_commonIn_wakeUpFromWB_3_valid,
         io_commonIn_wakeUpFromWB_2_bits_pdest == entryReg_status_srcStatus_0_psrc
           & entryReg_status_srcStatus_0_srcType[1]
           & io_commonIn_wakeUpFromWB_2_bits_fpWen & io_commonIn_wakeUpFromWB_2_valid,
         io_commonIn_wakeUpFromWB_1_bits_pdest == entryReg_status_srcStatus_0_psrc
           & entryReg_status_srcStatus_0_srcType[1]
           & io_commonIn_wakeUpFromWB_1_bits_fpWen & io_commonIn_wakeUpFromWB_1_valid,
         io_commonIn_wakeUpFromWB_0_bits_pdest == entryReg_status_srcStatus_0_psrc
           & entryReg_status_srcStatus_0_srcType[1]
           & io_commonIn_wakeUpFromWB_0_bits_fpWen & io_commonIn_wakeUpFromWB_0_valid})
    | (|_wakeupByIQ_T);
  wire       _entryUpdate_status_srcStatus_0_dataSources_value_T =
    currentStatus_srcStatus_0_dataSources_value == 4'h2;
  wire [2:0] _entryUpdate_status_srcStatus_0_exuSources_value_T =
    {wakeupVec_0_2, wakeupVec_0_1, hasWakeupIQ_srcWakeupByIQ_0_0};
  wire [1:0] _entryUpdate_status_srcStatus_0_exuSources_value_T_11 =
    {|(_entryUpdate_status_srcStatus_0_exuSources_value_comp_io_out[2:1]),
     _entryUpdate_status_srcStatus_0_exuSources_value_comp_io_out[2]
       | _entryUpdate_status_srcStatus_0_exuSources_value_comp_io_out[0]};
  wire [2:0] _wakeupByIQ_T_3 =
    {wakeupVec_1_2, wakeupVec_1_1, hasWakeupIQ_srcWakeupByIQ_1_0};
  wire       entryUpdate_status_srcStatus_1_srcState =
    currentStatus_srcStatus_1_srcState
    | (|{io_commonIn_wakeUpFromWB_5_bits_pdest == entryReg_status_srcStatus_1_psrc
           & entryReg_status_srcStatus_1_srcType[1]
           & io_commonIn_wakeUpFromWB_5_bits_fpWen & io_commonIn_wakeUpFromWB_5_valid,
         io_commonIn_wakeUpFromWB_4_bits_pdest == entryReg_status_srcStatus_1_psrc
           & entryReg_status_srcStatus_1_srcType[1]
           & io_commonIn_wakeUpFromWB_4_bits_fpWen & io_commonIn_wakeUpFromWB_4_valid,
         io_commonIn_wakeUpFromWB_3_bits_pdest == entryReg_status_srcStatus_1_psrc
           & entryReg_status_srcStatus_1_srcType[1]
           & io_commonIn_wakeUpFromWB_3_bits_fpWen & io_commonIn_wakeUpFromWB_3_valid,
         io_commonIn_wakeUpFromWB_2_bits_pdest == entryReg_status_srcStatus_1_psrc
           & entryReg_status_srcStatus_1_srcType[1]
           & io_commonIn_wakeUpFromWB_2_bits_fpWen & io_commonIn_wakeUpFromWB_2_valid,
         io_commonIn_wakeUpFromWB_1_bits_pdest == entryReg_status_srcStatus_1_psrc
           & entryReg_status_srcStatus_1_srcType[1]
           & io_commonIn_wakeUpFromWB_1_bits_fpWen & io_commonIn_wakeUpFromWB_1_valid,
         io_commonIn_wakeUpFromWB_0_bits_pdest == entryReg_status_srcStatus_1_psrc
           & entryReg_status_srcStatus_1_srcType[1]
           & io_commonIn_wakeUpFromWB_0_bits_fpWen & io_commonIn_wakeUpFromWB_0_valid})
    | (|_wakeupByIQ_T_3);
  wire       _entryUpdate_status_srcStatus_1_dataSources_value_T =
    currentStatus_srcStatus_1_dataSources_value == 4'h2;
  wire [2:0] _entryUpdate_status_srcStatus_1_exuSources_value_T =
    {wakeupVec_1_2, wakeupVec_1_1, hasWakeupIQ_srcWakeupByIQ_1_0};
  wire [1:0] _entryUpdate_status_srcStatus_1_exuSources_value_T_11 =
    {|(_entryUpdate_status_srcStatus_1_exuSources_value_comp_io_out[2:1]),
     _entryUpdate_status_srcStatus_1_exuSources_value_comp_io_out[2]
       | _entryUpdate_status_srcStatus_1_exuSources_value_comp_io_out[0]};
  wire [2:0] _wakeupByIQ_T_6 =
    {wakeupVec_2_2, wakeupVec_2_1, hasWakeupIQ_srcWakeupByIQ_2_0};
  wire       entryUpdate_status_srcStatus_2_srcState =
    currentStatus_srcStatus_2_srcState
    | (|{io_commonIn_wakeUpFromWB_5_bits_pdest == entryReg_status_srcStatus_2_psrc
           & entryReg_status_srcStatus_2_srcType[1]
           & io_commonIn_wakeUpFromWB_5_bits_fpWen & io_commonIn_wakeUpFromWB_5_valid,
         io_commonIn_wakeUpFromWB_4_bits_pdest == entryReg_status_srcStatus_2_psrc
           & entryReg_status_srcStatus_2_srcType[1]
           & io_commonIn_wakeUpFromWB_4_bits_fpWen & io_commonIn_wakeUpFromWB_4_valid,
         io_commonIn_wakeUpFromWB_3_bits_pdest == entryReg_status_srcStatus_2_psrc
           & entryReg_status_srcStatus_2_srcType[1]
           & io_commonIn_wakeUpFromWB_3_bits_fpWen & io_commonIn_wakeUpFromWB_3_valid,
         io_commonIn_wakeUpFromWB_2_bits_pdest == entryReg_status_srcStatus_2_psrc
           & entryReg_status_srcStatus_2_srcType[1]
           & io_commonIn_wakeUpFromWB_2_bits_fpWen & io_commonIn_wakeUpFromWB_2_valid,
         io_commonIn_wakeUpFromWB_1_bits_pdest == entryReg_status_srcStatus_2_psrc
           & entryReg_status_srcStatus_2_srcType[1]
           & io_commonIn_wakeUpFromWB_1_bits_fpWen & io_commonIn_wakeUpFromWB_1_valid,
         io_commonIn_wakeUpFromWB_0_bits_pdest == entryReg_status_srcStatus_2_psrc
           & entryReg_status_srcStatus_2_srcType[1]
           & io_commonIn_wakeUpFromWB_0_bits_fpWen & io_commonIn_wakeUpFromWB_0_valid})
    | (|_wakeupByIQ_T_6);
  wire       _entryUpdate_status_srcStatus_2_dataSources_value_T =
    currentStatus_srcStatus_2_dataSources_value == 4'h2;
  wire [2:0] _entryUpdate_status_srcStatus_2_exuSources_value_T =
    {wakeupVec_2_2, wakeupVec_2_1, hasWakeupIQ_srcWakeupByIQ_2_0};
  wire [1:0] _entryUpdate_status_srcStatus_2_exuSources_value_T_11 =
    {|(_entryUpdate_status_srcStatus_2_exuSources_value_comp_io_out[2:1]),
     _entryUpdate_status_srcStatus_2_exuSources_value_comp_io_out[2]
       | _entryUpdate_status_srcStatus_2_exuSources_value_comp_io_out[0]};
  wire       entryUpdate_status_issued =
    io_commonIn_deqSel
    | ~(io_commonIn_issueResp_valid & io_commonIn_issueResp_bits_resp == 2'h0)
    & entryReg_status_issued;
  wire [1:0] _entryUpdate_status_issueTimer_T_1 = 2'(entryReg_status_issueTimer + 2'h1);
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      validReg_last_REG <= 1'h0;
      enqDelayValidReg_last_REG <= 1'h0;
    end
    else begin
      validReg_last_REG <=
        enqDelayValidRegNext
        | ~(common_flushed | io_commonIn_issueResp_valid
            & (&io_commonIn_issueResp_bits_resp) | io_commonIn_transSel)
        & validReg_last_REG;
      enqDelayValidReg_last_REG <= enqDelayValidRegNext;
    end
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    if (enqDelayValidRegNext) begin
      entryReg_status_robIdx_flag <= io_commonIn_enq_bits_status_robIdx_flag;
      entryReg_status_robIdx_value <= io_commonIn_enq_bits_status_robIdx_value;
      entryReg_status_fuType_11 <= io_commonIn_enq_bits_status_fuType_11;
      entryReg_status_fuType_12 <= io_commonIn_enq_bits_status_fuType_12;
      entryReg_status_srcStatus_0_psrc <= io_commonIn_enq_bits_status_srcStatus_0_psrc;
      entryReg_status_srcStatus_0_srcType <=
        io_commonIn_enq_bits_status_srcStatus_0_srcType;
      entryReg_status_srcStatus_0_srcState <=
        io_commonIn_enq_bits_status_srcStatus_0_srcState;
      entryReg_status_srcStatus_0_dataSources_value <=
        io_commonIn_enq_bits_status_srcStatus_0_dataSources_value;
      entryReg_status_srcStatus_0_exuSources_value <= 2'h0;
      entryReg_status_srcStatus_1_psrc <= io_commonIn_enq_bits_status_srcStatus_1_psrc;
      entryReg_status_srcStatus_1_srcType <=
        io_commonIn_enq_bits_status_srcStatus_1_srcType;
      entryReg_status_srcStatus_1_srcState <=
        io_commonIn_enq_bits_status_srcStatus_1_srcState;
      entryReg_status_srcStatus_1_dataSources_value <=
        io_commonIn_enq_bits_status_srcStatus_1_dataSources_value;
      entryReg_status_srcStatus_1_exuSources_value <= 2'h0;
      entryReg_status_srcStatus_2_psrc <= io_commonIn_enq_bits_status_srcStatus_2_psrc;
      entryReg_status_srcStatus_2_srcType <=
        io_commonIn_enq_bits_status_srcStatus_2_srcType;
      entryReg_status_srcStatus_2_srcState <=
        io_commonIn_enq_bits_status_srcStatus_2_srcState;
      entryReg_status_srcStatus_2_dataSources_value <=
        io_commonIn_enq_bits_status_srcStatus_2_dataSources_value;
      entryReg_status_srcStatus_2_exuSources_value <= 2'h0;
      entryReg_status_issueTimer <= 2'h3;
      entryReg_payload_fuOpType <= io_commonIn_enq_bits_payload_fuOpType;
      entryReg_payload_rfWen <= io_commonIn_enq_bits_payload_rfWen;
      entryReg_payload_fpWen <= io_commonIn_enq_bits_payload_fpWen;
      entryReg_payload_fpu_wflags <= io_commonIn_enq_bits_payload_fpu_wflags;
      entryReg_payload_fpu_fmt <= io_commonIn_enq_bits_payload_fpu_fmt;
      entryReg_payload_fpu_rm <= io_commonIn_enq_bits_payload_fpu_rm;
      entryReg_payload_pdest <= io_commonIn_enq_bits_payload_pdest;
    end
    else begin
      entryReg_status_srcStatus_0_srcState <= entryUpdate_status_srcStatus_0_srcState;
      if (|_wakeupByIQ_T)
        entryReg_status_srcStatus_0_dataSources_value <= 4'h2;
      else if (_entryUpdate_status_srcStatus_0_dataSources_value_T)
        entryReg_status_srcStatus_0_dataSources_value <= 4'h8;
      else if (_GEN)
        entryReg_status_srcStatus_0_dataSources_value <= 4'h2;
      if (|_entryUpdate_status_srcStatus_0_exuSources_value_T)
        entryReg_status_srcStatus_0_exuSources_value <=
          _entryUpdate_status_srcStatus_0_exuSources_value_T_11;
      else if (enqDelayValidReg_last_REG)
        entryReg_status_srcStatus_0_exuSources_value <= enqDelayExuSources_0_value;
      entryReg_status_srcStatus_1_srcState <= entryUpdate_status_srcStatus_1_srcState;
      if (|_wakeupByIQ_T_3)
        entryReg_status_srcStatus_1_dataSources_value <= 4'h2;
      else if (_entryUpdate_status_srcStatus_1_dataSources_value_T)
        entryReg_status_srcStatus_1_dataSources_value <= 4'h8;
      else if (_GEN_0)
        entryReg_status_srcStatus_1_dataSources_value <= 4'h2;
      if (|_entryUpdate_status_srcStatus_1_exuSources_value_T)
        entryReg_status_srcStatus_1_exuSources_value <=
          _entryUpdate_status_srcStatus_1_exuSources_value_T_11;
      else if (enqDelayValidReg_last_REG)
        entryReg_status_srcStatus_1_exuSources_value <= enqDelayExuSources_1_value;
      entryReg_status_srcStatus_2_srcState <= entryUpdate_status_srcStatus_2_srcState;
      if (|_wakeupByIQ_T_6)
        entryReg_status_srcStatus_2_dataSources_value <= 4'h2;
      else if (_entryUpdate_status_srcStatus_2_dataSources_value_T)
        entryReg_status_srcStatus_2_dataSources_value <= 4'h8;
      else if (_GEN_1)
        entryReg_status_srcStatus_2_dataSources_value <= 4'h2;
      if (|_entryUpdate_status_srcStatus_2_exuSources_value_T)
        entryReg_status_srcStatus_2_exuSources_value <=
          _entryUpdate_status_srcStatus_2_exuSources_value_T_11;
      else if (enqDelayValidReg_last_REG)
        entryReg_status_srcStatus_2_exuSources_value <= enqDelayExuSources_2_value;
      if (io_commonIn_deqSel)
        entryReg_status_issueTimer <= 2'h0;
      else if (entryReg_status_issued) begin
        if (~(&entryReg_status_issueTimer))
          entryReg_status_issueTimer <= _entryUpdate_status_issueTimer_T_1;
      end
      else
        entryReg_status_issueTimer <= 2'h3;
    end
    entryReg_status_issued <= ~enqDelayValidRegNext & entryUpdate_status_issued;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:42];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h2B; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        validReg_last_REG = _RANDOM[6'h0][0];
        entryReg_status_robIdx_flag = _RANDOM[6'h0][1];
        entryReg_status_robIdx_value = _RANDOM[6'h0][9:2];
        entryReg_status_fuType_11 = _RANDOM[6'h0][21];
        entryReg_status_fuType_12 = _RANDOM[6'h0][22];
        entryReg_status_srcStatus_0_psrc = _RANDOM[6'h1][20:13];
        entryReg_status_srcStatus_0_srcType = _RANDOM[6'h1][24:21];
        entryReg_status_srcStatus_0_srcState = _RANDOM[6'h1][25];
        entryReg_status_srcStatus_0_dataSources_value = _RANDOM[6'h1][29:26];
        entryReg_status_srcStatus_0_exuSources_value = _RANDOM[6'h2][5:4];
        entryReg_status_srcStatus_1_psrc = _RANDOM[6'h2][13:6];
        entryReg_status_srcStatus_1_srcType = _RANDOM[6'h2][17:14];
        entryReg_status_srcStatus_1_srcState = _RANDOM[6'h2][18];
        entryReg_status_srcStatus_1_dataSources_value = _RANDOM[6'h2][22:19];
        entryReg_status_srcStatus_1_exuSources_value = _RANDOM[6'h2][30:29];
        entryReg_status_srcStatus_2_psrc = {_RANDOM[6'h2][31], _RANDOM[6'h3][6:0]};
        entryReg_status_srcStatus_2_srcType = _RANDOM[6'h3][10:7];
        entryReg_status_srcStatus_2_srcState = _RANDOM[6'h3][11];
        entryReg_status_srcStatus_2_dataSources_value = _RANDOM[6'h3][15:12];
        entryReg_status_srcStatus_2_exuSources_value = _RANDOM[6'h3][23:22];
        entryReg_status_issued = _RANDOM[6'h3][25];
        entryReg_status_issueTimer = _RANDOM[6'h3][28:27];
        entryReg_payload_fuOpType = _RANDOM[6'hA][16:8];
        entryReg_payload_rfWen = _RANDOM[6'hA][17];
        entryReg_payload_fpWen = _RANDOM[6'hA][18];
        entryReg_payload_fpu_wflags = _RANDOM[6'hC][1];
        entryReg_payload_fpu_fmt = _RANDOM[6'hC][5:4];
        entryReg_payload_fpu_rm = _RANDOM[6'hC][8:6];
        entryReg_payload_pdest = _RANDOM[6'h15][29:22];
        enqDelayValidReg_last_REG = _RANDOM[6'h2A][11];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        validReg_last_REG = 1'h0;
        enqDelayValidReg_last_REG = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  UIntCompressor_27_000000000000001010100000000 enqDelayExuSources_0_value_comp (
    .io_in
      ({14'h0,
        wakeupVec_0_2_1,
        1'h0,
        wakeupVec_0_1_1,
        1'h0,
        enqDelayOut1_srcWakeUpByIQVec_0_0,
        8'h0}),
    .io_out (_enqDelayExuSources_0_value_comp_io_out)
  );
  UIntCompressor_27_000000000000001010100000000 enqDelayExuSources_1_value_comp (
    .io_in
      ({14'h0,
        wakeupVec_1_2_1,
        1'h0,
        wakeupVec_1_1_1,
        1'h0,
        enqDelayOut1_srcWakeUpByIQVec_1_0,
        8'h0}),
    .io_out (_enqDelayExuSources_1_value_comp_io_out)
  );
  UIntCompressor_27_000000000000001010100000000 enqDelayExuSources_2_value_comp (
    .io_in
      ({14'h0,
        wakeupVec_2_2_1,
        1'h0,
        wakeupVec_2_1_1,
        1'h0,
        enqDelayOut1_srcWakeUpByIQVec_2_0,
        8'h0}),
    .io_out (_enqDelayExuSources_2_value_comp_io_out)
  );
  UIntCompressor_27_000000000000001010100000000 entryUpdate_status_srcStatus_0_exuSources_value_comp (
    .io_in
      ({14'h0,
        wakeupVec_0_2,
        1'h0,
        wakeupVec_0_1,
        1'h0,
        hasWakeupIQ_srcWakeupByIQ_0_0,
        8'h0}),
    .io_out (_entryUpdate_status_srcStatus_0_exuSources_value_comp_io_out)
  );
  UIntCompressor_27_000000000000001010100000000 entryUpdate_status_srcStatus_1_exuSources_value_comp (
    .io_in
      ({14'h0,
        wakeupVec_1_2,
        1'h0,
        wakeupVec_1_1,
        1'h0,
        hasWakeupIQ_srcWakeupByIQ_1_0,
        8'h0}),
    .io_out (_entryUpdate_status_srcStatus_1_exuSources_value_comp_io_out)
  );
  UIntCompressor_27_000000000000001010100000000 entryUpdate_status_srcStatus_2_exuSources_value_comp (
    .io_in
      ({14'h0,
        wakeupVec_2_2,
        1'h0,
        wakeupVec_2_1,
        1'h0,
        hasWakeupIQ_srcWakeupByIQ_2_0,
        8'h0}),
    .io_out (_entryUpdate_status_srcStatus_2_exuSources_value_comp_io_out)
  );
  UIntCompressor_27_000000000000001010100000000 io_commonOut_exuSources_0_value_comp (
    .io_in  ({14'h0, wakeupVec_0_2, 1'h0, wakeupVec_0_1, 1'h0, wakeupVec_0_0, 8'h0}),
    .io_out (_io_commonOut_exuSources_0_value_comp_io_out)
  );
  UIntCompressor_27_000000000000001010100000000 io_commonOut_exuSources_1_value_comp (
    .io_in  ({14'h0, wakeupVec_1_2, 1'h0, wakeupVec_1_1, 1'h0, wakeupVec_1_0, 8'h0}),
    .io_out (_io_commonOut_exuSources_1_value_comp_io_out)
  );
  UIntCompressor_27_000000000000001010100000000 io_commonOut_exuSources_2_value_comp (
    .io_in  ({14'h0, wakeupVec_2_2, 1'h0, wakeupVec_2_1, 1'h0, wakeupVec_2_0, 8'h0}),
    .io_out (_io_commonOut_exuSources_2_value_comp_io_out)
  );
  assign io_commonOut_valid = validReg_last_REG;
  assign io_commonOut_issued = entryReg_status_issued;
  assign io_commonOut_canIssue =
    (validReg_last_REG
     & (&{currentStatus_srcStatus_2_srcState,
          currentStatus_srcStatus_1_srcState,
          currentStatus_srcStatus_0_srcState}) & ~entryReg_status_issued
     | validReg_last_REG & ~entryReg_status_issued
     & (&{(|{wakeupVec_2_2, wakeupVec_2_1, wakeupVec_2_0})
            | currentStatus_srcStatus_2_srcState,
          (|{wakeupVec_1_2, wakeupVec_1_1, wakeupVec_1_0})
            | currentStatus_srcStatus_1_srcState,
          (|{wakeupVec_0_2, wakeupVec_0_1, wakeupVec_0_0})
            | currentStatus_srcStatus_0_srcState})) & ~common_flushed;
  assign io_commonOut_fuType =
    {22'h0, entryReg_status_fuType_12, entryReg_status_fuType_11, 11'h0};
  assign io_commonOut_dataSources_0_value =
    (|{wakeupVec_0_2, wakeupVec_0_1, wakeupVec_0_0})
      ? 4'h1
      : currentStatus_srcStatus_0_dataSources_value;
  assign io_commonOut_dataSources_1_value =
    (|{wakeupVec_1_2, wakeupVec_1_1, wakeupVec_1_0})
      ? 4'h1
      : currentStatus_srcStatus_1_dataSources_value;
  assign io_commonOut_dataSources_2_value =
    (|{wakeupVec_2_2, wakeupVec_2_1, wakeupVec_2_0})
      ? 4'h1
      : currentStatus_srcStatus_2_dataSources_value;
  assign io_commonOut_exuSources_0_value =
    (|{wakeupVec_0_2, wakeupVec_0_1, wakeupVec_0_0})
      ? {|(_io_commonOut_exuSources_0_value_comp_io_out[2:1]),
         _io_commonOut_exuSources_0_value_comp_io_out[2]
           | _io_commonOut_exuSources_0_value_comp_io_out[0]}
      : currentStatus_srcStatus_0_exuSources_value;
  assign io_commonOut_exuSources_1_value =
    (|{wakeupVec_1_2, wakeupVec_1_1, wakeupVec_1_0})
      ? {|(_io_commonOut_exuSources_1_value_comp_io_out[2:1]),
         _io_commonOut_exuSources_1_value_comp_io_out[2]
           | _io_commonOut_exuSources_1_value_comp_io_out[0]}
      : currentStatus_srcStatus_1_exuSources_value;
  assign io_commonOut_exuSources_2_value =
    (|{wakeupVec_2_2, wakeupVec_2_1, wakeupVec_2_0})
      ? {|(_io_commonOut_exuSources_2_value_comp_io_out[2:1]),
         _io_commonOut_exuSources_2_value_comp_io_out[2]
           | _io_commonOut_exuSources_2_value_comp_io_out[0]}
      : currentStatus_srcStatus_2_exuSources_value;
  assign io_commonOut_entry_bits_status_robIdx_flag = entryReg_status_robIdx_flag;
  assign io_commonOut_entry_bits_status_robIdx_value = entryReg_status_robIdx_value;
  assign io_commonOut_entry_bits_status_fuType_11 = entryReg_status_fuType_11;
  assign io_commonOut_entry_bits_status_fuType_12 = entryReg_status_fuType_12;
  assign io_commonOut_entry_bits_status_srcStatus_0_psrc =
    entryReg_status_srcStatus_0_psrc;
  assign io_commonOut_entry_bits_status_srcStatus_1_psrc =
    entryReg_status_srcStatus_1_psrc;
  assign io_commonOut_entry_bits_status_srcStatus_2_psrc =
    entryReg_status_srcStatus_2_psrc;
  assign io_commonOut_entry_bits_payload_fuOpType = entryReg_payload_fuOpType;
  assign io_commonOut_entry_bits_payload_rfWen = entryReg_payload_rfWen;
  assign io_commonOut_entry_bits_payload_fpWen = entryReg_payload_fpWen;
  assign io_commonOut_entry_bits_payload_fpu_wflags = entryReg_payload_fpu_wflags;
  assign io_commonOut_entry_bits_payload_fpu_fmt = entryReg_payload_fpu_fmt;
  assign io_commonOut_entry_bits_payload_fpu_rm = entryReg_payload_fpu_rm;
  assign io_commonOut_entry_bits_payload_pdest = entryReg_payload_pdest;
  assign io_commonOut_issueTimerRead = entryReg_status_issueTimer;
  assign io_commonOut_transEntry_valid =
    validReg_last_REG & ~common_flushed & ~entryReg_status_issued;
  assign io_commonOut_transEntry_bits_status_robIdx_flag = entryReg_status_robIdx_flag;
  assign io_commonOut_transEntry_bits_status_robIdx_value = entryReg_status_robIdx_value;
  assign io_commonOut_transEntry_bits_status_fuType_11 = entryReg_status_fuType_11;
  assign io_commonOut_transEntry_bits_status_fuType_12 = entryReg_status_fuType_12;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_psrc =
    entryReg_status_srcStatus_0_psrc;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcType =
    entryReg_status_srcStatus_0_srcType;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcState =
    entryUpdate_status_srcStatus_0_srcState;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_dataSources_value =
    (|_wakeupByIQ_T)
      ? 4'h2
      : _entryUpdate_status_srcStatus_0_dataSources_value_T
          ? 4'h8
          : currentStatus_srcStatus_0_dataSources_value;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_exuSources_value =
    (|_entryUpdate_status_srcStatus_0_exuSources_value_T)
      ? _entryUpdate_status_srcStatus_0_exuSources_value_T_11
      : currentStatus_srcStatus_0_exuSources_value;
  assign io_commonOut_transEntry_bits_status_srcStatus_1_psrc =
    entryReg_status_srcStatus_1_psrc;
  assign io_commonOut_transEntry_bits_status_srcStatus_1_srcType =
    entryReg_status_srcStatus_1_srcType;
  assign io_commonOut_transEntry_bits_status_srcStatus_1_srcState =
    entryUpdate_status_srcStatus_1_srcState;
  assign io_commonOut_transEntry_bits_status_srcStatus_1_dataSources_value =
    (|_wakeupByIQ_T_3)
      ? 4'h2
      : _entryUpdate_status_srcStatus_1_dataSources_value_T
          ? 4'h8
          : currentStatus_srcStatus_1_dataSources_value;
  assign io_commonOut_transEntry_bits_status_srcStatus_1_exuSources_value =
    (|_entryUpdate_status_srcStatus_1_exuSources_value_T)
      ? _entryUpdate_status_srcStatus_1_exuSources_value_T_11
      : currentStatus_srcStatus_1_exuSources_value;
  assign io_commonOut_transEntry_bits_status_srcStatus_2_psrc =
    entryReg_status_srcStatus_2_psrc;
  assign io_commonOut_transEntry_bits_status_srcStatus_2_srcType =
    entryReg_status_srcStatus_2_srcType;
  assign io_commonOut_transEntry_bits_status_srcStatus_2_srcState =
    entryUpdate_status_srcStatus_2_srcState;
  assign io_commonOut_transEntry_bits_status_srcStatus_2_dataSources_value =
    (|_wakeupByIQ_T_6)
      ? 4'h2
      : _entryUpdate_status_srcStatus_2_dataSources_value_T
          ? 4'h8
          : currentStatus_srcStatus_2_dataSources_value;
  assign io_commonOut_transEntry_bits_status_srcStatus_2_exuSources_value =
    (|_entryUpdate_status_srcStatus_2_exuSources_value_T)
      ? _entryUpdate_status_srcStatus_2_exuSources_value_T_11
      : currentStatus_srcStatus_2_exuSources_value;
  assign io_commonOut_transEntry_bits_status_issued = entryUpdate_status_issued;
  assign io_commonOut_transEntry_bits_status_issueTimer =
    io_commonIn_deqSel
      ? 2'h0
      : entryReg_status_issued
          ? ((&entryReg_status_issueTimer)
               ? entryReg_status_issueTimer
               : _entryUpdate_status_issueTimer_T_1)
          : 2'h3;
  assign io_commonOut_transEntry_bits_payload_fuOpType = entryReg_payload_fuOpType;
  assign io_commonOut_transEntry_bits_payload_rfWen = entryReg_payload_rfWen;
  assign io_commonOut_transEntry_bits_payload_fpWen = entryReg_payload_fpWen;
  assign io_commonOut_transEntry_bits_payload_fpu_wflags = entryReg_payload_fpu_wflags;
  assign io_commonOut_transEntry_bits_payload_fpu_fmt = entryReg_payload_fpu_fmt;
  assign io_commonOut_transEntry_bits_payload_fpu_rm = entryReg_payload_fpu_rm;
  assign io_commonOut_transEntry_bits_payload_pdest = entryReg_payload_pdest;
endmodule

