Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Oct  6 20:18:39 2019
| Host         : jue-Lenovo-ideapad-320S-14IKB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      3 |            1 |
|      4 |            3 |
|      7 |            1 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              81 |           28 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               7 |            2 |
| Yes          | No                    | Yes                    |              23 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------+------------------+------------------+----------------+
|     Clock Signal     |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+----------------------------------+------------------+------------------+----------------+
|  rm1/stop_signal     |                                  | ext_rst_n_IBUF   |                1 |              1 |
|  sys_clk_i_IBUF_BUFG |                                  | ext_rst_n_IBUF   |                1 |              2 |
|  clk_BUFG            | rm1/key_halue                    | ext_rst_n_IBUF   |                1 |              3 |
|  clk_BUFG            | counter1/display_num[11]_i_1_n_0 | ext_rst_n_IBUF   |                2 |              4 |
|  clk_BUFG            | counter1/display_num[15]_i_1_n_0 | ext_rst_n_IBUF   |                2 |              4 |
|  clk_BUFG            | seg1/current_display_num_0       | ext_rst_n_IBUF   |                2 |              4 |
|  clk_BUFG            | seg1/clear                       |                  |                2 |              7 |
|  clk_BUFG            | s/E[0]                           | ext_rst_n_IBUF   |                3 |              8 |
|  clk_BUFG            |                                  | ext_rst_n_IBUF   |               26 |             78 |
+----------------------+----------------------------------+------------------+------------------+----------------+


