<?xml version="1.0" encoding="UTF-8"?>
<project name="compress">
  <platform vendor="xilinx" boardid="samsung" name="U2x4" featureRomTime="1569926298">
    <version major="201910" minor="1"/>
    <description/>
    <board name="xilinx.com:samsung:1.0" vendor="xilinx.com" fpga="xcku15p-ffva1156-2LV-e">
      <interfaces>
        <interface id="int1" name="PCIe" type="gen3x4"/>
      </interfaces>
      <memories>
        <memory name="dynamic_region_memory_subsystem_memory_ddr4_mem00" type="ddr4" size="4GB"/>
      </memories>
      <images>
        <image name="U2_image.jpg" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor>0x10EE</vendor>
        <device>0x6988</device>
        <subsystem>0x1351</subsystem>
      </id>
    </board>
    <build_flow/>
    <host architecture="x86_64"/>
    <device name="fpga0" fpgaDevice="kintexuplus:xcku15p:ffva1156:-2LV:e" addrWidth="0">
      <core name="OCL_REGION_0" target="csim" type="clc_region" clockFreq="0MHz" numComputeUnits="60">
        <kernel name="xilLz4Packer" language="c" vlnv="xilinx.com:hls:xilLz4Packer:1.0" preferredWorkGroupSizeMultiple="1" workGroupSize="1" debug="false" interrupt="true">
          <port name="M_AXI_GMEM0" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="in_r" addressQualifier="1" id="0" port="M_AXI_GMEM0" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512> const *"/>
          <arg name="out_r" addressQualifier="1" id="1" port="M_AXI_GMEM0" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512>*"/>
          <arg name="head_prev_blk" addressQualifier="1" id="2" port="M_AXI_GMEM0" size="0x8" offset="0x28" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512>*"/>
          <arg name="compressd_size" addressQualifier="1" id="3" port="M_AXI_GMEM1" size="0x8" offset="0x34" hostOffset="0x0" hostSize="0x8" type="unsigned int*"/>
          <arg name="in_block_size" addressQualifier="1" id="4" port="M_AXI_GMEM1" size="0x8" offset="0x40" hostOffset="0x0" hostSize="0x8" type="unsigned int*"/>
          <arg name="encoded_size" addressQualifier="1" id="5" port="M_AXI_GMEM1" size="0x8" offset="0x4C" hostOffset="0x0" hostSize="0x8" type="unsigned int*"/>
          <arg name="orig_input_data" addressQualifier="1" id="6" port="M_AXI_GMEM0" size="0x8" offset="0x58" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512>*"/>
          <arg name="head_res_size" addressQualifier="0" id="7" port="S_AXI_CONTROL" size="0x4" offset="0x64" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="offset" addressQualifier="0" id="8" port="S_AXI_CONTROL" size="0x4" offset="0x6C" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="block_size_in_kb" addressQualifier="0" id="9" port="S_AXI_CONTROL" size="0x4" offset="0x74" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="no_blocks" addressQualifier="0" id="10" port="S_AXI_CONTROL" size="0x4" offset="0x7C" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="tail_bytes" addressQualifier="0" id="11" port="S_AXI_CONTROL" size="0x4" offset="0x84" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="xilLz4Packer_1">
            <addrRemap base="0x00000000" port="S_AXI_CONTROL"/>
          </instance>
          <instance name="xilLz4Packer_2">
            <addrRemap base="0x00010000" port="S_AXI_CONTROL"/>
          </instance>
        </kernel>
        <kernel name="xilLz4Compress" language="c" vlnv="xilinx.com:hls:xilLz4Compress:1.0" preferredWorkGroupSizeMultiple="1" workGroupSize="1" debug="false" interrupt="true">
          <port name="M_AXI_GMEM0" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="in_r" addressQualifier="1" id="0" port="M_AXI_GMEM0" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512> const *"/>
          <arg name="out_r" addressQualifier="1" id="1" port="M_AXI_GMEM0" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512>*"/>
          <arg name="compressd_size" addressQualifier="1" id="2" port="M_AXI_GMEM1" size="0x8" offset="0x28" hostOffset="0x0" hostSize="0x8" type="unsigned int*"/>
          <arg name="in_block_size" addressQualifier="1" id="3" port="M_AXI_GMEM1" size="0x8" offset="0x34" hostOffset="0x0" hostSize="0x8" type="unsigned int*"/>
          <arg name="block_size_in_kb" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="input_size" addressQualifier="0" id="5" port="S_AXI_CONTROL" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="xilLz4Compress_1">
            <addrRemap base="0x00020000" port="S_AXI_CONTROL"/>
          </instance>
          <instance name="xilLz4Compress_2">
            <addrRemap base="0x00030000" port="S_AXI_CONTROL"/>
          </instance>
        </kernel>
      </core>
    </device>
  </platform>
</project>
