# SystemVerilog/Verilog

This directory has all the Verilog and SystemVerilog modules that I have either worked on the past or am currently working.

## Table of Contents
|   Lab #   |     Topic     |            Description                 |      Status      |
|:---------:|:-------------:|:--------------------------------------:|:----------------:|
|    S1     |  [FIFO Design]()  |  Everything related to FIFO design | :construction:   | 