<?xml version="1.0" encoding="UTF-8"?>
<spirit:abstractionDefinition xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>rtlwizard</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>mdio_rtl</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busType spirit:vendor="rtlwizard" spirit:library="user" spirit:name="mdio" spirit:version="1.0"/>
  <spirit:ports>
    <spirit:port>
      <spirit:logicalName>MDIO_I</spirit:logicalName>
      <spirit:description>PHY MDIO data input from 3-state buffer</spirit:description>
      <spirit:wire>
        <spirit:onMaster>
          <spirit:width>1</spirit:width>
          <spirit:direction>in</spirit:direction>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:width>1</spirit:width>
        </spirit:onSlave>
      </spirit:wire>
      <spirit:vendorExtensions>
        <xilinx:abstractionDefinitionPortInfo>
          <xilinx:tristate_role>in</xilinx:tristate_role>
          <xilinx:group>MDIO_GROUP</xilinx:group>
        </xilinx:abstractionDefinitionPortInfo>
      </spirit:vendorExtensions>
    </spirit:port>
    <spirit:port>
      <spirit:logicalName>MDIO_O</spirit:logicalName>
      <spirit:description>PHY MDIO data output to 3-state buffer</spirit:description>
      <spirit:wire>
        <spirit:onMaster>
          <spirit:width>1</spirit:width>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:width>1</spirit:width>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
      <spirit:vendorExtensions>
        <xilinx:abstractionDefinitionPortInfo>
          <xilinx:tristate_role>out</xilinx:tristate_role>
          <xilinx:group>MDIO_GROUP</xilinx:group>
        </xilinx:abstractionDefinitionPortInfo>
      </spirit:vendorExtensions>
    </spirit:port>
    <spirit:port>
      <spirit:logicalName>MDIO_T</spirit:logicalName>
      <spirit:description>PHY MDIO data output enable to 3-state buffer</spirit:description>
      <spirit:wire>
        <spirit:onMaster>
          <spirit:width>1</spirit:width>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:width>1</spirit:width>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
      <spirit:vendorExtensions>
        <xilinx:abstractionDefinitionPortInfo>
          <xilinx:tristate_role>tristate</xilinx:tristate_role>
          <xilinx:group>MDIO_GROUP</xilinx:group>
        </xilinx:abstractionDefinitionPortInfo>
      </spirit:vendorExtensions>
    </spirit:port>
    <spirit:port>
      <spirit:logicalName>MDC</spirit:logicalName>
      <spirit:description>Ethernet to PHY MII Management clock</spirit:description>
      <spirit:wire>
        <spirit:qualifier>
          <spirit:isClock>true</spirit:isClock>
        </spirit:qualifier>
        <spirit:onMaster>
          <spirit:presence>required</spirit:presence>
          <spirit:width>1</spirit:width>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:presence>required</spirit:presence>
          <spirit:width>1</spirit:width>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>
  </spirit:ports>
</spirit:abstractionDefinition>
