{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3079, "design__instance__area": 68769, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.11873091012239456, "power__switching__total": 0.08792661130428314, "power__leakage__total": 6.865196837679832e-07, "power__total": 0.20665821433067322, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5366792717691704, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5299538735626913, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.585791987053911, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.715252988193111, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.585792, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.715253, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7633411896417521, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7516502077948983, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.6999196975663577, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.1743435445358763, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -357.1102910016754, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.1743435445358763, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.311482, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 150, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -3.174344, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 149, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.43545904226163984, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.43097085453535555, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2648765726170811, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.855175066077701, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.264877, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.418433, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.43211183077003185, "clock__skew__worst_setup": 0.42856866490903556, "timing__hold__ws": 0.2631397396682365, "timing__setup__ws": -3.6248622907076884, "timing__hold__tns": 0, "timing__setup__tns": -404.12983259279605, "timing__hold__wns": 0, "timing__setup__wns": -3.6248622907076884, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.26314, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 451, "timing__setup_r2r__ws": -3.624862, "timing__setup_r2r_vio__count": 448, "design__die__bbox": "0.0 0.0 322.16 340.08", "design__core__bbox": "6.72 15.68 315.28 321.44", "design__instance__count__total": 5272, "design__instance__count__welltap": 602, "design__instance__count__diode": 0, "design__instance__count__fill": 1238, "design__instance__count__decap": 955, "design__io": 106, "design__die__area": 109560, "design__core__area": 94345.3, "design__instance__count__stdcell": 3079, "design__instance__area__stdcell": 68769, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.728908, "design__instance__utilization__stdcell": 0.728908, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 18257818, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 95605.5, "design__violations": 0, "design__instance__count__setup_buffer": 35, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2325, "route__net__special": 2, "route__drc_errors__iter:1": 1071, "route__wirelength__iter:1": 108183, "route__drc_errors__iter:2": 168, "route__wirelength__iter:2": 106965, "route__drc_errors__iter:3": 144, "route__wirelength__iter:3": 106420, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 106379, "route__drc_errors": 0, "route__wirelength": 106379, "route__vias": 16170, "route__vias__singlecut": 16170, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 666.34, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 57, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 57, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 57, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5317578750064255, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5263530871250874, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5831961745266203, "timing__setup__ws__corner:min_tt_025C_5v00": 2.899105926270753, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.583196, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.899106, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 57, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7548911709400448, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7454358452611073, "timing__hold__ws__corner:min_ss_125C_4v50": 0.7302811895240685, "timing__setup__ws__corner:min_ss_125C_4v50": -2.811917889235044, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -318.26665226337286, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.811917889235044, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.305513, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 150, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.811918, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 149, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 57, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.43211183077003185, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.42856866490903556, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2631397396682365, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.925024971692087, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.26314, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.560879, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 57, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5425205993561373, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5342686444476246, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5889184862019813, "timing__setup__ws__corner:max_tt_025C_5v00": 2.4695410859691234, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.588919, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.469541, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 57, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7733353065697782, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.7590916998725131, "timing__hold__ws__corner:max_ss_125C_4v50": 0.6631875236685678, "timing__setup__ws__corner:max_ss_125C_4v50": -3.6248622907076884, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -404.12983259279605, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -3.6248622907076884, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.316738, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 151, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -3.624862, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 150, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 57, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4394005006439849, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4338466653173756, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2669653462746854, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.74057206907497, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.266965, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.249554, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 57, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 57, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.98803, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99746, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.0119699, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00499381, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00223352, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00499381, "ir__voltage__worst": 4.99, "ir__drop__avg": 0.00254, "ir__drop__worst": 0.012, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}