design_2_clkdiv_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_2/ip/design_2_clkdiv_0_0/sim/design_2_clkdiv_0_0.vhd,incdir="../../../../project_TP_VGA.srcs/sources_1/bd/design_2/ipshared/c923"
design_2_vga_stripes_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_2/ip/design_2_vga_stripes_0_0/sim/design_2_vga_stripes_0_0.vhd,incdir="../../../../project_TP_VGA.srcs/sources_1/bd/design_2/ipshared/c923"
design_2_clk_wiz_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_2/ip/design_2_clk_wiz_0/design_2_clk_wiz_0_sim_netlist.vhdl,incdir="../../../../project_TP_VGA.srcs/sources_1/bd/design_2/ipshared/c923"
design_2_prom_sprites_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_2/ip/design_2_prom_sprites_0_0/sim/design_2_prom_sprites_0_0.vhd,incdir="../../../../project_TP_VGA.srcs/sources_1/bd/design_2/ipshared/c923"
design_2_VGA_16x32_sprites_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_2/ip/design_2_VGA_16x32_sprites_0_0/sim/design_2_VGA_16x32_sprites_0_0.vhd,incdir="../../../../project_TP_VGA.srcs/sources_1/bd/design_2/ipshared/c923"
design_2_SelBlock_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_2/ip/design_2_SelBlock_0_0/sim/design_2_SelBlock_0_0.vhd,incdir="../../../../project_TP_VGA.srcs/sources_1/bd/design_2/ipshared/c923"
design_2_VGA_dynamic_res_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_2/ip/design_2_VGA_dynamic_res_0_0/sim/design_2_VGA_dynamic_res_0_0.vhd,incdir="../../../../project_TP_VGA.srcs/sources_1/bd/design_2/ipshared/c923"
design_2.vhd,vhdl,xil_defaultlib,../../../bd/design_2/sim/design_2.vhd,incdir="../../../../project_TP_VGA.srcs/sources_1/bd/design_2/ipshared/c923"
