{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721914772607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721914772622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 25 22:39:32 2024 " "Processing started: Thu Jul 25 22:39:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721914772622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914772622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0_nano_ptmch -c DE0_Nano " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0_nano_ptmch -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914772623 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721914775322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721914775323 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "de0_nano_system.qsys " "Elaborating Platform Designer system entity \"de0_nano_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914796176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.22:40:07 Progress: Loading de0_nano_ptmch/de0_nano_system.qsys " "2024.07.25.22:40:07 Progress: Loading de0_nano_ptmch/de0_nano_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914807346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.22:40:09 Progress: Reading input file " "2024.07.25.22:40:09 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914809040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.22:40:09 Progress: Adding CLK100M \[clock_source 18.1\] " "2024.07.25.22:40:09 Progress: Adding CLK100M \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914809316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.22:40:12 Progress: Parameterizing module CLK100M " "2024.07.25.22:40:12 Progress: Parameterizing module CLK100M" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914812064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.22:40:12 Progress: Adding TRG_PLS_component_0 \[TRG_PLS_component 1.6\] " "2024.07.25.22:40:12 Progress: Adding TRG_PLS_component_0 \[TRG_PLS_component 1.6\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914812068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.22:40:13 Progress: Parameterizing module TRG_PLS_component_0 " "2024.07.25.22:40:13 Progress: Parameterizing module TRG_PLS_component_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914813763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.22:40:13 Progress: Adding altpll_0 \[altpll 18.1\] " "2024.07.25.22:40:13 Progress: Adding altpll_0 \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914813768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.22:40:13 Progress: Parameterizing module altpll_0 " "2024.07.25.22:40:13 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914813944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.22:40:13 Progress: Adding clk_50 \[clock_source 18.1\] " "2024.07.25.22:40:13 Progress: Adding clk_50 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914813948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.22:40:13 Progress: Parameterizing module clk_50 " "2024.07.25.22:40:13 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914813951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.22:40:13 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2024.07.25.22:40:13 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914813952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.22:40:14 Progress: Parameterizing module cpu " "2024.07.25.22:40:14 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914814332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.22:40:14 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2024.07.25.22:40:14 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914814342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.22:40:14 Progress: Parameterizing module jtag_uart " "2024.07.25.22:40:14 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914814402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.22:40:14 Progress: Adding key \[altera_avalon_pio 18.1\] " "2024.07.25.22:40:14 Progress: Adding key \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914814404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.22:40:14 Progress: Parameterizing module key " "2024.07.25.22:40:14 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914814460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.22:40:14 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2024.07.25.22:40:14 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914814463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.22:40:14 Progress: Parameterizing module sdram " "2024.07.25.22:40:14 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914814542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.22:40:14 Progress: Adding sw \[altera_avalon_pio 18.1\] " "2024.07.25.22:40:14 Progress: Adding sw \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914814545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.22:40:14 Progress: Parameterizing module sw " "2024.07.25.22:40:14 Progress: Parameterizing module sw" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914814546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.22:40:14 Progress: Adding timer \[altera_avalon_timer 18.1\] " "2024.07.25.22:40:14 Progress: Adding timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914814548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.22:40:14 Progress: Parameterizing module timer " "2024.07.25.22:40:14 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914814722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.22:40:14 Progress: Building connections " "2024.07.25.22:40:14 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914814724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.22:40:14 Progress: Parameterizing connections " "2024.07.25.22:40:14 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914814869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.22:40:14 Progress: Validating " "2024.07.25.22:40:14 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914814875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.25.22:40:16 Progress: Done reading input file " "2024.07.25.22:40:16 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914816978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De0_nano_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "De0_nano_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914819042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De0_nano_system.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "De0_nano_system.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914819042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De0_nano_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "De0_nano_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914819043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De0_nano_system.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "De0_nano_system.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914819043 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_nano_system.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit. " "De0_nano_system.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914819051 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_nano_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit. " "De0_nano_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914819055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De0_nano_system: Generating de0_nano_system \"de0_nano_system\" for QUARTUS_SYNTH " "De0_nano_system: Generating de0_nano_system \"de0_nano_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914821330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0 " "Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914826264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2 " "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914826299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TRG_PLS_component_0: \"de0_nano_system\" instantiated TRG_PLS_component \"TRG_PLS_component_0\" " "TRG_PLS_component_0: \"de0_nano_system\" instantiated TRG_PLS_component \"TRG_PLS_component_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914832282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"de0_nano_system\" instantiated altpll \"altpll_0\" " "Altpll_0: \"de0_nano_system\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914835563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"de0_nano_system\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"de0_nano_system\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914836854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'de0_nano_system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'de0_nano_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914836879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=de0_nano_system_jtag_uart --dir=C:/Users/suyama84/AppData/Local/Temp/alt9929_3160100696627457810.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9929_3160100696627457810.dir/0005_jtag_uart_gen//de0_nano_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=de0_nano_system_jtag_uart --dir=C:/Users/suyama84/AppData/Local/Temp/alt9929_3160100696627457810.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9929_3160100696627457810.dir/0005_jtag_uart_gen//de0_nano_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914836880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'de0_nano_system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'de0_nano_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914837753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"de0_nano_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"de0_nano_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914837780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'de0_nano_system_key' " "Key: Starting RTL generation for module 'de0_nano_system_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914837796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de0_nano_system_key --dir=C:/Users/suyama84/AppData/Local/Temp/alt9929_3160100696627457810.dir/0006_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9929_3160100696627457810.dir/0006_key_gen//de0_nano_system_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de0_nano_system_key --dir=C:/Users/suyama84/AppData/Local/Temp/alt9929_3160100696627457810.dir/0006_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9929_3160100696627457810.dir/0006_key_gen//de0_nano_system_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914837796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'de0_nano_system_key' " "Key: Done RTL generation for module 'de0_nano_system_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914838458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"de0_nano_system\" instantiated altera_avalon_pio \"key\" " "Key: \"de0_nano_system\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914838468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'de0_nano_system_sdram' " "Sdram: Starting RTL generation for module 'de0_nano_system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914838481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de0_nano_system_sdram --dir=C:/Users/suyama84/AppData/Local/Temp/alt9929_3160100696627457810.dir/0007_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9929_3160100696627457810.dir/0007_sdram_gen//de0_nano_system_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de0_nano_system_sdram --dir=C:/Users/suyama84/AppData/Local/Temp/alt9929_3160100696627457810.dir/0007_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9929_3160100696627457810.dir/0007_sdram_gen//de0_nano_system_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914838482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'de0_nano_system_sdram' " "Sdram: Done RTL generation for module 'de0_nano_system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914839411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"de0_nano_system\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"de0_nano_system\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914839446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Starting RTL generation for module 'de0_nano_system_sw' " "Sw: Starting RTL generation for module 'de0_nano_system_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914839463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de0_nano_system_sw --dir=C:/Users/suyama84/AppData/Local/Temp/alt9929_3160100696627457810.dir/0008_sw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9929_3160100696627457810.dir/0008_sw_gen//de0_nano_system_sw_component_configuration.pl  --do_build_sim=0  \] " "Sw:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de0_nano_system_sw --dir=C:/Users/suyama84/AppData/Local/Temp/alt9929_3160100696627457810.dir/0008_sw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9929_3160100696627457810.dir/0008_sw_gen//de0_nano_system_sw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914839463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Done RTL generation for module 'de0_nano_system_sw' " "Sw: Done RTL generation for module 'de0_nano_system_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914840118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: \"de0_nano_system\" instantiated altera_avalon_pio \"sw\" " "Sw: \"de0_nano_system\" instantiated altera_avalon_pio \"sw\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914840144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'de0_nano_system_timer' " "Timer: Starting RTL generation for module 'de0_nano_system_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914840161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=de0_nano_system_timer --dir=C:/Users/suyama84/AppData/Local/Temp/alt9929_3160100696627457810.dir/0009_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9929_3160100696627457810.dir/0009_timer_gen//de0_nano_system_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=de0_nano_system_timer --dir=C:/Users/suyama84/AppData/Local/Temp/alt9929_3160100696627457810.dir/0009_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9929_3160100696627457810.dir/0009_timer_gen//de0_nano_system_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914840161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'de0_nano_system_timer' " "Timer: Done RTL generation for module 'de0_nano_system_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914840884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"de0_nano_system\" instantiated altera_avalon_timer \"timer\" " "Timer: \"de0_nano_system\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914840896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914848265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914849154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914850035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914850906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914851589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914852392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914853302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914853893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"de0_nano_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"de0_nano_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914859083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"de0_nano_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"de0_nano_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914859106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"de0_nano_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"de0_nano_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914859129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'de0_nano_system_cpu_cpu' " "Cpu: Starting RTL generation for module 'de0_nano_system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914859174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=de0_nano_system_cpu_cpu --dir=C:/Users/suyama84/AppData/Local/Temp/alt9929_3160100696627457810.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9929_3160100696627457810.dir/0012_cpu_gen//de0_nano_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=de0_nano_system_cpu_cpu --dir=C:/Users/suyama84/AppData/Local/Temp/alt9929_3160100696627457810.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9929_3160100696627457810.dir/0012_cpu_gen//de0_nano_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914859175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.25 22:41:00 (*) Starting Nios II generation " "Cpu: # 2024.07.25 22:41:00 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.25 22:41:00 (*)   Checking for plaintext license. " "Cpu: # 2024.07.25 22:41:00 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.25 22:41:02 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2024.07.25 22:41:02 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.25 22:41:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.07.25 22:41:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.25 22:41:02 (*)   Plaintext license not found. " "Cpu: # 2024.07.25 22:41:02 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.25 22:41:02 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2024.07.25 22:41:02 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.25 22:41:02 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.07.25 22:41:02 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.25 22:41:02 (*)   Creating all objects for CPU " "Cpu: # 2024.07.25 22:41:02 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.25 22:41:04 (*)   Generating RTL from CPU objects " "Cpu: # 2024.07.25 22:41:04 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.25 22:41:04 (*)   Creating plain-text RTL " "Cpu: # 2024.07.25 22:41:04 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.07.25 22:41:05 (*) Done Nios II generation " "Cpu: # 2024.07.25 22:41:05 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'de0_nano_system_cpu_cpu' " "Cpu: Done RTL generation for module 'de0_nano_system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914865992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914866013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914866048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914866078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914866159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914866174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914866232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914866237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914866262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914866297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914866334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914866356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914866364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914867373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914868273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914868285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914868296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De0_nano_system: Done \"de0_nano_system\" with 40 modules, 69 files " "De0_nano_system: Done \"de0_nano_system\" with 40 modules, 69 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914868297 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "de0_nano_system.qsys " "Finished elaborating Platform Designer system entity \"de0_nano_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914869558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ledpwm.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ledpwm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledpwm " "Found entity 1: ledpwm" {  } { { "rtl/ledpwm.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/ledpwm.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914869991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914869991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/de0_nano_system.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/de0_nano_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system " "Found entity 1: de0_nano_system" {  } { { "de0_nano_system/synthesis/de0_nano_system.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "de0_nano_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "de0_nano_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_irq_mapper " "Found entity 1: de0_nano_system_irq_mapper" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_irq_mapper.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0 " "Found entity 1: de0_nano_system_mm_interconnect_0" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: de0_nano_system_mm_interconnect_0_avalon_st_adapter_004" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: de0_nano_system_mm_interconnect_0_avalon_st_adapter" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "de0_nano_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "de0_nano_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: de0_nano_system_mm_interconnect_0_rsp_mux_001" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870332 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_rsp_mux " "Found entity 1: de0_nano_system_mm_interconnect_0_rsp_mux" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: de0_nano_system_mm_interconnect_0_rsp_demux_002" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: de0_nano_system_mm_interconnect_0_rsp_demux_001" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_rsp_demux " "Found entity 1: de0_nano_system_mm_interconnect_0_rsp_demux" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: de0_nano_system_mm_interconnect_0_cmd_mux_001" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_cmd_mux " "Found entity 1: de0_nano_system_mm_interconnect_0_cmd_mux" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: de0_nano_system_mm_interconnect_0_cmd_demux_001" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_cmd_demux " "Found entity 1: de0_nano_system_mm_interconnect_0_cmd_demux" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870520 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870520 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870520 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870520 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721914870557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "de0_nano_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "de0_nano_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721914870599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "de0_nano_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "de0_nano_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0_nano_system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at de0_nano_system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721914870640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0_nano_system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at de0_nano_system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721914870641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_router_007_default_decode " "Found entity 1: de0_nano_system_mm_interconnect_0_router_007_default_decode" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870642 ""} { "Info" "ISGN_ENTITY_NAME" "2 de0_nano_system_mm_interconnect_0_router_007 " "Found entity 2: de0_nano_system_mm_interconnect_0_router_007" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0_nano_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at de0_nano_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721914870651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0_nano_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at de0_nano_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721914870652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_router_006_default_decode " "Found entity 1: de0_nano_system_mm_interconnect_0_router_006_default_decode" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870653 ""} { "Info" "ISGN_ENTITY_NAME" "2 de0_nano_system_mm_interconnect_0_router_006 " "Found entity 2: de0_nano_system_mm_interconnect_0_router_006" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870653 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0_nano_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at de0_nano_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721914870661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0_nano_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at de0_nano_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721914870662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: de0_nano_system_mm_interconnect_0_router_003_default_decode" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870664 ""} { "Info" "ISGN_ENTITY_NAME" "2 de0_nano_system_mm_interconnect_0_router_003 " "Found entity 2: de0_nano_system_mm_interconnect_0_router_003" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870664 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0_nano_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at de0_nano_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721914870671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0_nano_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at de0_nano_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721914870672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: de0_nano_system_mm_interconnect_0_router_002_default_decode" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870673 ""} { "Info" "ISGN_ENTITY_NAME" "2 de0_nano_system_mm_interconnect_0_router_002 " "Found entity 2: de0_nano_system_mm_interconnect_0_router_002" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0_nano_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at de0_nano_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721914870693 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0_nano_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at de0_nano_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721914870694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: de0_nano_system_mm_interconnect_0_router_001_default_decode" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870695 ""} { "Info" "ISGN_ENTITY_NAME" "2 de0_nano_system_mm_interconnect_0_router_001 " "Found entity 2: de0_nano_system_mm_interconnect_0_router_001" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870695 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0_nano_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at de0_nano_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721914870714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0_nano_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at de0_nano_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721914870714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_mm_interconnect_0_router_default_decode " "Found entity 1: de0_nano_system_mm_interconnect_0_router_default_decode" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870716 ""} { "Info" "ISGN_ENTITY_NAME" "2 de0_nano_system_mm_interconnect_0_router " "Found entity 2: de0_nano_system_mm_interconnect_0_router" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_timer " "Found entity 1: de0_nano_system_timer" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_timer.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_sw " "Found entity 1: de0_nano_system_sw" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sw.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_sdram_input_efifo_module " "Found entity 1: de0_nano_system_sdram_input_efifo_module" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870899 ""} { "Info" "ISGN_ENTITY_NAME" "2 de0_nano_system_sdram " "Found entity 2: de0_nano_system_sdram" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870899 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de0_nano_system_sdram_test_component.v(236) " "Verilog HDL warning at de0_nano_system_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram_test_component.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1721914870917 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de0_nano_system_sdram_test_component.v(237) " "Verilog HDL warning at de0_nano_system_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram_test_component.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1721914870917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_sdram_test_component_ram_module " "Found entity 1: de0_nano_system_sdram_test_component_ram_module" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram_test_component.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870918 ""} { "Info" "ISGN_ENTITY_NAME" "2 de0_nano_system_sdram_test_component " "Found entity 2: de0_nano_system_sdram_test_component" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram_test_component.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_key.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_key " "Found entity 1: de0_nano_system_key" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_key.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_jtag_uart_sim_scfifo_w " "Found entity 1: de0_nano_system_jtag_uart_sim_scfifo_w" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870954 ""} { "Info" "ISGN_ENTITY_NAME" "2 de0_nano_system_jtag_uart_scfifo_w " "Found entity 2: de0_nano_system_jtag_uart_scfifo_w" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870954 ""} { "Info" "ISGN_ENTITY_NAME" "3 de0_nano_system_jtag_uart_sim_scfifo_r " "Found entity 3: de0_nano_system_jtag_uart_sim_scfifo_r" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870954 ""} { "Info" "ISGN_ENTITY_NAME" "4 de0_nano_system_jtag_uart_scfifo_r " "Found entity 4: de0_nano_system_jtag_uart_scfifo_r" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870954 ""} { "Info" "ISGN_ENTITY_NAME" "5 de0_nano_system_jtag_uart " "Found entity 5: de0_nano_system_jtag_uart" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_cpu " "Found entity 1: de0_nano_system_cpu" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914870976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914870976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_cpu_cpu_register_bank_a_module " "Found entity 1: de0_nano_system_cpu_cpu_register_bank_a_module" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871012 ""} { "Info" "ISGN_ENTITY_NAME" "2 de0_nano_system_cpu_cpu_register_bank_b_module " "Found entity 2: de0_nano_system_cpu_cpu_register_bank_b_module" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871012 ""} { "Info" "ISGN_ENTITY_NAME" "3 de0_nano_system_cpu_cpu_nios2_oci_debug " "Found entity 3: de0_nano_system_cpu_cpu_nios2_oci_debug" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871012 ""} { "Info" "ISGN_ENTITY_NAME" "4 de0_nano_system_cpu_cpu_nios2_oci_break " "Found entity 4: de0_nano_system_cpu_cpu_nios2_oci_break" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871012 ""} { "Info" "ISGN_ENTITY_NAME" "5 de0_nano_system_cpu_cpu_nios2_oci_xbrk " "Found entity 5: de0_nano_system_cpu_cpu_nios2_oci_xbrk" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871012 ""} { "Info" "ISGN_ENTITY_NAME" "6 de0_nano_system_cpu_cpu_nios2_oci_dbrk " "Found entity 6: de0_nano_system_cpu_cpu_nios2_oci_dbrk" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871012 ""} { "Info" "ISGN_ENTITY_NAME" "7 de0_nano_system_cpu_cpu_nios2_oci_itrace " "Found entity 7: de0_nano_system_cpu_cpu_nios2_oci_itrace" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871012 ""} { "Info" "ISGN_ENTITY_NAME" "8 de0_nano_system_cpu_cpu_nios2_oci_td_mode " "Found entity 8: de0_nano_system_cpu_cpu_nios2_oci_td_mode" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871012 ""} { "Info" "ISGN_ENTITY_NAME" "9 de0_nano_system_cpu_cpu_nios2_oci_dtrace " "Found entity 9: de0_nano_system_cpu_cpu_nios2_oci_dtrace" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871012 ""} { "Info" "ISGN_ENTITY_NAME" "10 de0_nano_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: de0_nano_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871012 ""} { "Info" "ISGN_ENTITY_NAME" "11 de0_nano_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: de0_nano_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871012 ""} { "Info" "ISGN_ENTITY_NAME" "12 de0_nano_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: de0_nano_system_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871012 ""} { "Info" "ISGN_ENTITY_NAME" "13 de0_nano_system_cpu_cpu_nios2_oci_fifo " "Found entity 13: de0_nano_system_cpu_cpu_nios2_oci_fifo" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871012 ""} { "Info" "ISGN_ENTITY_NAME" "14 de0_nano_system_cpu_cpu_nios2_oci_pib " "Found entity 14: de0_nano_system_cpu_cpu_nios2_oci_pib" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871012 ""} { "Info" "ISGN_ENTITY_NAME" "15 de0_nano_system_cpu_cpu_nios2_oci_im " "Found entity 15: de0_nano_system_cpu_cpu_nios2_oci_im" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871012 ""} { "Info" "ISGN_ENTITY_NAME" "16 de0_nano_system_cpu_cpu_nios2_performance_monitors " "Found entity 16: de0_nano_system_cpu_cpu_nios2_performance_monitors" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871012 ""} { "Info" "ISGN_ENTITY_NAME" "17 de0_nano_system_cpu_cpu_nios2_avalon_reg " "Found entity 17: de0_nano_system_cpu_cpu_nios2_avalon_reg" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871012 ""} { "Info" "ISGN_ENTITY_NAME" "18 de0_nano_system_cpu_cpu_ociram_sp_ram_module " "Found entity 18: de0_nano_system_cpu_cpu_ociram_sp_ram_module" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871012 ""} { "Info" "ISGN_ENTITY_NAME" "19 de0_nano_system_cpu_cpu_nios2_ocimem " "Found entity 19: de0_nano_system_cpu_cpu_nios2_ocimem" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871012 ""} { "Info" "ISGN_ENTITY_NAME" "20 de0_nano_system_cpu_cpu_nios2_oci " "Found entity 20: de0_nano_system_cpu_cpu_nios2_oci" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871012 ""} { "Info" "ISGN_ENTITY_NAME" "21 de0_nano_system_cpu_cpu " "Found entity 21: de0_nano_system_cpu_cpu" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_cpu_cpu_debug_slave_sysclk " "Found entity 1: de0_nano_system_cpu_cpu_debug_slave_sysclk" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_cpu_cpu_debug_slave_tck " "Found entity 1: de0_nano_system_cpu_cpu_debug_slave_tck" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_cpu_cpu_debug_slave_wrapper " "Found entity 1: de0_nano_system_cpu_cpu_debug_slave_wrapper" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_cpu_cpu_test_bench " "Found entity 1: de0_nano_system_cpu_cpu_test_bench" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_test_bench.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_system_altpll_0_dffpipe_l2c " "Found entity 1: de0_nano_system_altpll_0_dffpipe_l2c" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871132 ""} { "Info" "ISGN_ENTITY_NAME" "2 de0_nano_system_altpll_0_stdsync_sv6 " "Found entity 2: de0_nano_system_altpll_0_stdsync_sv6" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871132 ""} { "Info" "ISGN_ENTITY_NAME" "3 de0_nano_system_altpll_0_altpll_gma2 " "Found entity 3: de0_nano_system_altpll_0_altpll_gma2" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871132 ""} { "Info" "ISGN_ENTITY_NAME" "4 de0_nano_system_altpll_0 " "Found entity 4: de0_nano_system_altpll_0" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/ptmch_cnt.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/ptmch_cnt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ptmch_cnt " "Found entity 1: ptmch_cnt" {  } { { "de0_nano_system/synthesis/submodules/ptmch_cnt.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_cnt.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/ptmch_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/ptmch_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ptmch_reg " "Found entity 1: ptmch_reg" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/ptmch_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/ptmch_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ptmch_top " "Found entity 1: ptmch_top" {  } { { "de0_nano_system/synthesis/submodules/ptmch_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_top.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_system/synthesis/submodules/ptmch_trg.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_system/synthesis/submodules/ptmch_trg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ptmch_trg " "Found entity 1: ptmch_trg" {  } { { "de0_nano_system/synthesis/submodules/ptmch_trg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_trg.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/de0_nano_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/de0_nano_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_top " "Found entity 1: de0_nano_top" {  } { { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914871218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871218 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/de0_nano_system.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/de0_nano_system.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/de0_nano_system.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/de0_nano_system.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871245 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_sc_fifo.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871268 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_clock_crosser.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_clock_crosser.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_clock_crosser.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_avalon_st_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_avalon_st_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871276 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_handshake_clock_crosser.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_handshake_clock_crosser.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_avalon_st_handshake_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_avalon_st_handshake_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871283 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_pipeline_base.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871289 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_pipeline_stage.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871296 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_default_burst_converter.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_default_burst_converter.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871304 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_incr_burst_converter.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_incr_burst_converter.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871323 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_address_alignment.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871329 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_arbitrator.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871334 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871349 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_13_1.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871373 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_new.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871404 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_uncmpr.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871413 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_uncompressor.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871420 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_master_agent.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871441 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_master_translator.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871461 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_slave_agent.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871477 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_slave_translator.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871497 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_width_adapter.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871527 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_reset_controller.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871548 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_reset_synchronizer.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871555 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_std_synchronizer_nocut.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_std_synchronizer_nocut.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_std_synchronizer_nocut.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_std_synchronizer_nocut.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_std_synchronizer_nocut.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871563 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_wrap_burst_converter.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871582 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_altpll_0.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_altpll_0.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_altpll_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_altpll_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871604 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871612 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871631 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871641 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_tck.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_tck.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871666 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871690 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_test_bench.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_test_bench.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871717 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_irq_mapper.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_irq_mapper.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871725 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_jtag_uart.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_jtag_uart.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_jtag_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_jtag_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871752 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_key.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_key.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_key.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_key.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_key.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_key.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871761 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871821 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871830 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871839 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871850 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871858 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_demux.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871867 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_demux_001.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871877 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_mux.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871886 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871913 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871939 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_001.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871965 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_002.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871975 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_003.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871984 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_006.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_006.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914871996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_006.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_006.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914871996 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_007.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_007.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914872004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_007.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_router_007.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914872005 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914872014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914872015 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914872022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914872023 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_002.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_002.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_002.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914872031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914872032 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914872054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914872055 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914872079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914872080 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_sdram.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_sdram.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914872106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_sdram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_sdram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914872107 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_sdram_test_component.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram_test_component.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_sdram_test_component.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram_test_component.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914872127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_sdram_test_component.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_sdram_test_component.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914872128 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_sw.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sw.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_sw.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sw.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914872148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_sw.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_sw.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914872149 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_timer.v C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_timer.v " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_timer.v\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_timer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914872156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/de0_nano_system_timer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/de0_nano_system_timer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914872157 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/ptmch_cnt.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_cnt.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/ptmch_cnt.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_cnt.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914872177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/ptmch_cnt.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/ptmch_cnt.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914872178 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/ptmch_reg.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/ptmch_reg.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914872208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/ptmch_reg.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/ptmch_reg.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914872209 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/ptmch_top.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_top.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/ptmch_top.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_top.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914872218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/ptmch_top.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/ptmch_top.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914872219 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/ptmch_trg.sv C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_trg.sv " "File \"c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/ptmch_trg.sv\" is a duplicate of already analyzed file \"C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_trg.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1721914872245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_system/submodules/ptmch_trg.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/de0_nano_system/submodules/ptmch_trg.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914872246 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_nano_system_sdram.v(318) " "Verilog HDL or VHDL warning at de0_nano_system_sdram.v(318): conditional expression evaluates to a constant" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1721914872282 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_nano_system_sdram.v(328) " "Verilog HDL or VHDL warning at de0_nano_system_sdram.v(328): conditional expression evaluates to a constant" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1721914872282 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_nano_system_sdram.v(338) " "Verilog HDL or VHDL warning at de0_nano_system_sdram.v(338): conditional expression evaluates to a constant" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1721914872282 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_nano_system_sdram.v(682) " "Verilog HDL or VHDL warning at de0_nano_system_sdram.v(682): conditional expression evaluates to a constant" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1721914872289 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_nano_top " "Elaborating entity \"de0_nano_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721914872724 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de0_nano_top.sv(30) " "Output port \"DRAM_CLK\" at de0_nano_top.sv(30) has no driver" {  } { { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1721914872726 "|de0_nano_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system de0_nano_system:u0_inst " "Elaborating entity \"de0_nano_system\" for hierarchy \"de0_nano_system:u0_inst\"" {  } { { "rtl/de0_nano_top.sv" "u0_inst" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914872755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ptmch_top de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0 " "Elaborating entity \"ptmch_top\" for hierarchy \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\"" {  } { { "de0_nano_system/synthesis/de0_nano_system.v" "trg_pls_component_0" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914872812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ptmch_trg de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst " "Elaborating entity \"ptmch_trg\" for hierarchy \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_top.sv" "trg_inst" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_top.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914872858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ptmch_cnt de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_cnt:cnt_inst " "Elaborating entity \"ptmch_cnt\" for hierarchy \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_cnt:cnt_inst\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_top.sv" "cnt_inst" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_top.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914872924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ptmch_reg de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst " "Elaborating entity \"ptmch_reg\" for hierarchy \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_top.sv" "reg_inst" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_top.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914872994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_altpll_0 de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0 " "Elaborating entity \"de0_nano_system_altpll_0\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\"" {  } { { "de0_nano_system/synthesis/de0_nano_system.v" "altpll_0" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914873081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_altpll_0_stdsync_sv6 de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"de0_nano_system_altpll_0_stdsync_sv6\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" "stdsync2" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914873119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_altpll_0_dffpipe_l2c de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_stdsync_sv6:stdsync2\|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"de0_nano_system_altpll_0_dffpipe_l2c\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_stdsync_sv6:stdsync2\|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" "dffpipe3" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914873153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_altpll_0_altpll_gma2 de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_altpll_gma2:sd1 " "Elaborating entity \"de0_nano_system_altpll_0_altpll_gma2\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_altpll_gma2:sd1\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" "sd1" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914873192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu " "Elaborating entity \"de0_nano_system_cpu\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\"" {  } { { "de0_nano_system/synthesis/de0_nano_system.v" "cpu" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914873236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu " "Elaborating entity \"de0_nano_system_cpu_cpu\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu.v" "cpu" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914873309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_test_bench de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_test_bench:the_de0_nano_system_cpu_cpu_test_bench " "Elaborating entity \"de0_nano_system_cpu_cpu_test_bench\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_test_bench:the_de0_nano_system_cpu_cpu_test_bench\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_test_bench" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914873592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_register_bank_a_module de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a " "Elaborating entity \"de0_nano_system_cpu_cpu_register_bank_a_module\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "de0_nano_system_cpu_cpu_register_bank_a" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914873638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914873882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914873912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914873913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914873913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914873913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914873913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914873913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914873913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914873913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914873913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914873913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914873913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914873913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914873913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914873913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914873913 ""}  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721914873913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914874061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914874061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914874063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_register_bank_b_module de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b " "Elaborating entity \"de0_nano_system_cpu_cpu_register_bank_b_module\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "de0_nano_system_cpu_cpu_register_bank_b" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914874124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_oci de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_oci\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_oci" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914874198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_oci_debug de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_oci_debug\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_oci_debug" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914874286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914874443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914874466 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914874467 ""}  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721914874467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_oci_break de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_break:the_de0_nano_system_cpu_cpu_nios2_oci_break " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_oci_break\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_break:the_de0_nano_system_cpu_cpu_nios2_oci_break\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_oci_break" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914874482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_oci_xbrk de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_xbrk:the_de0_nano_system_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_xbrk:the_de0_nano_system_cpu_cpu_nios2_oci_xbrk\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914874574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_oci_dbrk de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_dbrk:the_de0_nano_system_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_dbrk:the_de0_nano_system_cpu_cpu_nios2_oci_dbrk\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914874611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_oci_itrace de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_itrace:the_de0_nano_system_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_oci_itrace\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_itrace:the_de0_nano_system_cpu_cpu_nios2_oci_itrace\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914874647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_oci_dtrace de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_dtrace:the_de0_nano_system_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_dtrace:the_de0_nano_system_cpu_cpu_nios2_oci_dtrace\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914874686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_oci_td_mode de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_dtrace:the_de0_nano_system_cpu_cpu_nios2_oci_dtrace\|de0_nano_system_cpu_cpu_nios2_oci_td_mode:de0_nano_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_dtrace:the_de0_nano_system_cpu_cpu_nios2_oci_dtrace\|de0_nano_system_cpu_cpu_nios2_oci_td_mode:de0_nano_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "de0_nano_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914874813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_oci_fifo de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_fifo:the_de0_nano_system_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_oci_fifo\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_fifo:the_de0_nano_system_cpu_cpu_nios2_oci_fifo\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914874849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_oci_compute_input_tm_cnt de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_fifo:the_de0_nano_system_cpu_cpu_nios2_oci_fifo\|de0_nano_system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_de0_nano_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_fifo:the_de0_nano_system_cpu_cpu_nios2_oci_fifo\|de0_nano_system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_de0_nano_system_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914874941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_oci_fifo_wrptr_inc de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_fifo:the_de0_nano_system_cpu_cpu_nios2_oci_fifo\|de0_nano_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_de0_nano_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_fifo:the_de0_nano_system_cpu_cpu_nios2_oci_fifo\|de0_nano_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_de0_nano_system_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914874975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_oci_fifo_cnt_inc de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_fifo:the_de0_nano_system_cpu_cpu_nios2_oci_fifo\|de0_nano_system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_de0_nano_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_fifo:the_de0_nano_system_cpu_cpu_nios2_oci_fifo\|de0_nano_system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_de0_nano_system_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914875010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_oci_pib de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_pib:the_de0_nano_system_cpu_cpu_nios2_oci_pib " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_oci_pib\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_pib:the_de0_nano_system_cpu_cpu_nios2_oci_pib\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_oci_pib" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914875046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_oci_im de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_im:the_de0_nano_system_cpu_cpu_nios2_oci_im " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_oci_im\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_im:the_de0_nano_system_cpu_cpu_nios2_oci_im\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_oci_im" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914875081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_avalon_reg de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_avalon_reg\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914875130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_nios2_ocimem de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem " "Elaborating entity \"de0_nano_system_cpu_cpu_nios2_ocimem\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_nios2_ocimem" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914875170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_ociram_sp_ram_module de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem\|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram " "Elaborating entity \"de0_nano_system_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem\|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "de0_nano_system_cpu_cpu_ociram_sp_ram" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914875269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem\|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem\|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914875318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem\|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem\|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914875359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem\|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem\|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914875360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914875360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914875360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914875360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914875360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914875360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914875360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914875360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914875360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914875360 ""}  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721914875360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914875569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914875569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem\|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem\|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914875571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_debug_slave_wrapper de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"de0_nano_system_cpu_cpu_debug_slave_wrapper\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "the_de0_nano_system_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914875630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_debug_slave_tck de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck " "Elaborating entity \"de0_nano_system_cpu_cpu_debug_slave_tck\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" "the_de0_nano_system_cpu_cpu_debug_slave_tck" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914875674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_cpu_cpu_debug_slave_sysclk de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"de0_nano_system_cpu_cpu_debug_slave_sysclk\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" "the_de0_nano_system_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914875790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" "de0_nano_system_cpu_cpu_debug_slave_phy" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914875995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914876015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914876015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914876015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914876015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914876015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914876015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914876015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914876015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914876015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914876015 ""}  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721914876015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914876024 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914876050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914877064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914877360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_jtag_uart de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart " "Elaborating entity \"de0_nano_system_jtag_uart\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\"" {  } { { "de0_nano_system/synthesis/de0_nano_system.v" "jtag_uart" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914877471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_jtag_uart_scfifo_w de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w " "Elaborating entity \"de0_nano_system_jtag_uart_scfifo_w\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "the_de0_nano_system_jtag_uart_scfifo_w" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914877523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "wfifo" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914877983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914878001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914878001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914878001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914878001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914878001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914878001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914878001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914878001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914878001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914878001 ""}  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721914878001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kr21 " "Found entity 1: scfifo_kr21" {  } { { "db/scfifo_kr21.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/scfifo_kr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914878117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914878117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kr21 de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated " "Elaborating entity \"scfifo_kr21\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914878119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914878199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914878199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_kr21.tdf" "dpfifo" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/scfifo_kr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914878202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914878290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914878290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914878294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914878449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914878449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914878452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914878622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914878622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914878625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914878757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914878757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914878760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_jtag_uart_scfifo_r de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r " "Elaborating entity \"de0_nano_system_jtag_uart_scfifo_r\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "the_de0_nano_system_jtag_uart_scfifo_r" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914878799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "de0_nano_system_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914879322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914879363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914879363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914879363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914879363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914879363 ""}  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721914879363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914879419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914879463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_key de0_nano_system:u0_inst\|de0_nano_system_key:key " "Elaborating entity \"de0_nano_system_key\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_key:key\"" {  } { { "de0_nano_system/synthesis/de0_nano_system.v" "key" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914879509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_sdram de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram " "Elaborating entity \"de0_nano_system_sdram\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram\"" {  } { { "de0_nano_system/synthesis/de0_nano_system.v" "sdram" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914879557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_sdram_input_efifo_module de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram\|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module " "Elaborating entity \"de0_nano_system_sdram_input_efifo_module\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram\|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "the_de0_nano_system_sdram_input_efifo_module" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914879705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_sw de0_nano_system:u0_inst\|de0_nano_system_sw:sw " "Elaborating entity \"de0_nano_system_sw\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_sw:sw\"" {  } { { "de0_nano_system/synthesis/de0_nano_system.v" "sw" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914879754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_timer de0_nano_system:u0_inst\|de0_nano_system_timer:timer " "Elaborating entity \"de0_nano_system_timer\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_timer:timer\"" {  } { { "de0_nano_system/synthesis/de0_nano_system.v" "timer" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914879791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0 de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"de0_nano_system_mm_interconnect_0\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "de0_nano_system/synthesis/de0_nano_system.v" "mm_interconnect_0" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914879848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914880348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914880394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914880448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914880498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914880552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trg_pls_component_0_reg_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trg_pls_component_0_reg_translator\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "trg_pls_component_0_reg_translator" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 1042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914880610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 1106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914880660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "key_s1_translator" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914880716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 1298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914880781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 1379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914880840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 1460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914880903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 1544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914880960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914881032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914881087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 1876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914881284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 2085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914881391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914881458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 2126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914881515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 2167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914881705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_router de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router:router " "Elaborating entity \"de0_nano_system_mm_interconnect_0_router\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router:router\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "router" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 2558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914881864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_router_default_decode de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router:router\|de0_nano_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"de0_nano_system_mm_interconnect_0_router_default_decode\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router:router\|de0_nano_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914881929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_router_001 de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"de0_nano_system_mm_interconnect_0_router_001\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_001:router_001\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "router_001" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 2574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914881960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_router_001_default_decode de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_001:router_001\|de0_nano_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"de0_nano_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_001:router_001\|de0_nano_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_001.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914882041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_router_002 de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"de0_nano_system_mm_interconnect_0_router_002\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_002:router_002\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 2590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914882078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_router_002_default_decode de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_002:router_002\|de0_nano_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"de0_nano_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_002:router_002\|de0_nano_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914882125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_router_003 de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"de0_nano_system_mm_interconnect_0_router_003\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_003:router_003\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "router_003" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 2606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914882157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_router_003_default_decode de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_003:router_003\|de0_nano_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"de0_nano_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_003:router_003\|de0_nano_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914882200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_router_006 de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"de0_nano_system_mm_interconnect_0_router_006\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_006:router_006\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "router_006" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914882309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_router_006_default_decode de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_006:router_006\|de0_nano_system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"de0_nano_system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_006:router_006\|de0_nano_system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914882357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_router_007 de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"de0_nano_system_mm_interconnect_0_router_007\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_007:router_007\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "router_007" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 2670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914882405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_router_007_default_decode de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_007:router_007\|de0_nano_system_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"de0_nano_system_mm_interconnect_0_router_007_default_decode\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_router_007:router_007\|de0_nano_system_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914882447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 2752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914882547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914882592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_cmd_demux de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"de0_nano_system_mm_interconnect_0_cmd_demux\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 2793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914882632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_cmd_demux_001 de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"de0_nano_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914882689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_cmd_mux de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"de0_nano_system_mm_interconnect_0_cmd_mux\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 2857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914882755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_cmd_mux_001 de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"de0_nano_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914882794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_cmd_mux_001.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914882854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914882905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_rsp_demux de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"de0_nano_system_mm_interconnect_0_rsp_demux\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914883158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_rsp_demux_001 de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"de0_nano_system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 3034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914883220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_rsp_demux_002 de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"de0_nano_system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 3051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914883273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_rsp_mux de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"de0_nano_system_mm_interconnect_0_rsp_mux\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 3189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914883420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914883539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914883581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_rsp_mux_001 de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"de0_nano_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 3236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914883628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_mux_001.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914883752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914883797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 3302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914883842 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721914883871 "|de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721914883875 "|de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721914883875 "|de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914884031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "crosser" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 3402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914884157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914884224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "de0_nano_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914884421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_avalon_st_adapter de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"de0_nano_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 3465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914884586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|de0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914884639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_avalon_st_adapter_004 de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"de0_nano_system_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0.v" 3581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914884812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|de0_nano_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914884857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_system_irq_mapper de0_nano_system:u0_inst\|de0_nano_system_irq_mapper:irq_mapper " "Elaborating entity \"de0_nano_system_irq_mapper\" for hierarchy \"de0_nano_system:u0_inst\|de0_nano_system_irq_mapper:irq_mapper\"" {  } { { "de0_nano_system/synthesis/de0_nano_system.v" "irq_mapper" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914885028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de0_nano_system:u0_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de0_nano_system:u0_inst\|altera_reset_controller:rst_controller\"" {  } { { "de0_nano_system/synthesis/de0_nano_system.v" "rst_controller" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914885067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de0_nano_system:u0_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de0_nano_system:u0_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "de0_nano_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914885118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de0_nano_system:u0_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de0_nano_system:u0_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "de0_nano_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914885159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de0_nano_system:u0_inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de0_nano_system:u0_inst\|altera_reset_controller:rst_controller_001\"" {  } { { "de0_nano_system/synthesis/de0_nano_system.v" "rst_controller_001" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914885200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de0_nano_system:u0_inst\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de0_nano_system:u0_inst\|altera_reset_controller:rst_controller_002\"" {  } { { "de0_nano_system/synthesis/de0_nano_system.v" "rst_controller_002" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/de0_nano_system.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914885291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledpwm ledpwm:ledpwm_inst " "Elaborating entity \"ledpwm\" for hierarchy \"ledpwm:ledpwm_inst\"" {  } { { "rtl/de0_nano_top.sv" "ledpwm_inst" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914885408 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 ledpwm.sv(42) " "Verilog HDL assignment warning at ledpwm.sv(42): truncated value with size 32 to match size of target (27)" {  } { { "rtl/ledpwm.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/ledpwm.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721914885409 "|de0_nano_top|ledpwm:ledpwm_inst"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1721914889190 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.07.25.22:41:40 Progress: Loading sld60dec8c8/alt_sld_fab_wrapper_hw.tcl " "2024.07.25.22:41:40 Progress: Loading sld60dec8c8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914900406 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914905998 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914906331 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914911396 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914911589 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914911807 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914912066 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914912080 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914912081 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1721914912861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60dec8c8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60dec8c8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld60dec8c8/alt_sld_fab.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/sld60dec8c8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914913264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914913264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914913403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914913403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914913410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914913410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914913520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914913520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914913669 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914913669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914913669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/ip/sld60dec8c8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914913786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914913786 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1721914918456 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1721914918456 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_chk_1d_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_chk_1d_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721914921797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721914921797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721914921797 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1721914921797 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1721914921797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|altshift_taps:sr_inst_chk_1d_rtl_0 " "Elaborated megafunction instantiation \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|altshift_taps:sr_inst_chk_1d_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914922301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|altshift_taps:sr_inst_chk_1d_rtl_0 " "Instantiated megafunction \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|altshift_taps:sr_inst_chk_1d_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914922301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914922301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721914922301 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721914922301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ckm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ckm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ckm " "Found entity 1: shift_taps_ckm" {  } { { "db/shift_taps_ckm.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/shift_taps_ckm.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914922498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914922498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t861 " "Found entity 1: altsyncram_t861" {  } { { "db/altsyncram_t861.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/altsyncram_t861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914922739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914922739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914922996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914922996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914923209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914923209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914923448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914923448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/cntr_p8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721914923666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914923666 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1721914925210 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 442 -1 0 } } { "de0_nano_system/synthesis/submodules/ptmch_trg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_trg.sv" 158 -1 0 } } { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 356 -1 0 } } { "de0_nano_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 97 -1 0 } } { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 116 -1 0 } } { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 135 -1 0 } } { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 154 -1 0 } } { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 173 -1 0 } } { "db/shift_taps_ckm.tdf" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/db/shift_taps_ckm.tdf" 42 2 0 } } { "de0_nano_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2878 -1 0 } } { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 3896 -1 0 } } { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "de0_nano_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 3500 -1 0 } } { "de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_jtag_uart.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2099 -1 0 } } { "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" 267 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1721914925825 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1721914925827 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_cnt\[5\] de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_cnt\[5\]~_emulated de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_cnt\[5\]~1 " "Register \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_cnt\[5\]\" is converted into an equivalent circuit using register \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_cnt\[5\]~_emulated\" and latch \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_cnt\[5\]~1\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_trg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_trg.sv" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1721914925829 "|de0_nano_top|de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_cnt\[0\] de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_cnt\[0\]~_emulated de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_cnt\[5\]~1 " "Register \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_cnt\[0\]\" is converted into an equivalent circuit using register \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_cnt\[0\]~_emulated\" and latch \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_cnt\[5\]~1\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_trg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_trg.sv" 103 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1721914925829 "|de0_nano_top|de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1721914925829 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721914929601 "|de0_nano_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721914929601 "|de0_nano_top|DRAM_CLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1721914929601 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914930160 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "323 " "323 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1721914934700 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/output_files/DE0_Nano.map.smsg " "Generated suppressed messages file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/output_files/DE0_Nano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914936983 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1721914939145 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721914939145 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4378 " "Implemented 4378 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721914939991 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721914939991 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1721914939991 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4166 " "Implemented 4166 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721914939991 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1721914939991 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1721914939991 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721914939991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721914940199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 25 22:42:20 2024 " "Processing ended: Thu Jul 25 22:42:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721914940199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:48 " "Elapsed time: 00:02:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721914940199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:22 " "Total CPU time (on all processors): 00:04:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721914940199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721914940199 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1721914943301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721914943315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 25 22:42:21 2024 " "Processing started: Thu Jul 25 22:42:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721914943315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1721914943315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de0_nano_ptmch -c DE0_Nano " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de0_nano_ptmch -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1721914943315 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1721914944044 ""}
{ "Info" "0" "" "Project  = de0_nano_ptmch" {  } {  } 0 0 "Project  = de0_nano_ptmch" 0 0 "Fitter" 0 0 1721914944045 ""}
{ "Info" "0" "" "Revision = DE0_Nano" {  } {  } 0 0 "Revision = DE0_Nano" 0 0 "Fitter" 0 0 1721914944045 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1721914944405 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1721914944406 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_Nano EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_Nano\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1721914944499 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721914944623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721914944623 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_altpll_gma2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_altpll_gma2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_altpll_gma2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_altpll_gma2:sd1\|wire_pll7_clk\[0\] port" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 2715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1721914944742 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_altpll_gma2:sd1\|wire_pll7_clk\[1\] 16 5 0 0 " "Implementing clock multiplication of 16, clock division of 5, and phase shift of 0 degrees (0 ps) for de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_altpll_gma2:sd1\|wire_pll7_clk\[1\] port" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 2716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1721914944742 ""}  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 2715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1721914944742 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1721914945031 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1721914945053 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721914946205 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721914946205 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721914946205 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1721914946205 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1721914946230 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1721914946230 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1721914946230 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1721914946230 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1721914946235 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1721914946545 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1721914948107 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1721914948114 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1721914948114 ""}
{ "Info" "ISTA_SDC_FOUND" "de0_nano_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'de0_nano_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1721914948190 ""}
{ "Info" "ISTA_SDC_FOUND" "de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1721914948210 ""}
{ "Info" "ISTA_SDC_FOUND" "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.sdc " "Reading SDC File: 'de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1721914948229 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano.SDC " "Reading SDC File: 'DE0_Nano.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1721914948284 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1721914948295 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1721914948295 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1721914948295 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1721914948296 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1721914948298 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1721914948308 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu.sdc " "Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1721914948316 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1721914948519 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1721914948522 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721914948522 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721914948522 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721914948522 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       CLK50M " "  20.000       CLK50M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721914948522 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000      SPI_CLK " "  10.000      SPI_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721914948522 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " "  10.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721914948522 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.250 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " "   6.250 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721914948522 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1721914948522 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK50M~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLK50M~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1721914949089 ""}  } { { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 10054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721914949089 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_altpll_gma2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_altpll_gma2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1721914949090 ""}  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 2715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721914949090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_altpll_gma2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_altpll_gma2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1721914949090 ""}  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 2715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721914949090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI_CLK~input (placed in PIN A8 (CLK10, DIFFCLK_4n)) " "Automatically promoted node SPI_CLK~input (placed in PIN A8 (CLK10, DIFFCLK_4n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1721914949090 ""}  } { { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 10056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721914949090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1721914949090 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721914949090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de0_nano_system:u0_inst\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node de0_nano_system:u0_inst\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1721914949090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram\|active_rnw~2 " "Destination node de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram\|active_rnw~2" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 4865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721914949090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram\|active_cs_n~1 " "Destination node de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram\|active_cs_n~1" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 4926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721914949090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram\|i_refs\[0\] " "Destination node de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram\|i_refs\[0\]" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 1120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721914949090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram\|i_refs\[2\] " "Destination node de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram\|i_refs\[2\]" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 1118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721914949090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram\|i_refs\[1\] " "Destination node de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram\|i_refs\[1\]" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 1119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721914949090 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1721914949090 ""}  } { { "de0_nano_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 3399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721914949090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de0_nano_system:u0_inst\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node de0_nano_system:u0_inst\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1721914949091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de0_nano_system:u0_inst\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node de0_nano_system:u0_inst\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "de0_nano_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 5594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721914949091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|W_rf_wren " "Destination node de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|W_rf_wren" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 2634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721914949091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 1850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721914949091 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1721914949091 ""}  } { { "de0_nano_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721914949091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de0_nano_system:u0_inst\|altera_reset_controller:rst_controller_002\|merged_reset~0  " "Automatically promoted node de0_nano_system:u0_inst\|altera_reset_controller:rst_controller_002\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1721914949091 ""}  } { { "de0_nano_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 4938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721914949091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1721914949092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de0_nano_system:u0_inst\|altera_reset_controller:rst_controller_002\|merged_reset~0 " "Destination node de0_nano_system:u0_inst\|altera_reset_controller:rst_controller_002\|merged_reset~0" {  } { { "de0_nano_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 4938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721914949092 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1721914949092 ""}  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 1855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721914949092 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|prev_reset  " "Automatically promoted node de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1721914949092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|readdata\[0\]~2 " "Destination node de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|readdata\[0\]~2" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" 253 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 7405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721914949092 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1721914949092 ""}  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" 269 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 2746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721914949092 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1721914950147 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721914950157 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721914950158 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1721914950171 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1721914950207 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1721914950207 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1721914950207 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1721914950207 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1721914950207 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1721914950207 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1721914950207 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1721914950207 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1721914950207 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1721914950207 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1721914950207 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1721914950207 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1721914950207 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1721914950207 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1721914950207 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1721914950207 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1721914950207 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1721914950207 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1721914950207 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1721914950207 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1721914950207 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1721914950207 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1721914950208 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1721914950228 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1721914950228 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1721914950241 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1721914951509 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1721914951532 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1721914951532 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1721914951532 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1721914951532 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1721914951532 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721914952059 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1721914952077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1721914954381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721914957012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1721914957095 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1721914977737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721914977738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1721914979793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1721914986887 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1721914986887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1721914997895 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1721914997895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:17 " "Fitter routing operations ending: elapsed time is 00:00:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721914997899 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 11.28 " "Total time spent on timing analysis during the Fitter is 11.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1721914998225 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1721914998276 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1721914999335 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1721914999339 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1721915000292 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721915001840 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1721915002615 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "26 Cyclone IV E " "26 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVCMOS G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVCMOS at G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721915002650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVCMOS G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVCMOS at G1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721915002650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVCMOS L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVCMOS at L8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721915002650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVCMOS K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVCMOS at K5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721915002650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVCMOS K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVCMOS at K2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721915002650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVCMOS J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVCMOS at J2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721915002650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVCMOS J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVCMOS at J1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721915002650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVCMOS R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVCMOS at R7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721915002650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVCMOS T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVCMOS at T4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721915002650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVCMOS T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVCMOS at T2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721915002650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVCMOS T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVCMOS at T3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721915002650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVCMOS R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVCMOS at R3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721915002650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVCMOS R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVCMOS at R5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721915002650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVCMOS P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVCMOS at P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721915002650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVCMOS N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVCMOS at N3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721915002650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVCMOS K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVCMOS at K1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721915002650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK50M 3.3-V LVCMOS R8 " "Pin CLK50M uses I/O standard 3.3-V LVCMOS at R8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLK50M } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK50M" } } } } { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721915002650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVCMOS J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVCMOS at J15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721915002650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_CLK 3.3-V LVCMOS A8 " "Pin SPI_CLK uses I/O standard 3.3-V LVCMOS at A8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SPI_CLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_CLK" } } } } { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721915002650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_MOSI 3.3-V LVCMOS A2 " "Pin SPI_MOSI uses I/O standard 3.3-V LVCMOS at A2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SPI_MOSI } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_MOSI" } } } } { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721915002650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_CS 3.3-V LVCMOS B8 " "Pin SPI_CS uses I/O standard 3.3-V LVCMOS at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SPI_CS } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_CS" } } } } { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721915002650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVCMOS M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVCMOS at M1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721915002650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVCMOS T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVCMOS at T8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721915002650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVCMOS E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVCMOS at E1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721915002650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVCMOS B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVCMOS at B9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721915002650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVCMOS M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVCMOS at M15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721915002650 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1721915002650 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/output_files/DE0_Nano.fit.smsg " "Generated suppressed messages file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/output_files/DE0_Nano.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1721915003147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5400 " "Peak virtual memory: 5400 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721915004966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 25 22:43:24 2024 " "Processing ended: Thu Jul 25 22:43:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721915004966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721915004966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721915004966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1721915004966 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1721915006762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721915006775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 25 22:43:26 2024 " "Processing started: Thu Jul 25 22:43:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721915006775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1721915006775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off de0_nano_ptmch -c DE0_Nano " "Command: quartus_asm --read_settings_files=off --write_settings_files=off de0_nano_ptmch -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1721915006775 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1721915008192 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1721915010366 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1721915010435 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721915011097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 25 22:43:31 2024 " "Processing ended: Thu Jul 25 22:43:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721915011097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721915011097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721915011097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1721915011097 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1721915011930 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1721915014936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721915014953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 25 22:43:32 2024 " "Processing started: Thu Jul 25 22:43:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721915014953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1721915014953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta de0_nano_ptmch -c DE0_Nano " "Command: quartus_sta de0_nano_ptmch -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1721915014953 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1721915015888 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1721915017287 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1721915017287 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721915017382 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721915017382 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1721915018026 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1721915018254 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1721915018254 ""}
{ "Info" "ISTA_SDC_FOUND" "de0_nano_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'de0_nano_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1721915018322 ""}
{ "Info" "ISTA_SDC_FOUND" "de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1721915018352 ""}
{ "Info" "ISTA_SDC_FOUND" "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.sdc " "Reading SDC File: 'de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1721915018374 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano.SDC " "Reading SDC File: 'DE0_Nano.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1721915018415 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1721915018423 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1721915018423 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721915018423 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1721915018424 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1721915018432 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1721915018459 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu.sdc " "Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1721915018563 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721915018740 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1721915018744 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1721915018786 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1721915019148 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1721915019148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.381 " "Worst-case setup slack is -3.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.381            -120.972 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   -3.381            -120.972 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.493             -11.156 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -2.493             -11.156 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.044             -11.389 SPI_CLK  " "   -2.044             -11.389 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.431               0.000 CLK50M  " "   16.431               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.646               0.000 altera_reserved_tck  " "   46.646               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721915019157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.303 " "Worst-case hold slack is 0.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.303               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.342               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 CLK50M  " "    0.357               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 SPI_CLK  " "    0.392               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721915019211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.638 " "Worst-case recovery slack is -1.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.638             -58.032 SPI_CLK  " "   -1.638             -58.032 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.111               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    2.111               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.801               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    5.801               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.698               0.000 CLK50M  " "   17.698               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.486               0.000 altera_reserved_tck  " "   48.486               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721915019240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.888 " "Worst-case removal slack is 0.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.888               0.000 CLK50M  " "    0.888               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.123               0.000 SPI_CLK  " "    1.123               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.263               0.000 altera_reserved_tck  " "    1.263               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.514               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    1.514               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.823               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.823               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721915019270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.867 " "Worst-case minimum pulse width slack is 2.867" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.867               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    2.867               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.597               0.000 SPI_CLK  " "    4.597               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.740               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.740               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.579               0.000 CLK50M  " "    9.579               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.538               0.000 altera_reserved_tck  " "   49.538               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915019289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721915019289 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1721915019986 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 53 synchronizer chains. " "Report Metastability: Found 53 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1721915020045 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721915020045 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1721915020072 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1721915020139 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1721915021908 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721915022403 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1721915022608 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1721915022608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.879 " "Worst-case setup slack is -2.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.879            -102.545 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   -2.879            -102.545 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.138              -9.509 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -2.138              -9.509 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.743              -9.621 SPI_CLK  " "   -1.743              -9.621 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.782               0.000 CLK50M  " "   16.782               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.026               0.000 altera_reserved_tck  " "   47.026               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721915022627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.298 " "Worst-case hold slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.298               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.299               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 CLK50M  " "    0.311               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 SPI_CLK  " "    0.355               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721915022702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.396 " "Worst-case recovery slack is -1.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.396             -48.608 SPI_CLK  " "   -1.396             -48.608 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.560               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    2.560               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.260               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    6.260               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.952               0.000 CLK50M  " "   17.952               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.716               0.000 altera_reserved_tck  " "   48.716               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721915022734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.800 " "Worst-case removal slack is 0.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 CLK50M  " "    0.800               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.068               0.000 SPI_CLK  " "    1.068               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.145               0.000 altera_reserved_tck  " "    1.145               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.360               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    1.360               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.678               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.678               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721915022775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.868 " "Worst-case minimum pulse width slack is 2.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.868               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    2.868               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.596               0.000 SPI_CLK  " "    4.596               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.741               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.741               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.588               0.000 CLK50M  " "    9.588               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.496               0.000 altera_reserved_tck  " "   49.496               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915022802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721915022802 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1721915023593 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 53 synchronizer chains. " "Report Metastability: Found 53 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1721915023651 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721915023651 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1721915023688 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721915024079 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1721915024127 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1721915024127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.439 " "Worst-case setup slack is -1.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.439             -50.750 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   -1.439             -50.750 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.857              -3.385 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -0.857              -3.385 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.609              -3.126 SPI_CLK  " "   -0.609              -3.126 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.022               0.000 CLK50M  " "   18.022               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.379               0.000 altera_reserved_tck  " "   48.379               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721915024151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.152               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.180               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLK50M  " "    0.186               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 SPI_CLK  " "    0.204               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721915024236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.537 " "Worst-case recovery slack is -0.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.537             -17.898 SPI_CLK  " "   -0.537             -17.898 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.741               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    3.741               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.531               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    7.531               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.631               0.000 CLK50M  " "   18.631               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.442               0.000 altera_reserved_tck  " "   49.442               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721915024283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.486 " "Worst-case removal slack is 0.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 CLK50M  " "    0.486               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.583               0.000 SPI_CLK  " "    0.583               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.706               0.000 altera_reserved_tck  " "    0.706               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.843               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.843               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.007               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.007               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721915024329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.877 " "Worst-case minimum pulse width slack is 2.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.877               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    2.877               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.274               0.000 SPI_CLK  " "    4.274               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.750               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.750               0.000 u0_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.245               0.000 CLK50M  " "    9.245               0.000 CLK50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.310               0.000 altera_reserved_tck  " "   49.310               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721915024362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721915024362 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1721915025250 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 53 synchronizer chains. " "Report Metastability: Found 53 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1721915025292 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721915025292 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721915026318 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721915026330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721915027012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 25 22:43:47 2024 " "Processing ended: Thu Jul 25 22:43:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721915027012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721915027012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721915027012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1721915027012 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus Prime Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1721915028731 ""}
