

================================================================
== Vitis HLS Report for 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4'
================================================================
* Date:           Mon Apr 17 17:20:25 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.895 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    3|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_153_4  |        1|        1|         2|          1|          1|     1|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.19>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%add_ln140_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln140"   --->   Operation 6 'read' 'add_ln140_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_ln153_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln153"   --->   Operation 7 'read' 'add_ln153_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln153_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln153"   --->   Operation 8 'read' 'sext_ln153_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln153_cast = sext i32 %sext_ln153_read"   --->   Operation 9 'sext' 'sext_ln153_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sorted_data, void @empty_11, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.19ns)   --->   "%bucket3 = alloca i64 1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:92]   --->   Operation 11 'alloca' 'bucket3' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i33 %sext_ln153_cast, i33 %k"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc141"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.31>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%m3 = phi i1 1, void %for.inc141.split, i1 0, void %newFuncRoot"   --->   Operation 14 'phi' 'm3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%k_1 = load i33 %k" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155]   --->   Operation 15 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1"   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i33 %k_1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:153]   --->   Operation 18 'trunc' 'trunc_ln153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.85ns)   --->   "%icmp_ln153 = icmp_eq  i32 %trunc_ln153, i32 %add_ln153_read" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:153]   --->   Operation 19 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %for.inc141.split, void %VITIS_LOOP_158_5.loopexit.exitStub" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:153]   --->   Operation 20 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln155 = trunc i9 %add_ln140_read" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155]   --->   Operation 21 'trunc' 'trunc_ln155' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.12ns)   --->   "%or_ln155 = or i1 %trunc_ln155, i1 %m3" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155]   --->   Operation 22 'or' 'or_ln155' <Predicate = (!icmp_ln153)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_3_cast = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln140_read, i32 1, i32 7" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155]   --->   Operation 23 'partselect' 'tmp_3_cast' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_3_cast, i1 %or_ln155" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155]   --->   Operation 24 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln155_1 = zext i8 %tmp_4" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155]   --->   Operation 25 'zext' 'zext_ln155_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%bucket3_addr = getelementptr i32 %bucket3, i64 0, i64 %zext_ln155_1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155]   --->   Operation 26 'getelementptr' 'bucket3_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.19ns)   --->   "%bucket3_load = load i8 %bucket3_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155]   --->   Operation 27 'load' 'bucket3_load' <Predicate = (!icmp_ln153)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln155_1 = trunc i33 %k_1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155]   --->   Operation 28 'trunc' 'trunc_ln155_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.89ns)   --->   "%add_ln156 = add i33 %k_1, i33 1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:156]   --->   Operation 29 'add' 'add_ln156' <Predicate = (!icmp_ln153)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln153 = store i33 %add_ln156, i33 %k" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:153]   --->   Operation 30 'store' 'store_ln153' <Predicate = (!icmp_ln153)> <Delay = 0.38>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln153 = br void %for.inc141" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:153]   --->   Operation 31 'br' 'br_ln153' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln153)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.89>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln153 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:153]   --->   Operation 32 'specloopname' 'specloopname_ln153' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (1.19ns)   --->   "%bucket3_load = load i8 %bucket3_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155]   --->   Operation 33 'load' 'bucket3_load' <Predicate = (!icmp_ln153)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i6 %trunc_ln155_1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155]   --->   Operation 34 'zext' 'zext_ln155' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sorted_data_addr = getelementptr i32 %sorted_data, i64 0, i64 %zext_ln155" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155]   --->   Operation 35 'getelementptr' 'sorted_data_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.69ns)   --->   "%store_ln155 = store i32 %bucket3_load, i6 %sorted_data_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:155]   --->   Operation 36 'store' 'store_ln155' <Predicate = (!icmp_ln153)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln153]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln153]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln140]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sorted_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                     (alloca           ) [ 0110]
add_ln140_read        (read             ) [ 0110]
add_ln153_read        (read             ) [ 0110]
sext_ln153_read       (read             ) [ 0000]
sext_ln153_cast       (sext             ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
bucket3               (alloca           ) [ 0110]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0110]
m3                    (phi              ) [ 0110]
k_1                   (load             ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
trunc_ln153           (trunc            ) [ 0000]
icmp_ln153            (icmp             ) [ 0111]
br_ln153              (br               ) [ 0000]
trunc_ln155           (trunc            ) [ 0000]
or_ln155              (or               ) [ 0000]
tmp_3_cast            (partselect       ) [ 0000]
tmp_4                 (bitconcatenate   ) [ 0000]
zext_ln155_1          (zext             ) [ 0000]
bucket3_addr          (getelementptr    ) [ 0101]
trunc_ln155_1         (trunc            ) [ 0101]
add_ln156             (add              ) [ 0000]
store_ln153           (store            ) [ 0000]
br_ln153              (br               ) [ 0110]
specloopname_ln153    (specloopname     ) [ 0000]
bucket3_load          (load             ) [ 0000]
zext_ln155            (zext             ) [ 0000]
sorted_data_addr      (getelementptr    ) [ 0000]
store_ln155           (store            ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln153">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln153"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln153">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln153"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_ln140">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln140"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sorted_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="k_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="bucket3_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bucket3/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="add_ln140_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="9" slack="0"/>
<pin id="60" dir="0" index="1" bw="9" slack="0"/>
<pin id="61" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln140_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="add_ln153_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln153_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sext_ln153_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln153_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="bucket3_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="8" slack="0"/>
<pin id="80" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket3_addr/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bucket3_load/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sorted_data_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="6" slack="0"/>
<pin id="92" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_data_addr/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln155_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="6" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/3 "/>
</bind>
</comp>

<comp id="102" class="1005" name="m3_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="m3 (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="m3_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="1" slack="1"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m3/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sext_ln153_cast_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln153_cast/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="33" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="k_1_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="33" slack="1"/>
<pin id="125" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="trunc_ln153_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="33" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln153/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln153_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="1"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="trunc_ln155_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="1"/>
<pin id="137" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln155/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="or_ln155_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln155/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_3_cast_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="7" slack="0"/>
<pin id="146" dir="0" index="1" bw="9" slack="1"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="0" index="3" bw="4" slack="0"/>
<pin id="149" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3_cast/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_4_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="7" slack="0"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln155_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155_1/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="trunc_ln155_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="33" slack="0"/>
<pin id="168" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln155_1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln156_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="33" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln153_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="33" slack="0"/>
<pin id="178" dir="0" index="1" bw="33" slack="1"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln153/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln155_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="1"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155/3 "/>
</bind>
</comp>

<comp id="185" class="1005" name="k_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="33" slack="0"/>
<pin id="187" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="192" class="1005" name="add_ln140_read_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="9" slack="1"/>
<pin id="194" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln140_read "/>
</bind>
</comp>

<comp id="198" class="1005" name="add_ln153_read_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln153_read "/>
</bind>
</comp>

<comp id="203" class="1005" name="icmp_ln153_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln153 "/>
</bind>
</comp>

<comp id="207" class="1005" name="bucket3_addr_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="1"/>
<pin id="209" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bucket3_addr "/>
</bind>
</comp>

<comp id="212" class="1005" name="trunc_ln155_1_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="1"/>
<pin id="214" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln155_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="24" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="42" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="76" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="42" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="82" pin="3"/><net_sink comp="95" pin=1"/></net>

<net id="101"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="102" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="117"><net_src comp="70" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="123" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="142"><net_src comp="135" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="106" pin="4"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="144" pin="4"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="138" pin="2"/><net_sink comp="153" pin=2"/></net>

<net id="164"><net_src comp="153" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="169"><net_src comp="123" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="123" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="44" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="181" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="188"><net_src comp="50" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="191"><net_src comp="185" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="195"><net_src comp="58" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="201"><net_src comp="64" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="206"><net_src comp="130" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="76" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="215"><net_src comp="166" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="181" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sorted_data | {3 }
 - Input state : 
	Port: radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 : sext_ln153 | {1 }
	Port: radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 : add_ln153 | {1 }
	Port: radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 : add_ln140 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		trunc_ln153 : 1
		icmp_ln153 : 2
		br_ln153 : 3
		or_ln155 : 1
		tmp_4 : 1
		zext_ln155_1 : 2
		bucket3_addr : 3
		bucket3_load : 4
		trunc_ln155_1 : 1
		add_ln156 : 1
		store_ln153 : 2
	State 3
		sorted_data_addr : 1
		store_ln155 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |      add_ln156_fu_170      |    0    |    40   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln153_fu_130     |    0    |    20   |
|----------|----------------------------|---------|---------|
|    or    |       or_ln155_fu_138      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |  add_ln140_read_read_fu_58 |    0    |    0    |
|   read   |  add_ln153_read_read_fu_64 |    0    |    0    |
|          | sext_ln153_read_read_fu_70 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |   sext_ln153_cast_fu_114   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     trunc_ln153_fu_126     |    0    |    0    |
|   trunc  |     trunc_ln155_fu_135     |    0    |    0    |
|          |    trunc_ln155_1_fu_166    |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|      tmp_3_cast_fu_144     |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_4_fu_153        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |     zext_ln155_1_fu_161    |    0    |    0    |
|          |      zext_ln155_fu_181     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    62   |
|----------|----------------------------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|bucket3|    1   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |    1   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|add_ln140_read_reg_192|    9   |
|add_ln153_read_reg_198|   32   |
| bucket3_addr_reg_207 |    8   |
|  icmp_ln153_reg_203  |    1   |
|       k_reg_185      |   33   |
|      m3_reg_102      |    1   |
| trunc_ln155_1_reg_212|    6   |
+----------------------+--------+
|         Total        |   90   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_82 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   62   |    -   |
|   Memory  |    1   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |   90   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   90   |   71   |    0   |
+-----------+--------+--------+--------+--------+--------+
