============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Mar 03 2020  07:06:45 pm
  Module:                 INTER_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                       
      Gate        Instances    Area        Library    
------------------------------------------------------
HS65_LSS_XNOR2X6         34    141.440    CORE65LPSVT 
HS65_LSS_XOR2X6          34    141.440    CORE65LPSVT 
HS65_LSS_XOR3X2          68    530.400    CORE65LPSVT 
HS65_LS_AO32X4           34    159.120    CORE65LPSVT 
HS65_LS_DFPRQX18         16    174.720    CORE65LPSVT 
HS65_LS_DFPRQX4         408   4243.200    CORE65LPSVT 
HS65_LS_DFPRQX9         164   1705.600    CORE65LPSVT 
HS65_LS_FA1X4          1224  11456.640    CORE65LPSVT 
HS65_LS_HA1X4           357   1856.400    CORE65LPSVT 
HS65_LS_IVX18           102    212.160    CORE65LPSVT 
HS65_LS_IVX2              1      1.560    CORE65LPSVT 
HS65_LS_IVX9            884   1379.040    CORE65LPSVT 
HS65_LS_NAND2X7          34     70.720    CORE65LPSVT 
HS65_LS_OAI21X3          34     88.400    CORE65LPSVT 
HS65_LS_OR2X9            34    106.080    CORE65LPSVT 
HS65_LS_PAO2X9          170    795.600    CORE65LPSVT 
------------------------------------------------------
total                  3598  23062.520                


                                          
     Type      Instances    Area   Area % 
------------------------------------------
sequential           588  6123.520   26.6 
inverter             987  1592.760    6.9 
logic               2023 15346.240   66.5 
physical_cells         0     0.000    0.0 
------------------------------------------
total               3598 23062.520  100.0 

