INFO-FLOW: Workspace /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution opened at Thu Jul 14 20:55:21 HKT 2022
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/rcslfpgaserver/Softwares/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/rcslfpgaserver/Softwares/Xilinx/Vivado/2020.2/data:/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/rcslfpgaserver/Softwares/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.74 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu250:-figd2104:-2L-e 
Execute         import_lib /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.86 sec.
Execute     create_clock -period 300MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300MHz -name default 
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute     config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
Execute     config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
Execute     set_clock_uncertainty 27.000000% 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27.000000% 
Execute       get_clock_period -default -name=default 
Execute       ap_set_clock -name default -uncertainty 0.9 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
Execute     config_rtl -enable_maxiConservative=1 
INFO: [HLS 200-1510] Running: config_rtl -enable_maxiConservative=1 
WARNING: [HLS 200-483] The 'config_rtl -enable_maxiConservative' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
Execute     config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute     config_sdx -target xocc 
WARNING: [HLS 200-483] The 'config_sdx -target' command is deprecated and will be removed in a future release. Use 'config_flow -target' as its replacement.
WARNING: [HLS 200-484] The 'config_sdx -target' command is deprecated and will be removed in a future release.
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target xocc' config_flow -target=vitis 
INFO: [HLS 200-435] Setting 'config_sdx -target xocc' configuration: config_flow -target=vitis
Execute       config_flow -target=vitis 
Execute         get_config_interface -m_axi_latency 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_flow -target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_interface -m_axi_latency=64
Execute         config_interface -m_axi_latency=64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_flow -target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute         config_interface -m_axi_alignment_byte_size=64 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_flow -target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute         config_interface -m_axi_max_widen_bitwidth=512 
Execute         get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd config_flow -target vitis configuration: config_interface -default_interface=kernel
Execute         config_interface -default_interface=kernel 
Execute         get_config_interface -m_axi_offset 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_flow -target vitis' config_interface -m_axi_offset=slave 
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_interface -m_axi_offset=slave
Execute         config_interface -m_axi_offset=slave 
Execute         get_config_rtl -register_reset_num 
Execute         send_msg_by_id INFO @200-435@%s%s 'config_flow -target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_rtl -register_reset_num=3
Execute         config_rtl -register_reset_num=3 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 190.180 MB.
INFO: [HLS 200-10] Analyzing design file './dut.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ./dut.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang ./dut.cpp -foptimization-record-file=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/clang.dut.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/dut.pp.0.cpp > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/clang.dut.cpp.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/clang.dut.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top -name=top 
INFO-FLOW: Setting directive 'TOP' name=top 
INFO-FLOW: Setting directive 'TOP' name=top 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/dut.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/.systemc_flag -fix-errors /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.28 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/dut.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/all.directive.json -fix-errors /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.44 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/dut.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.36 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/dut.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/clang-tidy.dut.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/clang-tidy.dut.pp.0.cpp.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/clang-tidy.dut.pp.0.cpp.err.log 
Command           ap_eval done; 2.65 sec.
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.67 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/xilinx-dataflow-lawyer.dut.pp.0.cpp.diag.yml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/xilinx-dataflow-lawyer.dut.pp.0.cpp.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/xilinx-dataflow-lawyer.dut.pp.0.cpp.err.log 
Command         ap_eval done; 2.25 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/clang.dut.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/dut.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/dut.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/clang.dut.pp.0.cpp.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/clang.dut.pp.0.cpp.err.log 
Command         ap_eval done; 2.63 sec.
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ./dut.cpp:22:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ./dut.cpp:23:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ./dut.cpp:64:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ./dut.cpp:65:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.7 seconds. CPU system time: 0.48 seconds. Elapsed time: 14.72 seconds; current allocated memory: 191.928 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.ld.0.bc -args  "/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/dut.g.bc"  
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/dut.g.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.ld.0.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
Command           ap_eval done; 0.25 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.25 sec.
Execute         run_link_or_opt -opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.ld.1.lower.bc -args /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.ld.1.lower.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command           ap_eval done; 0.28 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.28 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.ld.2.m1.bc -args /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.ld.2.m1.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 1.56 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.56 sec.
Execute         run_link_or_opt -opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.ld.3.fpc.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 0.76 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.77 sec.
Execute         run_link_or_opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.ld.4.m2.bc -args /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.ld.4.m2.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.28 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.28 sec.
Execute         run_link_or_opt -opt -out /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top 
Execute           ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.ld.5.gdce.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.31 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.31 sec.
Execute         get_solution -flow_target 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top -mllvm -hls-db-dir -mllvm /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.lto.bc > /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 44.72 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L3_in_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:147:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read(ap_uint<512>&)' into 'hls::stream<ap_uint<512>, 0>::read()' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L3_in_x0(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:128:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L3_in_x0(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:126:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:365:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:336:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:299:66)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:270:64)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:268:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:253:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:233:66)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:204:64)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:202:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:187:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:588:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:559:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:522:66)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:493:64)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:491:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:476:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:456:66)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:427:64)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:425:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:410:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:811:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:782:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:745:66)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:716:64)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:714:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:699:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:679:66)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:650:64)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:648:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:633:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:1003:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:974:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:937:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:907:77)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:887:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:857:77)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L3_in_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:1060:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read(ap_uint<256>&)' into 'hls::stream<ap_uint<256>, 0>::read()' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L3_in_x0(hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:1038:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L3_in_x0(hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:1036:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1292:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1258:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1216:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1183:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1181:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1169:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1149:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1116:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1114:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1102:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1529:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1495:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1453:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1420:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1418:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1406:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1386:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1353:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1351:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1339:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1766:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1732:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1690:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1657:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1655:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1643:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1623:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1590:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1588:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1576:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2003:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1969:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1927:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1894:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1892:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1880:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1860:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1827:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1825:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:1813:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2240:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2206:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2164:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2131:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2129:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2117:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2097:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2064:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2062:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2050:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2477:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2443:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2401:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2368:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2366:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2354:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2334:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2301:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2299:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2287:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2714:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2680:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2638:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2605:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2603:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2591:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2571:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2538:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2536:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2524:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2927:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2893:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2851:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2816:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2796:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:2761:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L3_in_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2981:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L3_in_x0(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2962:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L3_in_x0(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2960:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3224:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3188:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3145:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3110:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3108:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3094:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3072:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3037:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3035:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3021:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3474:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3438:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3395:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3360:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3358:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3344:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3322:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3287:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3285:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3271:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3724:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3688:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3645:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3610:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3608:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3594:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3572:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3537:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3535:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3521:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3974:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3938:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3895:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3860:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3858:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3844:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3822:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3787:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3785:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:3771:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4224:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4188:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4145:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4110:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4108:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4094:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4072:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4037:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4035:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4021:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4474:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4438:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4395:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4360:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4358:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4344:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4322:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4287:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4285:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4271:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4724:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4688:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4645:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4610:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4608:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4594:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4572:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4537:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4535:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4521:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4946:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4910:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4867:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4830:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4808:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:4771:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::read()' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5059:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5043:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5041:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5025:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5009:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5006:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:4995:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5171:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5155:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5153:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5137:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5121:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5118:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5107:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5283:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5267:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5265:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5249:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5233:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5230:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5219:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5395:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5379:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5377:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5361:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5345:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5342:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5331:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5507:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5491:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5489:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5473:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5457:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5454:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5443:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5619:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5603:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5601:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5585:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5569:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5566:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5555:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5731:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5715:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5713:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5697:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5681:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5678:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5667:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5843:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5827:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5825:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5809:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5793:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5790:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5779:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5955:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5939:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5937:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5921:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5905:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5902:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:5891:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6067:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6051:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6049:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6033:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6017:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6014:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6003:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6179:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6163:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6161:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6145:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6129:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6126:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6115:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6291:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6275:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6273:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6257:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6241:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6238:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6227:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6403:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6387:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6385:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6369:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6353:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6350:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6339:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6515:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6499:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6497:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6481:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6465:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6462:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6451:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6627:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6611:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6609:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6593:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6577:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6574:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6563:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6739:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6723:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6721:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6705:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6689:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6686:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6675:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6851:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6835:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6833:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6817:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6801:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6798:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6787:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6963:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6947:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6945:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6929:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6913:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6910:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:6899:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7075:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7059:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7057:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7041:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7025:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7022:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7011:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7187:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7171:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7169:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7153:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7137:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7134:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7123:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7299:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7283:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7281:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7265:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7249:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7246:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7235:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7411:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7395:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7393:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7377:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7361:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7358:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7347:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7523:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7507:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7505:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7489:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7473:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7470:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7459:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7635:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7619:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7617:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7601:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7585:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7582:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7571:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7747:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7731:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7729:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7713:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7697:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7694:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7683:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7859:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7843:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7841:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7825:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7809:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7806:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7795:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7971:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7955:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7953:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7937:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7921:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7918:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:7907:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8083:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8067:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8065:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8049:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8033:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8030:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8019:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8195:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8179:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8177:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8161:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8145:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8142:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8131:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8307:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8291:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8289:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8273:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8257:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8254:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8243:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8419:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8403:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8401:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8385:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8369:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8366:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8355:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8531:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8515:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8513:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8497:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8481:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8478:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:8467:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_in_0_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:8565:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_in_1_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:8597:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_in_2_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:8629:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_in_3_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:8661:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_0_x0(int, int, hls::stream<float, 0>&)' (./dut.cpp:8693:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_1_x0(int, int, hls::stream<float, 0>&)' (./dut.cpp:8725:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_2_x0(int, int, hls::stream<float, 0>&)' (./dut.cpp:8757:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_3_x0(int, int, hls::stream<float, 0>&)' (./dut.cpp:8789:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_4_x0(int, int, hls::stream<float, 0>&)' (./dut.cpp:8821:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_5_x0(int, int, hls::stream<float, 0>&)' (./dut.cpp:8853:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_6_x0(int, int, hls::stream<float, 0>&)' (./dut.cpp:8885:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_7_x0(int, int, hls::stream<float, 0>&)' (./dut.cpp:8917:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_0_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:8949:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_1_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:8981:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_2_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:9013:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_3_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:9045:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_4_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:9077:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_5_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:9109:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_6_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:9141:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_7_x0(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:9173:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11108:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11078:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read(ap_uint<128>&)' into 'hls::stream<ap_uint<128>, 0>::read()' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_0_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9250:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_0_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9248:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_0_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9236:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_0_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9206:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_0_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9328:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_0_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9326:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_0_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9314:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_0_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9284:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_0_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9406:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_0_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9404:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_0_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9392:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_0_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9362:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11171:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11141:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_1_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9484:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_1_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9482:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_1_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9470:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_1_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9440:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_1_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9562:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_1_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9560:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_1_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9548:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_1_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9518:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_1_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9640:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_1_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9638:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_1_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9626:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_1_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9596:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11234:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11204:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_2_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9718:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_2_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9716:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_2_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9704:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_2_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9674:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_2_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9796:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_2_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9794:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_2_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9782:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_2_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9752:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_2_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9874:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_2_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9872:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_2_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9860:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_2_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9830:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11297:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11267:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_3_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9952:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_3_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9950:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_3_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9938:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_3_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9908:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_3_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10030:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_3_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10028:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_3_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10016:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_3_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:9986:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_3_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10108:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_3_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10106:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_3_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10094:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_3_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10064:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11360:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11330:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_4_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10186:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_4_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10184:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_4_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10172:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_4_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10142:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_4_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10264:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_4_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10262:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_4_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10250:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_4_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10220:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_4_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10342:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_4_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10340:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_4_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10328:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_4_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10298:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11423:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11393:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_5_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10420:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_5_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10418:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_5_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10406:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_5_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10376:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_5_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10498:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_5_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10496:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_5_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10484:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_5_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10454:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_5_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10576:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_5_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10574:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_5_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10562:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_5_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10532:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11486:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11456:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_6_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10654:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_6_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10652:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_6_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10640:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_6_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10610:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_6_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10732:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_6_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10730:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_6_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10718:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_6_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10688:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_6_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10810:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_6_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10808:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_6_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10796:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_6_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10766:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_7_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11549:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_7_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11519:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_7_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10888:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_7_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10886:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_7_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10874:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_7_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10844:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_7_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10966:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_7_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10964:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_7_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10952:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_7_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:10922:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_7_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11044:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_7_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11042:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_7_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11030:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_7_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:11000:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_boundary_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11978:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_boundary_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11976:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_6_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11603:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_6_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11601:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_6_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11586:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_6_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11584:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_5_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11659:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_5_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11657:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_5_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11642:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_5_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11640:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_4_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11715:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_4_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11713:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_4_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11698:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_4_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11696:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_3_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11771:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_3_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11769:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_3_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11754:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_3_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11752:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_2_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11827:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_2_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11825:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_2_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11810:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_2_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11808:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_1_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11883:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_1_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11881:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_1_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11866:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_1_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11864:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_0_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11939:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_0_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11937:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_0_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11922:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_0_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:11920:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L3_out_x0(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:12015:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L3_out_x0(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:12013:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L3_out_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:12037:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12051:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12053:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12055:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12057:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12059:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12062:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12065:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12068:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12071:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12074:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12077:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12080:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12083:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12086:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12089:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12092:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12095:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12098:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12101:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12104:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12107:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12110:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12113:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12116:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12119:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12122:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12125:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12128:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12131:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12134:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12137:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12140:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12143:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12146:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12149:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12152:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12155:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12158:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12161:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12164:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12167:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12170:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12173:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12176:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12179:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12182:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12185:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12188:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12191:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12194:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12197:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12200:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12203:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12206:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12209:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12212:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12215:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12218:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12221:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12224:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12227:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12230:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12233:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12236:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12239:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12242:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12245:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12248:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12251:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12254:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12257:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12260:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12263:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12266:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12269:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12272:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12275:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12278:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12281:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12284:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12287:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12290:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12293:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12296:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12299:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12302:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12305:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12308:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12311:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12314:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12317:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12320:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12323:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12326:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12329:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12332:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12335:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12338:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12341:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12344:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12347:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12350:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12353:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12356:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12359:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12362:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12365:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12368:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12371:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12374:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12377:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12380:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12383:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12386:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12389:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12392:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12395:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12398:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12401:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12404:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12407:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12716:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12713:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12710:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12707:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12704:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12701:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12698:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12695:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12692:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12689:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12686:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12683:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12680:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12677:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12674:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12671:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12668:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12665:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12662:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12659:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12656:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12653:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12650:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12647:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12644:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12641:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12638:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12635:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12632:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12629:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12626:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12623:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12620:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12617:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12614:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12611:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12608:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12605:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12602:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12599:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12596:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12593:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12590:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12587:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12584:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12581:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12578:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12575:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12572:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12569:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12566:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12563:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12560:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12557:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12554:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12551:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12548:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12545:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12542:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12539:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12536:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12533:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12530:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12527:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12524:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12521:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12518:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12515:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12512:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12509:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12506:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12503:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12500:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12497:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12494:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12491:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12488:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12485:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12482:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12479:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12476:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12473:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12470:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12467:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12464:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12461:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12458:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12455:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12452:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12449:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12446:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12443:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12440:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12437:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12434:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12431:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12428:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12425:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12422:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12419:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12416:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12413:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:12410:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L3_in_serialize_x1(ap_uint<512>*, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:13988:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L3_in_x1(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:13969:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L3_in_x1(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:13967:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14206:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14177:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14140:66)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14111:64)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14109:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14094:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14074:66)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14045:64)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14043:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14028:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14429:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14400:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14363:66)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14334:64)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14332:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14317:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14297:66)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14268:64)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14266:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14251:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14652:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14623:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14586:66)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14557:64)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14555:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14540:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14520:66)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14491:64)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14489:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14474:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14844:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14815:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14778:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14748:77)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'A_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14728:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14698:77)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L3_in_serialize_x1(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14901:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L3_in_x1(hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14879:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L3_in_x1(hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:14877:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_0_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15133:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_0_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15099:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_0_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15057:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_0_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15024:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_0_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15022:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_0_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15010:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_0_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14990:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_0_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14957:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_0_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14955:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_0_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:14943:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_1_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15370:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_1_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15336:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_1_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15294:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_1_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15261:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_1_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15259:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_1_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15247:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_1_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15227:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_1_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15194:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_1_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15192:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_1_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15180:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_2_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15607:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_2_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15573:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_2_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15531:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_2_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15498:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_2_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15496:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_2_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15484:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_2_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15464:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_2_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15431:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_2_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15429:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_2_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15417:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_3_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15844:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_3_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15810:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_3_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15768:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_3_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15735:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_3_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15733:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_3_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15721:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_3_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15701:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_3_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15668:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_3_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15666:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_3_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15654:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_4_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16081:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_4_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16047:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_4_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16005:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_4_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15972:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_4_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15970:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_4_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15958:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_4_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15938:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_4_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15905:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_4_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15903:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_4_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:15891:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_5_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16318:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_5_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16284:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_5_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16242:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_5_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16209:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_5_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16207:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_5_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16195:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_5_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16175:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_5_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16142:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_5_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16140:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_5_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16128:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_6_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16555:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_6_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16521:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_6_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16479:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_6_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16446:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_6_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16444:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_6_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16432:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_6_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16412:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'B_IO_L2_in_6_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16379:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_6_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16377:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_6_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16365:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16768:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16734:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16692:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16657:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'B_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16637:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'B_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:16602:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L3_in_serialize_x1(ap_uint<512>*, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:16822:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L3_in_x1(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:16803:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L3_in_x1(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:16801:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17065:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17029:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:16986:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:16951:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:16949:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:16935:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:16913:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:16878:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:16876:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:16862:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17315:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17279:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17236:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17201:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17199:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17185:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17163:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17128:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17126:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17112:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17565:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17529:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17486:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17451:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17449:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17435:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17413:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17378:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17376:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17362:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_3_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17815:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_3_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17779:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_3_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17736:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_3_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17701:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_3_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17699:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_3_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17685:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_3_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17663:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_3_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17628:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_3_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17626:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_3_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17612:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_4_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18065:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_4_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18029:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_4_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17986:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_4_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17951:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_4_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17949:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_4_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17935:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_4_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17913:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_4_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17878:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_4_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17876:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_4_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:17862:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_5_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18315:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_5_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18279:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_5_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18236:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_5_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18201:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_5_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18199:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_5_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18185:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_5_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18163:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_5_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18128:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_5_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18126:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_5_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18112:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_6_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18565:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_6_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18529:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_6_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18486:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_6_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18451:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_6_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18449:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_6_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18435:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_6_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18413:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'C_IO_L2_in_6_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18378:60)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_6_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18376:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_6_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18362:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18787:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18751:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18708:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18671:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'C_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18649:70)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'C_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:18612:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:18900:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:18884:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:18882:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:18866:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:18850:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:18847:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:18836:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19012:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:18996:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:18994:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:18978:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:18962:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:18959:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:18948:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19124:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19108:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19106:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19090:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19074:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19071:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19060:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19236:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19220:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19218:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19202:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19186:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19183:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19172:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19348:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19332:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19330:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19314:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19298:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19295:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19284:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19460:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19444:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19442:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19426:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19410:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19407:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19396:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19572:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19556:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19554:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19538:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19522:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19519:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19508:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19684:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19668:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_0_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19666:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_0_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19650:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19634:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_0_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19631:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_0_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19620:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19796:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19780:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19778:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19762:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19746:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19743:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19732:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19908:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19892:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19890:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19874:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19858:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19855:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19844:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20020:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20004:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20002:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19986:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19970:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19967:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:19956:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20132:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20116:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20114:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20098:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20082:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20079:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20068:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20244:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20228:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20226:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20210:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20194:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20191:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20180:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20356:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20340:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20338:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20322:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20306:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20303:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20292:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20468:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20452:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20450:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20434:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20418:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20415:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20404:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20580:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20564:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_1_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20562:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_1_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20546:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20530:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_1_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20527:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_1_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20516:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20692:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20676:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20674:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20658:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20642:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20639:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20628:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20804:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20788:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20786:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20770:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20754:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20751:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20740:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20916:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20900:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20898:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20882:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20866:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20863:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20852:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21028:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21012:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21010:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20994:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20978:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20975:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:20964:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21140:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21124:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21122:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21106:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21090:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21087:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21076:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21252:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21236:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21234:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21218:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21202:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21199:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21188:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21364:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21348:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21346:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21330:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21314:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21311:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21300:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21476:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21460:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_2_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21458:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_2_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21442:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21426:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_2_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21423:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_2_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21412:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21588:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21572:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21570:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21554:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21538:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21535:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21524:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21700:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21684:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21682:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21666:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21650:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21647:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21636:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21812:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21796:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21794:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21778:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21762:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21759:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21748:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21924:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21908:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21906:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21890:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21874:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21871:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21860:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22036:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22020:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22018:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22002:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21986:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21983:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:21972:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22148:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22132:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22130:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22114:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22098:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22095:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22084:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22260:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22244:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22242:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22226:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22210:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22207:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22196:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22372:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22356:52)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::write(ap_uint<256> const&)' into 'PE_wrapper_3_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22354:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'PE_wrapper_3_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22338:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22322:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'PE_wrapper_3_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22319:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'PE_wrapper_3_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:22308:67)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_in_0_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:22406:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_in_1_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:22438:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_in_2_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:22470:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'A_PE_dummy_in_3_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:22502:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_0_x1(int, int, hls::stream<float, 0>&)' (./dut.cpp:22534:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_1_x1(int, int, hls::stream<float, 0>&)' (./dut.cpp:22566:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_2_x1(int, int, hls::stream<float, 0>&)' (./dut.cpp:22598:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_3_x1(int, int, hls::stream<float, 0>&)' (./dut.cpp:22630:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_4_x1(int, int, hls::stream<float, 0>&)' (./dut.cpp:22662:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_5_x1(int, int, hls::stream<float, 0>&)' (./dut.cpp:22694:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_6_x1(int, int, hls::stream<float, 0>&)' (./dut.cpp:22726:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'B_PE_dummy_in_7_x1(int, int, hls::stream<float, 0>&)' (./dut.cpp:22758:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_0_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:22790:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_1_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:22822:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_2_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:22854:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_3_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:22886:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_4_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:22918:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_5_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:22950:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_6_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:22982:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::read()' into 'C_PE_dummy_in_7_x1(int, int, hls::stream<ap_uint<256>, 0>&)' (./dut.cpp:23014:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24949:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24919:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_0_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23091:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_0_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23089:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_0_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23077:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_0_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23047:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_0_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23169:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_0_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23167:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_0_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23155:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_0_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23125:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_0_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23247:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_0_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23245:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_0_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23233:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_0_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23203:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25012:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24982:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_1_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23325:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_1_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23323:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_1_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23311:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_1_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23281:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_1_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23403:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_1_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23401:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_1_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23389:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_1_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23359:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_1_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23481:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_1_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23479:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_1_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23467:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_1_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23437:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25075:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25045:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_2_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23559:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_2_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23557:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_2_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23545:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_2_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23515:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_2_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23637:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_2_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23635:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_2_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23623:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_2_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23593:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_2_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23715:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_2_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23713:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_2_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23701:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_2_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23671:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_3_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25138:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_3_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25108:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_3_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23793:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_3_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23791:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_3_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23779:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_3_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23749:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_3_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23871:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_3_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23869:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_3_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23857:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_3_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23827:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_3_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23949:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_3_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23947:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_3_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23935:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_3_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23905:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_4_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25201:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_4_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25171:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_4_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24027:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_4_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24025:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_4_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24013:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_4_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:23983:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_4_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24105:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_4_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24103:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_4_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24091:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_4_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24061:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_4_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24183:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_4_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24181:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_4_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24169:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_4_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24139:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_5_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25264:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_5_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25234:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_5_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24261:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_5_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24259:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_5_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24247:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_5_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24217:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_5_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24339:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_5_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24337:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_5_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24325:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_5_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24295:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_5_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24417:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_5_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24415:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_5_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24403:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_5_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24373:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_6_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25327:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_6_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25297:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_6_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24495:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_6_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24493:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_6_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24481:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_6_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24451:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_6_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24573:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_6_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24571:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_6_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24559:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_6_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24529:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_6_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24651:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_6_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24649:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_6_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24637:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_6_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24607:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_boundary_wrapper_7_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25390:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_boundary_wrapper_7_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:25360:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_7_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24729:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_7_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24727:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_7_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24715:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_7_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24685:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_7_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24807:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_7_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24805:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_7_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24793:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_7_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24763:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_7_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24885:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L1_out_wrapper_7_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24883:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L1_out_wrapper_7_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24871:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'D_drain_IO_L1_out_wrapper_7_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (./dut.cpp:24841:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_boundary_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25819:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_boundary_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25817:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_6_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25444:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_6_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25442:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_6_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25427:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_6_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25425:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_5_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25500:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_5_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25498:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_5_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25483:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_5_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25481:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_4_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25556:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_4_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25554:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_4_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25539:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_4_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25537:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_3_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25612:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_3_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25610:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_3_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25595:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_3_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25593:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_2_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25668:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_2_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25666:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_2_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25651:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_2_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25649:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_1_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25724:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_1_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25722:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_1_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25707:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_1_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25705:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_0_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25780:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_0_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25778:63)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L2_out_0_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25763:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L2_out_0_x1(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25761:69)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'D_drain_IO_L3_out_x1(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25856:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L3_out_x1(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25854:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'D_drain_IO_L3_out_serialize_x1(ap_uint<512>*, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:25878:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25892:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25894:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25896:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25898:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25900:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25903:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25906:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25909:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25912:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25915:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25918:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25921:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25924:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25927:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25930:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25933:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25936:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25939:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25942:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25945:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25948:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25951:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25954:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25957:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25960:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25963:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25966:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25969:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25972:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25975:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25978:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25981:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25984:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25987:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25990:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25993:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25996:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:25999:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26002:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26005:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26008:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26011:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26014:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26017:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26020:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26023:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26026:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26029:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26032:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26035:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26038:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26041:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26044:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26047:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26050:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26053:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26056:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26059:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26062:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26065:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26068:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26071:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26074:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26077:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26080:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26083:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26086:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26089:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26092:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26095:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26098:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26101:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26104:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26107:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26110:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26113:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26116:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26119:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26122:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26125:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26128:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26131:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26134:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26137:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26140:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26143:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26146:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26149:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26152:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26155:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26158:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26161:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26164:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26167:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26170:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26173:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26176:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26179:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26182:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26185:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26188:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26191:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26194:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26197:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26200:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26203:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26206:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26209:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26212:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26215:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26218:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26221:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26224:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26227:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26230:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26233:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26236:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26239:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26242:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26245:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26248:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26557:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26554:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26551:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26548:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26545:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26542:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26539:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26536:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26533:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26530:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26527:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26524:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26521:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26518:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26515:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26512:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26509:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26506:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26503:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26500:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26497:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26494:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26491:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26488:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26485:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26482:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26479:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26476:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26473:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26470:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26467:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26464:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26461:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26458:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26455:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26452:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26449:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26446:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26443:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26440:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26437:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26434:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26431:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26428:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26425:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26422:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26419:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26416:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26413:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26410:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26407:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26404:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26401:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26398:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26395:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26392:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26389:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26386:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26383:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26380:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26377:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26374:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26371:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26368:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26365:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26362:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26359:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26356:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26353:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26350:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26347:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26344:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26341:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26338:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26335:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26332:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26329:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26326:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26323:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26320:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26317:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26314:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26311:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26308:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26305:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26302:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26299:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26296:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26293:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26290:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26287:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26284:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26281:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26278:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26275:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26272:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26269:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26266:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26263:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26260:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26257:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26254:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<256>, 0>::stream()' into 'kernel0_x1(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:26251:20)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 512 in loop 'A_IO_L3_in_serialize_x0_loop_1'(./dut.cpp:143:33) has been inferred on port 'gmem_A' (./dut.cpp:143:33)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 512 in loop 'B_IO_L3_in_serialize_x0_loop_1'(./dut.cpp:1054:33) has been inferred on port 'gmem_B' (./dut.cpp:1054:33)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 512 in loop 'C_IO_L3_in_serialize_x1_loop_1'(./dut.cpp:16818:33) has been inferred on port 'gmem_C' (./dut.cpp:16818:33)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 512 in loop 'D_drain_IO_L3_out_serialize_x1_loop_1'(./dut.cpp:25872:40) has been inferred on port 'gmem_D' (./dut.cpp:25872:40)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'B_IO_L3_in_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'C_IO_L3_in_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_boundary_wrapper_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_0_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_0_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_0_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_boundary_wrapper_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_1_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_1_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_1_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_boundary_wrapper_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_2_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_2_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_2_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_boundary_wrapper_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_3_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_3_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_3_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_boundary_wrapper_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_4_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_4_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_4_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_boundary_wrapper_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_5_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_5_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_5_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_boundary_wrapper_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_6_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_6_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_6_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_boundary_wrapper_7_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_7_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_7_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_7_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L3_in_serialize_x1(ap_uint<512>*, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'A_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'B_IO_L3_in_serialize_x1(ap_uint<512>*, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_0_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_1_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_2_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_3_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_3_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_3_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_4_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_4_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_4_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_5_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_5_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_5_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_6_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_6_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_6_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'C_IO_L2_in_boundary_x1(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<256>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_0_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_1_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_2_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_0_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_1_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_2_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_3_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_4_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_5_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_6_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.22s' into 'PE_wrapper_3_7_x1(int, int, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_boundary_wrapper_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_0_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_0_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_0_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_boundary_wrapper_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_1_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_1_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_1_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_boundary_wrapper_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_2_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_2_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_2_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_boundary_wrapper_3_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_3_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_3_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_3_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_boundary_wrapper_4_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_4_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_4_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_4_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_boundary_wrapper_5_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_5_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_5_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_5_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_boundary_wrapper_6_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_6_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_6_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_6_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_boundary_wrapper_7_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_7_2_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_7_1_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.219s' into 'D_drain_IO_L1_out_wrapper_7_0_x1(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'D_drain_IO_L3_out_serialize_x1(ap_uint<512>*, hls::stream<ap_uint<128>, 0>&) (.1)' (./dut.cpp:25882:14)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/../../../kernel.xml -> /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 73.87 seconds. CPU system time: 1.12 seconds. Elapsed time: 75.03 seconds; current allocated memory: 252.773 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 252.775 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.0.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 3931.37 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3931.22 seconds. CPU system time: 0.11 seconds. Elapsed time: 3931.4 seconds; current allocated memory: 496.952 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.1.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 3986.69 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.2.prechk.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-18] /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:1423: unsafe type casting from type 'int' to type 'double' on variable 'A.V'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 1.69 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3988.06 seconds. CPU system time: 0.27 seconds. Elapsed time: 3988.39 seconds; current allocated memory: 880.042 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.g.1.bc to /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.o.1.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 2 for loop 'A_IO_L2_in_2_x1_loop_4' in function 'A_IO_L2_in_2_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 2 for loop 'A_IO_L2_in_2_x1_loop_16' in function 'A_IO_L2_in_2_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 2 for loop 'A_IO_L2_in_2_x0_loop_4' in function 'A_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 2 for loop 'A_IO_L2_in_2_x0_loop_16' in function 'A_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'A_IO_L2_in_1_x1_loop_4' in function 'A_IO_L2_in_1_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'A_IO_L2_in_1_x1_loop_4' in function 'A_IO_L2_in_1_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'A_IO_L2_in_1_x1_loop_16' in function 'A_IO_L2_in_1_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'A_IO_L2_in_1_x1_loop_16' in function 'A_IO_L2_in_1_x1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'A_IO_L2_in_1_x0_loop_4' in function 'A_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'A_IO_L2_in_1_x0_loop_4' in function 'A_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 3 for loop 'A_IO_L2_in_1_x0_loop_16' in function 'A_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'A_IO_L2_in_1_x0_loop_16' in function 'A_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'A_IO_L2_in_0_x1_loop_4' in function 'A_IO_L2_in_0_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'A_IO_L2_in_0_x1_loop_16' in function 'A_IO_L2_in_0_x1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'A_IO_L2_in_0_x0_loop_4' in function 'A_IO_L2_in_0_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'A_IO_L2_in_0_x0_loop_16' in function 'A_IO_L2_in_0_x0'.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:1071) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:1072) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:1308) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:1309) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:1545) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:1546) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:1782) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:1783) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:2019) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:2020) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:2256) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:2257) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:2493) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:2494) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:2730) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:2731) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:4963) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:4965) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:4963) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5075) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:5077) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:5075) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5187) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:5189) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:5187) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5299) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:5301) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:5299) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5411) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:5413) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:5411) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5523) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:5525) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:5523) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5635) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:5637) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:5635) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5747) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:5749) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:5747) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5859) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:5861) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:5859) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5971) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:5973) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:5971) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6083) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:6085) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:6083) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6195) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:6197) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:6195) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6307) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:6309) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:6307) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6419) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:6421) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:6419) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6531) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:6533) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:6531) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6643) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:6645) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:6643) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6755) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:6757) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:6755) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6867) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:6869) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:6867) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6979) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:6981) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:6979) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7091) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:7093) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:7091) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7203) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:7205) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:7203) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7315) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:7317) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:7315) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7427) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:7429) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:7427) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7539) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:7541) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:7539) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7651) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:7653) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:7651) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7763) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:7765) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:7763) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7875) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:7877) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:7875) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7987) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:7989) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:7987) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8099) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:8101) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:8099) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8211) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:8213) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:8211) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8323) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:8325) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:8323) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8435) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:8437) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:8435) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:14912) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:14913) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:15149) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:15150) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:15386) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:15387) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:15623) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:15624) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:15860) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:15861) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:16097) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:16098) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:16334) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:16335) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:16571) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:16572) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:18804) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:18806) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:18804) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:18916) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:18918) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:18916) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:19028) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:19030) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:19028) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:19140) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:19142) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:19140) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:19252) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:19254) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:19252) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:19364) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:19366) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:19364) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:19476) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:19478) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:19476) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:19588) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:19590) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:19588) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:19700) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:19702) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:19700) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:19812) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:19814) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:19812) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:19924) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:19926) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:19924) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:20036) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:20038) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:20036) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:20148) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:20150) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:20148) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:20260) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:20262) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:20260) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:20372) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:20374) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:20372) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:20484) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:20486) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:20484) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:20596) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:20598) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:20596) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:20708) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:20710) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:20708) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:20820) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:20822) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:20820) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:20932) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:20934) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:20932) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:21044) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:21046) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:21044) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:21156) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:21158) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:21156) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:21268) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:21270) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:21268) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:21380) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:21382) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:21380) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:21492) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:21494) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:21492) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:21604) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:21606) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:21604) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:21716) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:21718) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:21716) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:21828) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:21830) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:21828) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:21940) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:21942) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:21940) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:22052) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:22054) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:22052) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:22164) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:22166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:22164) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:22276) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (./dut.cpp:22278) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:22276) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel0_x0' (./dut.cpp:12046:2), detected/extracted 121 process function(s): 
	 'kernel0_x0.entry11'
	 'A_IO_L3_in_serialize_x0'
	 'A_IO_L3_in_x0'
	 'A_IO_L2_in_0_x0'
	 'A_IO_L2_in_1_x0'
	 'A_IO_L2_in_2_x0'
	 'A_IO_L2_in_boundary_x0'
	 'B_IO_L3_in_serialize_x0'
	 'B_IO_L3_in_x0'
	 'B_IO_L2_in_0_x0'
	 'B_IO_L2_in_1_x0'
	 'B_IO_L2_in_2_x0'
	 'B_IO_L2_in_3_x0'
	 'B_IO_L2_in_4_x0'
	 'B_IO_L2_in_5_x0'
	 'B_IO_L2_in_6_x0'
	 'B_IO_L2_in_boundary_x0'
	 'C_IO_L3_in_serialize_x0'
	 'C_IO_L3_in_x0'
	 'C_IO_L2_in_0_x0'
	 'C_IO_L2_in_1_x0'
	 'C_IO_L2_in_2_x0'
	 'C_IO_L2_in_3_x0'
	 'C_IO_L2_in_4_x0'
	 'C_IO_L2_in_5_x0'
	 'C_IO_L2_in_6_x0'
	 'C_IO_L2_in_boundary_x0'
	 'PE_wrapper_0_0_x0'
	 'PE_wrapper_0_1_x0'
	 'PE_wrapper_0_2_x0'
	 'PE_wrapper_0_3_x0'
	 'PE_wrapper_0_4_x0'
	 'PE_wrapper_0_5_x0'
	 'PE_wrapper_0_6_x0'
	 'PE_wrapper_0_7_x0'
	 'PE_wrapper_1_0_x0'
	 'PE_wrapper_1_1_x0'
	 'PE_wrapper_1_2_x0'
	 'PE_wrapper_1_3_x0'
	 'PE_wrapper_1_4_x0'
	 'PE_wrapper_1_5_x0'
	 'PE_wrapper_1_6_x0'
	 'PE_wrapper_1_7_x0'
	 'PE_wrapper_2_0_x0'
	 'PE_wrapper_2_1_x0'
	 'PE_wrapper_2_2_x0'
	 'PE_wrapper_2_3_x0'
	 'PE_wrapper_2_4_x0'
	 'PE_wrapper_2_5_x0'
	 'PE_wrapper_2_6_x0'
	 'PE_wrapper_2_7_x0'
	 'PE_wrapper_3_0_x0'
	 'PE_wrapper_3_1_x0'
	 'PE_wrapper_3_2_x0'
	 'PE_wrapper_3_3_x0'
	 'PE_wrapper_3_4_x0'
	 'PE_wrapper_3_5_x0'
	 'PE_wrapper_3_6_x0'
	 'PE_wrapper_3_7_x0'
	 'A_PE_dummy_in_0_x0'
	 'A_PE_dummy_in_1_x0'
	 'A_PE_dummy_in_2_x0'
	 'A_PE_dummy_in_3_x0'
	 'B_PE_dummy_in_0_x0'
	 'B_PE_dummy_in_1_x0'
	 'B_PE_dummy_in_2_x0'
	 'B_PE_dummy_in_3_x0'
	 'B_PE_dummy_in_4_x0'
	 'B_PE_dummy_in_5_x0'
	 'B_PE_dummy_in_6_x0'
	 'B_PE_dummy_in_7_x0'
	 'C_PE_dummy_in_0_x0'
	 'C_PE_dummy_in_1_x0'
	 'C_PE_dummy_in_2_x0'
	 'C_PE_dummy_in_3_x0'
	 'C_PE_dummy_in_4_x0'
	 'C_PE_dummy_in_5_x0'
	 'C_PE_dummy_in_6_x0'
	 'C_PE_dummy_in_7_x0'
	 'D_drain_IO_L1_out_boundary_wrapper_0_x0'
	 'D_drain_IO_L1_out_wrapper_0_2_x0'
	 'D_drain_IO_L1_out_wrapper_0_1_x0'
	 'D_drain_IO_L1_out_wrapper_0_0_x0'
	 'D_drain_IO_L1_out_boundary_wrapper_1_x0'
	 'D_drain_IO_L1_out_wrapper_1_2_x0'
	 'D_drain_IO_L1_out_wrapper_1_1_x0'
	 'D_drain_IO_L1_out_wrapper_1_0_x0'
	 'D_drain_IO_L1_out_boundary_wrapper_2_x0'
	 'D_drain_IO_L1_out_wrapper_2_2_x0'
	 'D_drain_IO_L1_out_wrapper_2_1_x0'
	 'D_drain_IO_L1_out_wrapper_2_0_x0'
	 'D_drain_IO_L1_out_boundary_wrapper_3_x0'
	 'D_drain_IO_L1_out_wrapper_3_2_x0'
	 'D_drain_IO_L1_out_wrapper_3_1_x0'
	 'D_drain_IO_L1_out_wrapper_3_0_x0'
	 'D_drain_IO_L1_out_boundary_wrapper_4_x0'
	 'D_drain_IO_L1_out_wrapper_4_2_x0'
	 'D_drain_IO_L1_out_wrapper_4_1_x0'
	 'D_drain_IO_L1_out_wrapper_4_0_x0'
	 'D_drain_IO_L1_out_boundary_wrapper_5_x0'
	 'D_drain_IO_L1_out_wrapper_5_2_x0'
	 'D_drain_IO_L1_out_wrapper_5_1_x0'
	 'D_drain_IO_L1_out_wrapper_5_0_x0'
	 'D_drain_IO_L1_out_boundary_wrapper_6_x0'
	 'D_drain_IO_L1_out_wrapper_6_2_x0'
	 'D_drain_IO_L1_out_wrapper_6_1_x0'
	 'D_drain_IO_L1_out_wrapper_6_0_x0'
	 'D_drain_IO_L1_out_boundary_wrapper_7_x0'
	 'D_drain_IO_L1_out_wrapper_7_2_x0'
	 'D_drain_IO_L1_out_wrapper_7_1_x0'
	 'D_drain_IO_L1_out_wrapper_7_0_x0'
	 'D_drain_IO_L2_out_boundary_x0'
	 'D_drain_IO_L2_out_6_x0'
	 'D_drain_IO_L2_out_5_x0'
	 'D_drain_IO_L2_out_4_x0'
	 'D_drain_IO_L2_out_3_x0'
	 'D_drain_IO_L2_out_2_x0'
	 'D_drain_IO_L2_out_1_x0'
	 'D_drain_IO_L2_out_0_x0'
	 'D_drain_IO_L3_out_x0'
	 'D_drain_IO_L3_out_serialize_x0'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel0_x1' (./dut.cpp:25887:2), detected/extracted 121 process function(s): 
	 'kernel0_x1.entry15'
	 'A_IO_L3_in_serialize_x1'
	 'A_IO_L3_in_x1'
	 'A_IO_L2_in_0_x1'
	 'A_IO_L2_in_1_x1'
	 'A_IO_L2_in_2_x1'
	 'A_IO_L2_in_boundary_x1'
	 'B_IO_L3_in_serialize_x1'
	 'B_IO_L3_in_x1'
	 'B_IO_L2_in_0_x1'
	 'B_IO_L2_in_1_x1'
	 'B_IO_L2_in_2_x1'
	 'B_IO_L2_in_3_x1'
	 'B_IO_L2_in_4_x1'
	 'B_IO_L2_in_5_x1'
	 'B_IO_L2_in_6_x1'
	 'B_IO_L2_in_boundary_x1'
	 'C_IO_L3_in_serialize_x1'
	 'C_IO_L3_in_x1'
	 'C_IO_L2_in_0_x1'
	 'C_IO_L2_in_1_x1'
	 'C_IO_L2_in_2_x1'
	 'C_IO_L2_in_3_x1'
	 'C_IO_L2_in_4_x1'
	 'C_IO_L2_in_5_x1'
	 'C_IO_L2_in_6_x1'
	 'C_IO_L2_in_boundary_x1'
	 'PE_wrapper_0_0_x1'
	 'PE_wrapper_0_1_x1'
	 'PE_wrapper_0_2_x1'
	 'PE_wrapper_0_3_x1'
	 'PE_wrapper_0_4_x1'
	 'PE_wrapper_0_5_x1'
	 'PE_wrapper_0_6_x1'
	 'PE_wrapper_0_7_x1'
	 'PE_wrapper_1_0_x1'
	 'PE_wrapper_1_1_x1'
	 'PE_wrapper_1_2_x1'
	 'PE_wrapper_1_3_x1'
	 'PE_wrapper_1_4_x1'
	 'PE_wrapper_1_5_x1'
	 'PE_wrapper_1_6_x1'
	 'PE_wrapper_1_7_x1'
	 'PE_wrapper_2_0_x1'
	 'PE_wrapper_2_1_x1'
	 'PE_wrapper_2_2_x1'
	 'PE_wrapper_2_3_x1'
	 'PE_wrapper_2_4_x1'
	 'PE_wrapper_2_5_x1'
	 'PE_wrapper_2_6_x1'
	 'PE_wrapper_2_7_x1'
	 'PE_wrapper_3_0_x1'
	 'PE_wrapper_3_1_x1'
	 'PE_wrapper_3_2_x1'
	 'PE_wrapper_3_3_x1'
	 'PE_wrapper_3_4_x1'
	 'PE_wrapper_3_5_x1'
	 'PE_wrapper_3_6_x1'
	 'PE_wrapper_3_7_x1'
	 'A_PE_dummy_in_0_x1'
	 'A_PE_dummy_in_1_x1'
	 'A_PE_dummy_in_2_x1'
	 'A_PE_dummy_in_3_x1'
	 'B_PE_dummy_in_0_x1'
	 'B_PE_dummy_in_1_x1'
	 'B_PE_dummy_in_2_x1'
	 'B_PE_dummy_in_3_x1'
	 'B_PE_dummy_in_4_x1'
	 'B_PE_dummy_in_5_x1'
	 'B_PE_dummy_in_6_x1'
	 'B_PE_dummy_in_7_x1'
	 'C_PE_dummy_in_0_x1'
	 'C_PE_dummy_in_1_x1'
	 'C_PE_dummy_in_2_x1'
	 'C_PE_dummy_in_3_x1'
	 'C_PE_dummy_in_4_x1'
	 'C_PE_dummy_in_5_x1'
	 'C_PE_dummy_in_6_x1'
	 'C_PE_dummy_in_7_x1'
	 'D_drain_IO_L1_out_boundary_wrapper_0_x1'
	 'D_drain_IO_L1_out_wrapper_0_2_x1'
	 'D_drain_IO_L1_out_wrapper_0_1_x1'
	 'D_drain_IO_L1_out_wrapper_0_0_x1'
	 'D_drain_IO_L1_out_boundary_wrapper_1_x1'
	 'D_drain_IO_L1_out_wrapper_1_2_x1'
	 'D_drain_IO_L1_out_wrapper_1_1_x1'
	 'D_drain_IO_L1_out_wrapper_1_0_x1'
	 'D_drain_IO_L1_out_boundary_wrapper_2_x1'
	 'D_drain_IO_L1_out_wrapper_2_2_x1'
	 'D_drain_IO_L1_out_wrapper_2_1_x1'
	 'D_drain_IO_L1_out_wrapper_2_0_x1'
	 'D_drain_IO_L1_out_boundary_wrapper_3_x1'
	 'D_drain_IO_L1_out_wrapper_3_2_x1'
	 'D_drain_IO_L1_out_wrapper_3_1_x1'
	 'D_drain_IO_L1_out_wrapper_3_0_x1'
	 'D_drain_IO_L1_out_boundary_wrapper_4_x1'
	 'D_drain_IO_L1_out_wrapper_4_2_x1'
	 'D_drain_IO_L1_out_wrapper_4_1_x1'
	 'D_drain_IO_L1_out_wrapper_4_0_x1'
	 'D_drain_IO_L1_out_boundary_wrapper_5_x1'
	 'D_drain_IO_L1_out_wrapper_5_2_x1'
	 'D_drain_IO_L1_out_wrapper_5_1_x1'
	 'D_drain_IO_L1_out_wrapper_5_0_x1'
	 'D_drain_IO_L1_out_boundary_wrapper_6_x1'
	 'D_drain_IO_L1_out_wrapper_6_2_x1'
	 'D_drain_IO_L1_out_wrapper_6_1_x1'
	 'D_drain_IO_L1_out_wrapper_6_0_x1'
	 'D_drain_IO_L1_out_boundary_wrapper_7_x1'
	 'D_drain_IO_L1_out_wrapper_7_2_x1'
	 'D_drain_IO_L1_out_wrapper_7_1_x1'
	 'D_drain_IO_L1_out_wrapper_7_0_x1'
	 'D_drain_IO_L2_out_boundary_x1'
	 'D_drain_IO_L2_out_6_x1'
	 'D_drain_IO_L2_out_5_x1'
	 'D_drain_IO_L2_out_4_x1'
	 'D_drain_IO_L2_out_3_x1'
	 'D_drain_IO_L2_out_2_x1'
	 'D_drain_IO_L2_out_1_x1'
	 'D_drain_IO_L2_out_0_x1'
	 'D_drain_IO_L3_out_x1'
	 'D_drain_IO_L3_out_serialize_x1'.
Command           transform done; 4178.85 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.o.1.tmp.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./dut.cpp:66:15) in function 'nondf_kernel_heat_x1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./dut.cpp:66:15) in function 'nondf_kernel_heat_x1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./dut.cpp:24:15) in function 'nondf_kernel_heat_x0'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./dut.cpp:24:15) in function 'nondf_kernel_heat_x0'... converting 9 basic blocks.
Command           transform done; 71.26 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4249.45 seconds. CPU system time: 0.64 seconds. Elapsed time: 4250.14 seconds; current allocated memory: 1.300 GB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.o.2.bc -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'A.V' (./dut.cpp:74:28)
INFO: [HLS 200-472] Inferring partial write operation for 'B.V' (./dut.cpp:75:28)
INFO: [HLS 200-472] Inferring partial write operation for 'B.V' (./dut.cpp:83:32)
INFO: [HLS 200-472] Inferring partial write operation for 'A.V' (./dut.cpp:92:32)
INFO: [HLS 200-472] Inferring partial write operation for 'xin' (./dut.cpp:99:29)
INFO: [HLS 200-472] Inferring partial write operation for 'A.V' (./dut.cpp:32:28)
INFO: [HLS 200-472] Inferring partial write operation for 'B.V' (./dut.cpp:33:28)
INFO: [HLS 200-472] Inferring partial write operation for 'B.V' (./dut.cpp:41:32)
INFO: [HLS 200-472] Inferring partial write operation for 'A.V' (./dut.cpp:50:32)
INFO: [HLS 200-472] Inferring partial write operation for 'xin' (./dut.cpp:57:29)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:22292:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:22315:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:22329:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:22335:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:8451:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:8474:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:8488:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:8494:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:22180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:22203:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:22217:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:22223:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:8339:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:8362:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:8376:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:8382:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:22068:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:22091:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:22105:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:22111:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:8227:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:8250:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:8264:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:8270:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21956:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:21979:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:21993:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21999:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:8115:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:8138:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:8152:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:8158:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21844:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:21867:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:21881:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21887:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:8003:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:8026:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:8040:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:8046:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21732:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:21755:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:21769:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21775:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7891:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:7914:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:7928:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7934:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21620:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:21643:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:21657:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21663:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7779:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:7802:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:7816:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7822:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21508:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:21531:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:21545:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21551:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7667:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:7690:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:7704:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7710:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21396:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:21419:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:21433:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21439:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7555:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:7578:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:7592:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7598:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21284:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:21307:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:21321:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21327:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7443:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:7466:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:7480:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7486:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21172:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:21195:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:21209:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21215:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7331:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:7354:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:7368:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7374:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21060:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:21083:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:21097:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:21103:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7219:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:7242:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:7256:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7262:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20948:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:20971:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:20985:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20991:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7107:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:7130:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:7144:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7150:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20836:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:20859:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:20873:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20879:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6995:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:7018:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:7032:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:7038:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20724:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:20747:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:20761:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20767:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6883:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:6906:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:6920:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6926:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20612:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:20635:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:20649:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20655:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6771:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:6794:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:6808:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6814:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20500:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:20523:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:20537:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20543:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6659:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:6682:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:6696:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6702:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20388:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:20411:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:20425:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20431:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6547:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:6570:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:6584:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6590:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20276:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:20299:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:20313:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20319:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6435:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:6458:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:6472:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6478:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20164:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:20187:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:20201:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20207:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6323:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:6346:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:6360:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6366:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20052:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:20075:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:20089:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:20095:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6211:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:6234:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:6248:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6254:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19940:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:19963:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:19977:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19983:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6099:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:6122:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:6136:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6142:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19828:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:19851:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:19865:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19871:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5987:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:6010:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:6024:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:6030:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19716:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:19739:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:19753:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19759:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5875:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:5898:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:5912:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5918:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19604:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:19627:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:19641:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19647:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5763:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:5786:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:5800:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5806:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19492:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:19515:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:19529:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19535:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5651:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:5674:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:5688:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5694:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19380:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:19403:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:19417:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19423:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5539:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:5562:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:5576:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5582:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19268:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:19291:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:19305:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19311:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5427:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:5450:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:5464:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5470:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19156:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:19179:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:19193:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19199:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5315:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:5338:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:5352:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5358:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19044:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:19067:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:19081:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:19087:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5203:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:5226:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:5240:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5246:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:18932:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:18955:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:18969:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:18975:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5091:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:5114:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:5128:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5134:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:18820:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:18843:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:18857:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:18863:64)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:4979:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0][0]' (./dut.cpp:5002:66)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C[0]' (./dut.cpp:5016:63)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D' (./dut.cpp:5022:64)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_data_split.V' (./dut.cpp:25879:31)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_data_split.V' (./dut.cpp:12038:31)
INFO: [HLS 200-472] Inferring partial write operation for 'D' (./dut.cpp:12041:14)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:24689:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:24697:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:24699:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:10848:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:10856:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:10858:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:24767:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:24775:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:24777:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:10926:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:10934:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:10936:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:24845:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:24853:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:24855:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:11004:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:11012:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:11014:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:24455:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:24463:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:24465:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:10614:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:10622:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:10624:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:24533:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:24541:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:24543:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:10692:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:10700:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:10702:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:24611:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:24619:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:24621:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:10770:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:10778:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:10780:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:24221:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:24229:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:24231:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:10380:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:10388:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:10390:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:24299:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:24307:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:24309:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:10458:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:10466:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:10468:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:24377:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:24385:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:24387:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:10536:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:10544:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:10546:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:23987:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:23995:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:23997:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:10146:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:10154:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:10156:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:24065:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:24073:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:24075:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:10224:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:10232:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:10234:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:24143:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:24151:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:24153:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:10302:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:10310:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:10312:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:23753:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:23761:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:23763:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:9912:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:9920:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:9922:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:23831:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:23839:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:23841:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:9990:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:9998:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:10000:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:23909:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:23917:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:23919:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:10068:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:10076:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:10078:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:23519:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:23527:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:23529:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:9678:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:9686:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:9688:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:23597:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:23605:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:23607:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:9756:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:9764:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:9766:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:23675:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:23683:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:23685:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:9834:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:9842:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:9844:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:23285:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:23293:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:23295:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:9444:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:9452:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:9454:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:23363:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:23371:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:23373:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:9522:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:9530:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:9532:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:23441:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:23449:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:23451:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:9600:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:9608:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:9610:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:23051:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:23059:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:23061:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:9210:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:9218:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:9220:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:23129:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:23137:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:23139:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:9288:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:9296:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:9298:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:23207:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:23215:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:23217:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:9366:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:9374:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:9376:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:25364:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:25372:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:25374:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:11523:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:11531:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:11533:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:25301:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:25309:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:25311:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:11460:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:11468:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:11470:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:25238:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:25246:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:25248:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:11397:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:11405:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:11407:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:25175:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:25183:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:25185:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:11334:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:11342:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:11344:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:25112:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:25120:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:25122:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:11271:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:11279:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:11281:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:25049:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:25057:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:25059:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:11208:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:11216:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:11218:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:24986:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:24994:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:24996:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:11145:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:11153:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:11155:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:24923:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:24931:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:24933:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:11082:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:11090:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_D.V' (./dut.cpp:11092:49)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:18614:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.2' (./dut.cpp:18644:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:18673:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.1' (./dut.cpp:18703:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:18746:59)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:4773:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.4' (./dut.cpp:4803:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:4832:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.3' (./dut.cpp:4862:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:4905:59)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:18364:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.6' (./dut.cpp:18408:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:18437:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.5' (./dut.cpp:18481:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:18524:59)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:4523:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.8' (./dut.cpp:4567:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:4596:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.7' (./dut.cpp:4640:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:4683:59)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:18114:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.10' (./dut.cpp:18158:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:18187:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.9' (./dut.cpp:18231:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:18274:59)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:4273:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.12' (./dut.cpp:4317:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:4346:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.11' (./dut.cpp:4390:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:4433:59)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:17864:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.14' (./dut.cpp:17908:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:17937:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.13' (./dut.cpp:17981:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:18024:59)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:4023:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.16' (./dut.cpp:4067:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:4096:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.15' (./dut.cpp:4140:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:4183:59)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:17614:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.18' (./dut.cpp:17658:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:17687:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.17' (./dut.cpp:17731:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:17774:59)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:3773:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.20' (./dut.cpp:3817:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:3846:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.19' (./dut.cpp:3890:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:3933:59)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:17364:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.22' (./dut.cpp:17408:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:17437:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.21' (./dut.cpp:17481:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:17524:59)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:3523:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.24' (./dut.cpp:3567:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:3596:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.23' (./dut.cpp:3640:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:3683:59)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:17114:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.26' (./dut.cpp:17158:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:17187:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.25' (./dut.cpp:17231:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:17274:59)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:3273:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.28' (./dut.cpp:3317:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:3346:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.27' (./dut.cpp:3390:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:3433:59)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:16864:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.30' (./dut.cpp:16908:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:16937:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.29' (./dut.cpp:16981:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:17024:59)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_pong.V' (./dut.cpp:3023:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.32' (./dut.cpp:3067:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C_ping.V' (./dut.cpp:3096:70)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.31' (./dut.cpp:3140:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:3183:59)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:16604:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.34' (./dut.cpp:16627:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:16659:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.33' (./dut.cpp:16682:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16724:55)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:2763:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.36' (./dut.cpp:2786:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:2818:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.35' (./dut.cpp:2841:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:2883:55)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:16367:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.38' (./dut.cpp:16402:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:16434:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.37' (./dut.cpp:16469:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16511:55)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:2526:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.40' (./dut.cpp:2561:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:2593:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.39' (./dut.cpp:2628:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:2670:55)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:16130:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.42' (./dut.cpp:16165:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:16197:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.41' (./dut.cpp:16232:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16274:55)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:2289:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.44' (./dut.cpp:2324:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:2356:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.43' (./dut.cpp:2391:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:2433:55)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:15893:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.46' (./dut.cpp:15928:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:15960:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.45' (./dut.cpp:15995:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16037:55)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:2052:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.48' (./dut.cpp:2087:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:2119:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.47' (./dut.cpp:2154:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:2196:55)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:15656:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.50' (./dut.cpp:15691:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:15723:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.49' (./dut.cpp:15758:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15800:55)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:1815:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.52' (./dut.cpp:1850:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:1882:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.51' (./dut.cpp:1917:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:1959:55)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:15419:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.54' (./dut.cpp:15454:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:15486:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.53' (./dut.cpp:15521:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15563:55)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:1578:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.56' (./dut.cpp:1613:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:1645:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.55' (./dut.cpp:1680:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:1722:55)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:15182:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.58' (./dut.cpp:15217:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:15249:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.57' (./dut.cpp:15284:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15326:55)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:1341:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.60' (./dut.cpp:1376:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:1408:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.59' (./dut.cpp:1443:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:1485:55)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:14945:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.62' (./dut.cpp:14980:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:15012:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.61' (./dut.cpp:15047:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15089:55)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:1104:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.64' (./dut.cpp:1139:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:1171:69)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.63' (./dut.cpp:1206:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:1248:55)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:14700:82)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.66' (./dut.cpp:14723:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V' (./dut.cpp:14750:82)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.65' (./dut.cpp:14773:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14810:55)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:859:82)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.68' (./dut.cpp:882:71)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V' (./dut.cpp:909:82)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.67' (./dut.cpp:932:71)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:969:55)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:14476:78)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.70' (./dut.cpp:14515:67)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V' (./dut.cpp:14542:78)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.69' (./dut.cpp:14581:67)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14618:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:635:78)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.72' (./dut.cpp:674:67)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V' (./dut.cpp:701:78)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.71' (./dut.cpp:740:67)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:777:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:14253:78)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.74' (./dut.cpp:14292:67)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V' (./dut.cpp:14319:78)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.73' (./dut.cpp:14358:67)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14395:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:412:78)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.76' (./dut.cpp:451:67)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V' (./dut.cpp:478:78)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.75' (./dut.cpp:517:67)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:554:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:14030:78)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.78' (./dut.cpp:14069:67)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V' (./dut.cpp:14096:78)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.77' (./dut.cpp:14135:67)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14172:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:189:78)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.80' (./dut.cpp:228:67)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V' (./dut.cpp:255:78)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V.79' (./dut.cpp:294:67)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:331:51)
WARNING: [HLS 200-1449] Process A_IO_L3_in_serialize_x0 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process B_IO_L3_in_serialize_x0 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process C_IO_L3_in_serialize_x1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command           transform done; 483.42 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 482.53 seconds. CPU system time: 0.87 seconds. Elapsed time: 483.42 seconds; current allocated memory: 13.056 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 12653.4 sec.
Command       elaborate done; 12743.2 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top' ...
Execute         ap_set_top_model top 
WARNING: [SYN 201-103] Legalizing function name 'kernel0_x0.entry3' to 'kernel0_x0_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'kernel0_x0.entry11' to 'kernel0_x0_entry11'.
WARNING: [SYN 201-103] Legalizing function name 'kernel0_x1.entry6' to 'kernel0_x1_entry6'.
WARNING: [SYN 201-103] Legalizing function name 'kernel0_x1.entry15' to 'kernel0_x1_entry15'.
Execute         get_model_list top -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top 
Execute         preproc_iomode -model kernel0_x1 
Execute         preproc_iomode -model D_drain_IO_L3_out_serialize_x1 
Execute         preproc_iomode -model D_drain_IO_L3_out_x1 
Execute         preproc_iomode -model D_drain_IO_L2_out_0_x1 
Execute         preproc_iomode -model D_drain_IO_L2_out_1_x1 
Execute         preproc_iomode -model D_drain_IO_L2_out_2_x1 
Execute         preproc_iomode -model D_drain_IO_L2_out_3_x1 
Execute         preproc_iomode -model D_drain_IO_L2_out_4_x1 
Execute         preproc_iomode -model D_drain_IO_L2_out_5_x1 
Execute         preproc_iomode -model D_drain_IO_L2_out_6_x1 
Execute         preproc_iomode -model D_drain_IO_L2_out_boundary_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_7_0_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_7_1_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_7_2_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_7_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_6_0_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_6_1_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_6_2_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_6_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_5_0_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_5_1_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_5_2_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_5_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_4_0_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_4_1_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_4_2_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_4_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_3_0_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_3_1_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_3_2_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_3_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_2_0_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_2_1_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_2_2_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_2_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_1_0_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_1_1_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_1_2_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_1_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_0_0_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_0_1_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_0_2_x1 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_0_x1 
Execute         preproc_iomode -model C_PE_dummy_in_7_x1 
Execute         preproc_iomode -model C_PE_dummy_in_6_x1 
Execute         preproc_iomode -model C_PE_dummy_in_5_x1 
Execute         preproc_iomode -model C_PE_dummy_in_4_x1 
Execute         preproc_iomode -model C_PE_dummy_in_3_x1 
Execute         preproc_iomode -model C_PE_dummy_in_2_x1 
Execute         preproc_iomode -model C_PE_dummy_in_1_x1 
Execute         preproc_iomode -model C_PE_dummy_in_0_x1 
Execute         preproc_iomode -model B_PE_dummy_in_7_x1 
Execute         preproc_iomode -model B_PE_dummy_in_6_x1 
Execute         preproc_iomode -model B_PE_dummy_in_5_x1 
Execute         preproc_iomode -model B_PE_dummy_in_4_x1 
Execute         preproc_iomode -model B_PE_dummy_in_3_x1 
Execute         preproc_iomode -model B_PE_dummy_in_2_x1 
Execute         preproc_iomode -model B_PE_dummy_in_1_x1 
Execute         preproc_iomode -model B_PE_dummy_in_0_x1 
Execute         preproc_iomode -model A_PE_dummy_in_3_x1 
Execute         preproc_iomode -model A_PE_dummy_in_2_x1 
Execute         preproc_iomode -model A_PE_dummy_in_1_x1 
Execute         preproc_iomode -model A_PE_dummy_in_0_x1 
Execute         preproc_iomode -model PE_wrapper_3_7_x1 
Execute         preproc_iomode -model PE_wrapper_3_6_x1 
Execute         preproc_iomode -model PE_wrapper_3_5_x1 
Execute         preproc_iomode -model PE_wrapper_3_4_x1 
Execute         preproc_iomode -model PE_wrapper_3_3_x1 
Execute         preproc_iomode -model PE_wrapper_3_2_x1 
Execute         preproc_iomode -model PE_wrapper_3_1_x1 
Execute         preproc_iomode -model PE_wrapper_3_0_x1 
Execute         preproc_iomode -model PE_wrapper_2_7_x1 
Execute         preproc_iomode -model PE_wrapper_2_6_x1 
Execute         preproc_iomode -model PE_wrapper_2_5_x1 
Execute         preproc_iomode -model PE_wrapper_2_4_x1 
Execute         preproc_iomode -model PE_wrapper_2_3_x1 
Execute         preproc_iomode -model PE_wrapper_2_2_x1 
Execute         preproc_iomode -model PE_wrapper_2_1_x1 
Execute         preproc_iomode -model PE_wrapper_2_0_x1 
Execute         preproc_iomode -model PE_wrapper_1_7_x1 
Execute         preproc_iomode -model PE_wrapper_1_6_x1 
Execute         preproc_iomode -model PE_wrapper_1_5_x1 
Execute         preproc_iomode -model PE_wrapper_1_4_x1 
Execute         preproc_iomode -model PE_wrapper_1_3_x1 
Execute         preproc_iomode -model PE_wrapper_1_2_x1 
Execute         preproc_iomode -model PE_wrapper_1_1_x1 
Execute         preproc_iomode -model PE_wrapper_1_0_x1 
Execute         preproc_iomode -model PE_wrapper_0_7_x1 
Execute         preproc_iomode -model PE_wrapper_0_6_x1 
Execute         preproc_iomode -model PE_wrapper_0_5_x1 
Execute         preproc_iomode -model PE_wrapper_0_4_x1 
Execute         preproc_iomode -model PE_wrapper_0_3_x1 
Execute         preproc_iomode -model PE_wrapper_0_2_x1 
Execute         preproc_iomode -model PE_wrapper_0_1_x1 
Execute         preproc_iomode -model PE_wrapper_0_0_x1 
Execute         preproc_iomode -model C_IO_L2_in_boundary_x1 
Execute         preproc_iomode -model C_IO_L2_in_6_x1 
Execute         preproc_iomode -model C_IO_L2_in_5_x1 
Execute         preproc_iomode -model C_IO_L2_in_4_x1 
Execute         preproc_iomode -model C_IO_L2_in_3_x1 
Execute         preproc_iomode -model C_IO_L2_in_2_x1 
Execute         preproc_iomode -model C_IO_L2_in_1_x1 
Execute         preproc_iomode -model C_IO_L2_in_0_x1 
Execute         preproc_iomode -model C_IO_L3_in_x1 
Execute         preproc_iomode -model C_IO_L3_in_serialize_x1 
Execute         preproc_iomode -model B_IO_L2_in_boundary_x1 
Execute         preproc_iomode -model B_IO_L2_in_6_x1 
Execute         preproc_iomode -model B_IO_L2_in_5_x1 
Execute         preproc_iomode -model B_IO_L2_in_4_x1 
Execute         preproc_iomode -model B_IO_L2_in_3_x1 
Execute         preproc_iomode -model B_IO_L2_in_2_x1 
Execute         preproc_iomode -model B_IO_L2_in_1_x1 
Execute         preproc_iomode -model B_IO_L2_in_0_x1 
Execute         preproc_iomode -model B_IO_L3_in_x1 
Execute         preproc_iomode -model B_IO_L3_in_serialize_x1 
Execute         preproc_iomode -model A_IO_L2_in_boundary_x1 
Execute         preproc_iomode -model A_IO_L2_in_2_x1 
Execute         preproc_iomode -model A_IO_L2_in_1_x1 
Execute         preproc_iomode -model A_IO_L2_in_0_x1 
Execute         preproc_iomode -model A_IO_L3_in_x1 
Execute         preproc_iomode -model A_IO_L3_in_serialize_x1 
Execute         preproc_iomode -model kernel0_x1.entry15 
Execute         preproc_iomode -model kernel0_x1.entry6 
Execute         preproc_iomode -model nondf_kernel_heat_x1 
Execute         preproc_iomode -model nondf_kernel_heat_x0 
Execute         preproc_iomode -model kernel0_x0 
Execute         preproc_iomode -model D_drain_IO_L3_out_serialize_x0 
Execute         preproc_iomode -model D_drain_IO_L3_out_x0 
Execute         preproc_iomode -model D_drain_IO_L2_out_0_x0 
Execute         preproc_iomode -model D_drain_IO_L2_out_1_x0 
Execute         preproc_iomode -model D_drain_IO_L2_out_2_x0 
Execute         preproc_iomode -model D_drain_IO_L2_out_3_x0 
Execute         preproc_iomode -model D_drain_IO_L2_out_4_x0 
Execute         preproc_iomode -model D_drain_IO_L2_out_5_x0 
Execute         preproc_iomode -model D_drain_IO_L2_out_6_x0 
Execute         preproc_iomode -model D_drain_IO_L2_out_boundary_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_7_0_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_7_1_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_7_2_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_7_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_6_0_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_6_1_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_6_2_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_6_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_5_0_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_5_1_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_5_2_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_5_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_4_0_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_4_1_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_4_2_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_4_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_3_0_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_3_1_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_3_2_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_3_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_2_0_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_2_1_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_2_2_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_2_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_1_0_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_1_1_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_1_2_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_1_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_0_0_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_0_1_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_wrapper_0_2_x0 
Execute         preproc_iomode -model D_drain_IO_L1_out_boundary_wrapper_0_x0 
Execute         preproc_iomode -model C_PE_dummy_in_7_x0 
Execute         preproc_iomode -model C_PE_dummy_in_6_x0 
Execute         preproc_iomode -model C_PE_dummy_in_5_x0 
Execute         preproc_iomode -model C_PE_dummy_in_4_x0 
Execute         preproc_iomode -model C_PE_dummy_in_3_x0 
Execute         preproc_iomode -model C_PE_dummy_in_2_x0 
Execute         preproc_iomode -model C_PE_dummy_in_1_x0 
Execute         preproc_iomode -model C_PE_dummy_in_0_x0 
Execute         preproc_iomode -model B_PE_dummy_in_7_x0 
Execute         preproc_iomode -model B_PE_dummy_in_6_x0 
Execute         preproc_iomode -model B_PE_dummy_in_5_x0 
Execute         preproc_iomode -model B_PE_dummy_in_4_x0 
Execute         preproc_iomode -model B_PE_dummy_in_3_x0 
Execute         preproc_iomode -model B_PE_dummy_in_2_x0 
Execute         preproc_iomode -model B_PE_dummy_in_1_x0 
Execute         preproc_iomode -model B_PE_dummy_in_0_x0 
Execute         preproc_iomode -model A_PE_dummy_in_3_x0 
Execute         preproc_iomode -model A_PE_dummy_in_2_x0 
Execute         preproc_iomode -model A_PE_dummy_in_1_x0 
Execute         preproc_iomode -model A_PE_dummy_in_0_x0 
Execute         preproc_iomode -model PE_wrapper_3_7_x0 
Execute         preproc_iomode -model PE_wrapper_3_6_x0 
Execute         preproc_iomode -model PE_wrapper_3_5_x0 
Execute         preproc_iomode -model PE_wrapper_3_4_x0 
Execute         preproc_iomode -model PE_wrapper_3_3_x0 
Execute         preproc_iomode -model PE_wrapper_3_2_x0 
Execute         preproc_iomode -model PE_wrapper_3_1_x0 
Execute         preproc_iomode -model PE_wrapper_3_0_x0 
Execute         preproc_iomode -model PE_wrapper_2_7_x0 
Execute         preproc_iomode -model PE_wrapper_2_6_x0 
Execute         preproc_iomode -model PE_wrapper_2_5_x0 
Execute         preproc_iomode -model PE_wrapper_2_4_x0 
Execute         preproc_iomode -model PE_wrapper_2_3_x0 
Execute         preproc_iomode -model PE_wrapper_2_2_x0 
Execute         preproc_iomode -model PE_wrapper_2_1_x0 
Execute         preproc_iomode -model PE_wrapper_2_0_x0 
Execute         preproc_iomode -model PE_wrapper_1_7_x0 
Execute         preproc_iomode -model PE_wrapper_1_6_x0 
Execute         preproc_iomode -model PE_wrapper_1_5_x0 
Execute         preproc_iomode -model PE_wrapper_1_4_x0 
Execute         preproc_iomode -model PE_wrapper_1_3_x0 
Execute         preproc_iomode -model PE_wrapper_1_2_x0 
Execute         preproc_iomode -model PE_wrapper_1_1_x0 
Execute         preproc_iomode -model PE_wrapper_1_0_x0 
Execute         preproc_iomode -model PE_wrapper_0_7_x0 
Execute         preproc_iomode -model PE_wrapper_0_6_x0 
Execute         preproc_iomode -model PE_wrapper_0_5_x0 
Execute         preproc_iomode -model PE_wrapper_0_4_x0 
Execute         preproc_iomode -model PE_wrapper_0_3_x0 
Execute         preproc_iomode -model PE_wrapper_0_2_x0 
Execute         preproc_iomode -model PE_wrapper_0_1_x0 
Execute         preproc_iomode -model PE_wrapper_0_0_x0 
Execute         preproc_iomode -model C_IO_L2_in_boundary_x0 
Execute         preproc_iomode -model C_IO_L2_in_6_x0 
Execute         preproc_iomode -model C_IO_L2_in_5_x0 
Execute         preproc_iomode -model C_IO_L2_in_4_x0 
Execute         preproc_iomode -model C_IO_L2_in_3_x0 
Execute         preproc_iomode -model C_IO_L2_in_2_x0 
Execute         preproc_iomode -model C_IO_L2_in_1_x0 
Execute         preproc_iomode -model C_IO_L2_in_0_x0 
Execute         preproc_iomode -model C_IO_L3_in_x0 
Execute         preproc_iomode -model C_IO_L3_in_serialize_x0 
Execute         preproc_iomode -model B_IO_L2_in_boundary_x0 
Execute         preproc_iomode -model B_IO_L2_in_6_x0 
Execute         preproc_iomode -model B_IO_L2_in_5_x0 
Execute         preproc_iomode -model B_IO_L2_in_4_x0 
Execute         preproc_iomode -model B_IO_L2_in_3_x0 
Execute         preproc_iomode -model B_IO_L2_in_2_x0 
Execute         preproc_iomode -model B_IO_L2_in_1_x0 
Execute         preproc_iomode -model B_IO_L2_in_0_x0 
Execute         preproc_iomode -model B_IO_L3_in_x0 
Execute         preproc_iomode -model B_IO_L3_in_serialize_x0 
Execute         preproc_iomode -model A_IO_L2_in_boundary_x0 
Execute         preproc_iomode -model A_IO_L2_in_2_x0 
Execute         preproc_iomode -model A_IO_L2_in_1_x0 
Execute         preproc_iomode -model A_IO_L2_in_0_x0 
Execute         preproc_iomode -model A_IO_L3_in_x0 
Execute         preproc_iomode -model A_IO_L3_in_serialize_x0 
Execute         preproc_iomode -model kernel0_x0.entry11 
Execute         preproc_iomode -model kernel0_x0.entry3 
Execute         get_model_list top -filter all-wo-channel 
INFO-FLOW: Model list for configure: kernel0_x0.entry3 kernel0_x0.entry11 A_IO_L3_in_serialize_x0 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_serialize_x0 B_IO_L3_in_x0 B_IO_L2_in_0_x0 B_IO_L2_in_1_x0 B_IO_L2_in_2_x0 B_IO_L2_in_3_x0 B_IO_L2_in_4_x0 B_IO_L2_in_5_x0 B_IO_L2_in_6_x0 B_IO_L2_in_boundary_x0 C_IO_L3_in_serialize_x0 C_IO_L3_in_x0 C_IO_L2_in_0_x0 C_IO_L2_in_1_x0 C_IO_L2_in_2_x0 C_IO_L2_in_3_x0 C_IO_L2_in_4_x0 C_IO_L2_in_5_x0 C_IO_L2_in_6_x0 C_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_0_2_x0 PE_wrapper_0_3_x0 PE_wrapper_0_4_x0 PE_wrapper_0_5_x0 PE_wrapper_0_6_x0 PE_wrapper_0_7_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_1_2_x0 PE_wrapper_1_3_x0 PE_wrapper_1_4_x0 PE_wrapper_1_5_x0 PE_wrapper_1_6_x0 PE_wrapper_1_7_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_2_2_x0 PE_wrapper_2_3_x0 PE_wrapper_2_4_x0 PE_wrapper_2_5_x0 PE_wrapper_2_6_x0 PE_wrapper_2_7_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_3_2_x0 PE_wrapper_3_3_x0 PE_wrapper_3_4_x0 PE_wrapper_3_5_x0 PE_wrapper_3_6_x0 PE_wrapper_3_7_x0 A_PE_dummy_in_0_x0 A_PE_dummy_in_1_x0 A_PE_dummy_in_2_x0 A_PE_dummy_in_3_x0 B_PE_dummy_in_0_x0 B_PE_dummy_in_1_x0 B_PE_dummy_in_2_x0 B_PE_dummy_in_3_x0 B_PE_dummy_in_4_x0 B_PE_dummy_in_5_x0 B_PE_dummy_in_6_x0 B_PE_dummy_in_7_x0 C_PE_dummy_in_0_x0 C_PE_dummy_in_1_x0 C_PE_dummy_in_2_x0 C_PE_dummy_in_3_x0 C_PE_dummy_in_4_x0 C_PE_dummy_in_5_x0 C_PE_dummy_in_6_x0 C_PE_dummy_in_7_x0 D_drain_IO_L1_out_boundary_wrapper_0_x0 D_drain_IO_L1_out_wrapper_0_2_x0 D_drain_IO_L1_out_wrapper_0_1_x0 D_drain_IO_L1_out_wrapper_0_0_x0 D_drain_IO_L1_out_boundary_wrapper_1_x0 D_drain_IO_L1_out_wrapper_1_2_x0 D_drain_IO_L1_out_wrapper_1_1_x0 D_drain_IO_L1_out_wrapper_1_0_x0 D_drain_IO_L1_out_boundary_wrapper_2_x0 D_drain_IO_L1_out_wrapper_2_2_x0 D_drain_IO_L1_out_wrapper_2_1_x0 D_drain_IO_L1_out_wrapper_2_0_x0 D_drain_IO_L1_out_boundary_wrapper_3_x0 D_drain_IO_L1_out_wrapper_3_2_x0 D_drain_IO_L1_out_wrapper_3_1_x0 D_drain_IO_L1_out_wrapper_3_0_x0 D_drain_IO_L1_out_boundary_wrapper_4_x0 D_drain_IO_L1_out_wrapper_4_2_x0 D_drain_IO_L1_out_wrapper_4_1_x0 D_drain_IO_L1_out_wrapper_4_0_x0 D_drain_IO_L1_out_boundary_wrapper_5_x0 D_drain_IO_L1_out_wrapper_5_2_x0 D_drain_IO_L1_out_wrapper_5_1_x0 D_drain_IO_L1_out_wrapper_5_0_x0 D_drain_IO_L1_out_boundary_wrapper_6_x0 D_drain_IO_L1_out_wrapper_6_2_x0 D_drain_IO_L1_out_wrapper_6_1_x0 D_drain_IO_L1_out_wrapper_6_0_x0 D_drain_IO_L1_out_boundary_wrapper_7_x0 D_drain_IO_L1_out_wrapper_7_2_x0 D_drain_IO_L1_out_wrapper_7_1_x0 D_drain_IO_L1_out_wrapper_7_0_x0 D_drain_IO_L2_out_boundary_x0 D_drain_IO_L2_out_6_x0 D_drain_IO_L2_out_5_x0 D_drain_IO_L2_out_4_x0 D_drain_IO_L2_out_3_x0 D_drain_IO_L2_out_2_x0 D_drain_IO_L2_out_1_x0 D_drain_IO_L2_out_0_x0 D_drain_IO_L3_out_x0 D_drain_IO_L3_out_serialize_x0 kernel0_x0 nondf_kernel_heat_x0 nondf_kernel_heat_x1 kernel0_x1.entry6 kernel0_x1.entry15 A_IO_L3_in_serialize_x1 A_IO_L3_in_x1 A_IO_L2_in_0_x1 A_IO_L2_in_1_x1 A_IO_L2_in_2_x1 A_IO_L2_in_boundary_x1 B_IO_L3_in_serialize_x1 B_IO_L3_in_x1 B_IO_L2_in_0_x1 B_IO_L2_in_1_x1 B_IO_L2_in_2_x1 B_IO_L2_in_3_x1 B_IO_L2_in_4_x1 B_IO_L2_in_5_x1 B_IO_L2_in_6_x1 B_IO_L2_in_boundary_x1 C_IO_L3_in_serialize_x1 C_IO_L3_in_x1 C_IO_L2_in_0_x1 C_IO_L2_in_1_x1 C_IO_L2_in_2_x1 C_IO_L2_in_3_x1 C_IO_L2_in_4_x1 C_IO_L2_in_5_x1 C_IO_L2_in_6_x1 C_IO_L2_in_boundary_x1 PE_wrapper_0_0_x1 PE_wrapper_0_1_x1 PE_wrapper_0_2_x1 PE_wrapper_0_3_x1 PE_wrapper_0_4_x1 PE_wrapper_0_5_x1 PE_wrapper_0_6_x1 PE_wrapper_0_7_x1 PE_wrapper_1_0_x1 PE_wrapper_1_1_x1 PE_wrapper_1_2_x1 PE_wrapper_1_3_x1 PE_wrapper_1_4_x1 PE_wrapper_1_5_x1 PE_wrapper_1_6_x1 PE_wrapper_1_7_x1 PE_wrapper_2_0_x1 PE_wrapper_2_1_x1 PE_wrapper_2_2_x1 PE_wrapper_2_3_x1 PE_wrapper_2_4_x1 PE_wrapper_2_5_x1 PE_wrapper_2_6_x1 PE_wrapper_2_7_x1 PE_wrapper_3_0_x1 PE_wrapper_3_1_x1 PE_wrapper_3_2_x1 PE_wrapper_3_3_x1 PE_wrapper_3_4_x1 PE_wrapper_3_5_x1 PE_wrapper_3_6_x1 PE_wrapper_3_7_x1 A_PE_dummy_in_0_x1 A_PE_dummy_in_1_x1 A_PE_dummy_in_2_x1 A_PE_dummy_in_3_x1 B_PE_dummy_in_0_x1 B_PE_dummy_in_1_x1 B_PE_dummy_in_2_x1 B_PE_dummy_in_3_x1 B_PE_dummy_in_4_x1 B_PE_dummy_in_5_x1 B_PE_dummy_in_6_x1 B_PE_dummy_in_7_x1 C_PE_dummy_in_0_x1 C_PE_dummy_in_1_x1 C_PE_dummy_in_2_x1 C_PE_dummy_in_3_x1 C_PE_dummy_in_4_x1 C_PE_dummy_in_5_x1 C_PE_dummy_in_6_x1 C_PE_dummy_in_7_x1 D_drain_IO_L1_out_boundary_wrapper_0_x1 D_drain_IO_L1_out_wrapper_0_2_x1 D_drain_IO_L1_out_wrapper_0_1_x1 D_drain_IO_L1_out_wrapper_0_0_x1 D_drain_IO_L1_out_boundary_wrapper_1_x1 D_drain_IO_L1_out_wrapper_1_2_x1 D_drain_IO_L1_out_wrapper_1_1_x1 D_drain_IO_L1_out_wrapper_1_0_x1 D_drain_IO_L1_out_boundary_wrapper_2_x1 D_drain_IO_L1_out_wrapper_2_2_x1 D_drain_IO_L1_out_wrapper_2_1_x1 D_drain_IO_L1_out_wrapper_2_0_x1 D_drain_IO_L1_out_boundary_wrapper_3_x1 D_drain_IO_L1_out_wrapper_3_2_x1 D_drain_IO_L1_out_wrapper_3_1_x1 D_drain_IO_L1_out_wrapper_3_0_x1 D_drain_IO_L1_out_boundary_wrapper_4_x1 D_drain_IO_L1_out_wrapper_4_2_x1 D_drain_IO_L1_out_wrapper_4_1_x1 D_drain_IO_L1_out_wrapper_4_0_x1 D_drain_IO_L1_out_boundary_wrapper_5_x1 D_drain_IO_L1_out_wrapper_5_2_x1 D_drain_IO_L1_out_wrapper_5_1_x1 D_drain_IO_L1_out_wrapper_5_0_x1 D_drain_IO_L1_out_boundary_wrapper_6_x1 D_drain_IO_L1_out_wrapper_6_2_x1 D_drain_IO_L1_out_wrapper_6_1_x1 D_drain_IO_L1_out_wrapper_6_0_x1 D_drain_IO_L1_out_boundary_wrapper_7_x1 D_drain_IO_L1_out_wrapper_7_2_x1 D_drain_IO_L1_out_wrapper_7_1_x1 D_drain_IO_L1_out_wrapper_7_0_x1 D_drain_IO_L2_out_boundary_x1 D_drain_IO_L2_out_6_x1 D_drain_IO_L2_out_5_x1 D_drain_IO_L2_out_4_x1 D_drain_IO_L2_out_3_x1 D_drain_IO_L2_out_2_x1 D_drain_IO_L2_out_1_x1 D_drain_IO_L2_out_0_x1 D_drain_IO_L3_out_x1 D_drain_IO_L3_out_serialize_x1 kernel0_x1 top
INFO-FLOW: Configuring Module : kernel0_x0.entry3 ...
Execute         set_default_model kernel0_x0.entry3 
Execute         apply_spec_resource_limit kernel0_x0.entry3 
INFO-FLOW: Configuring Module : kernel0_x0.entry11 ...
Execute         set_default_model kernel0_x0.entry11 
Execute         apply_spec_resource_limit kernel0_x0.entry11 
INFO-FLOW: Configuring Module : A_IO_L3_in_serialize_x0 ...
Execute         set_default_model A_IO_L3_in_serialize_x0 
Execute         apply_spec_resource_limit A_IO_L3_in_serialize_x0 
INFO-FLOW: Configuring Module : A_IO_L3_in_x0 ...
Execute         set_default_model A_IO_L3_in_x0 
Execute         apply_spec_resource_limit A_IO_L3_in_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_0_x0 ...
Execute         set_default_model A_IO_L2_in_0_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_0_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_1_x0 ...
Execute         set_default_model A_IO_L2_in_1_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_1_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_2_x0 ...
Execute         set_default_model A_IO_L2_in_2_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_2_x0 
INFO-FLOW: Configuring Module : A_IO_L2_in_boundary_x0 ...
Execute         set_default_model A_IO_L2_in_boundary_x0 
Execute         apply_spec_resource_limit A_IO_L2_in_boundary_x0 
INFO-FLOW: Configuring Module : B_IO_L3_in_serialize_x0 ...
Execute         set_default_model B_IO_L3_in_serialize_x0 
Execute         apply_spec_resource_limit B_IO_L3_in_serialize_x0 
INFO-FLOW: Configuring Module : B_IO_L3_in_x0 ...
Execute         set_default_model B_IO_L3_in_x0 
Execute         apply_spec_resource_limit B_IO_L3_in_x0 
INFO-FLOW: Configuring Module : B_IO_L2_in_0_x0 ...
Execute         set_default_model B_IO_L2_in_0_x0 
Execute         apply_spec_resource_limit B_IO_L2_in_0_x0 
INFO-FLOW: Configuring Module : B_IO_L2_in_1_x0 ...
Execute         set_default_model B_IO_L2_in_1_x0 
Execute         apply_spec_resource_limit B_IO_L2_in_1_x0 
INFO-FLOW: Configuring Module : B_IO_L2_in_2_x0 ...
Execute         set_default_model B_IO_L2_in_2_x0 
Execute         apply_spec_resource_limit B_IO_L2_in_2_x0 
INFO-FLOW: Configuring Module : B_IO_L2_in_3_x0 ...
Execute         set_default_model B_IO_L2_in_3_x0 
Execute         apply_spec_resource_limit B_IO_L2_in_3_x0 
INFO-FLOW: Configuring Module : B_IO_L2_in_4_x0 ...
Execute         set_default_model B_IO_L2_in_4_x0 
Execute         apply_spec_resource_limit B_IO_L2_in_4_x0 
INFO-FLOW: Configuring Module : B_IO_L2_in_5_x0 ...
Execute         set_default_model B_IO_L2_in_5_x0 
Execute         apply_spec_resource_limit B_IO_L2_in_5_x0 
INFO-FLOW: Configuring Module : B_IO_L2_in_6_x0 ...
Execute         set_default_model B_IO_L2_in_6_x0 
Execute         apply_spec_resource_limit B_IO_L2_in_6_x0 
INFO-FLOW: Configuring Module : B_IO_L2_in_boundary_x0 ...
Execute         set_default_model B_IO_L2_in_boundary_x0 
Execute         apply_spec_resource_limit B_IO_L2_in_boundary_x0 
INFO-FLOW: Configuring Module : C_IO_L3_in_serialize_x0 ...
Execute         set_default_model C_IO_L3_in_serialize_x0 
Execute         apply_spec_resource_limit C_IO_L3_in_serialize_x0 
INFO-FLOW: Configuring Module : C_IO_L3_in_x0 ...
Execute         set_default_model C_IO_L3_in_x0 
Execute         apply_spec_resource_limit C_IO_L3_in_x0 
INFO-FLOW: Configuring Module : C_IO_L2_in_0_x0 ...
Execute         set_default_model C_IO_L2_in_0_x0 
Execute         apply_spec_resource_limit C_IO_L2_in_0_x0 
INFO-FLOW: Configuring Module : C_IO_L2_in_1_x0 ...
Execute         set_default_model C_IO_L2_in_1_x0 
Execute         apply_spec_resource_limit C_IO_L2_in_1_x0 
INFO-FLOW: Configuring Module : C_IO_L2_in_2_x0 ...
Execute         set_default_model C_IO_L2_in_2_x0 
Execute         apply_spec_resource_limit C_IO_L2_in_2_x0 
INFO-FLOW: Configuring Module : C_IO_L2_in_3_x0 ...
Execute         set_default_model C_IO_L2_in_3_x0 
Execute         apply_spec_resource_limit C_IO_L2_in_3_x0 
INFO-FLOW: Configuring Module : C_IO_L2_in_4_x0 ...
Execute         set_default_model C_IO_L2_in_4_x0 
Execute         apply_spec_resource_limit C_IO_L2_in_4_x0 
INFO-FLOW: Configuring Module : C_IO_L2_in_5_x0 ...
Execute         set_default_model C_IO_L2_in_5_x0 
Execute         apply_spec_resource_limit C_IO_L2_in_5_x0 
INFO-FLOW: Configuring Module : C_IO_L2_in_6_x0 ...
Execute         set_default_model C_IO_L2_in_6_x0 
Execute         apply_spec_resource_limit C_IO_L2_in_6_x0 
INFO-FLOW: Configuring Module : C_IO_L2_in_boundary_x0 ...
Execute         set_default_model C_IO_L2_in_boundary_x0 
Execute         apply_spec_resource_limit C_IO_L2_in_boundary_x0 
INFO-FLOW: Configuring Module : PE_wrapper_0_0_x0 ...
Execute         set_default_model PE_wrapper_0_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_0_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_0_1_x0 ...
Execute         set_default_model PE_wrapper_0_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_0_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_0_2_x0 ...
Execute         set_default_model PE_wrapper_0_2_x0 
Execute         apply_spec_resource_limit PE_wrapper_0_2_x0 
INFO-FLOW: Configuring Module : PE_wrapper_0_3_x0 ...
Execute         set_default_model PE_wrapper_0_3_x0 
Execute         apply_spec_resource_limit PE_wrapper_0_3_x0 
INFO-FLOW: Configuring Module : PE_wrapper_0_4_x0 ...
Execute         set_default_model PE_wrapper_0_4_x0 
Execute         apply_spec_resource_limit PE_wrapper_0_4_x0 
INFO-FLOW: Configuring Module : PE_wrapper_0_5_x0 ...
Execute         set_default_model PE_wrapper_0_5_x0 
Execute         apply_spec_resource_limit PE_wrapper_0_5_x0 
INFO-FLOW: Configuring Module : PE_wrapper_0_6_x0 ...
Execute         set_default_model PE_wrapper_0_6_x0 
Execute         apply_spec_resource_limit PE_wrapper_0_6_x0 
INFO-FLOW: Configuring Module : PE_wrapper_0_7_x0 ...
Execute         set_default_model PE_wrapper_0_7_x0 
Execute         apply_spec_resource_limit PE_wrapper_0_7_x0 
INFO-FLOW: Configuring Module : PE_wrapper_1_0_x0 ...
Execute         set_default_model PE_wrapper_1_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_1_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_1_1_x0 ...
Execute         set_default_model PE_wrapper_1_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_1_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_1_2_x0 ...
Execute         set_default_model PE_wrapper_1_2_x0 
Execute         apply_spec_resource_limit PE_wrapper_1_2_x0 
INFO-FLOW: Configuring Module : PE_wrapper_1_3_x0 ...
Execute         set_default_model PE_wrapper_1_3_x0 
Execute         apply_spec_resource_limit PE_wrapper_1_3_x0 
INFO-FLOW: Configuring Module : PE_wrapper_1_4_x0 ...
Execute         set_default_model PE_wrapper_1_4_x0 
Execute         apply_spec_resource_limit PE_wrapper_1_4_x0 
INFO-FLOW: Configuring Module : PE_wrapper_1_5_x0 ...
Execute         set_default_model PE_wrapper_1_5_x0 
Execute         apply_spec_resource_limit PE_wrapper_1_5_x0 
INFO-FLOW: Configuring Module : PE_wrapper_1_6_x0 ...
Execute         set_default_model PE_wrapper_1_6_x0 
Execute         apply_spec_resource_limit PE_wrapper_1_6_x0 
INFO-FLOW: Configuring Module : PE_wrapper_1_7_x0 ...
Execute         set_default_model PE_wrapper_1_7_x0 
Execute         apply_spec_resource_limit PE_wrapper_1_7_x0 
INFO-FLOW: Configuring Module : PE_wrapper_2_0_x0 ...
Execute         set_default_model PE_wrapper_2_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_2_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_2_1_x0 ...
Execute         set_default_model PE_wrapper_2_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_2_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_2_2_x0 ...
Execute         set_default_model PE_wrapper_2_2_x0 
Execute         apply_spec_resource_limit PE_wrapper_2_2_x0 
INFO-FLOW: Configuring Module : PE_wrapper_2_3_x0 ...
Execute         set_default_model PE_wrapper_2_3_x0 
Execute         apply_spec_resource_limit PE_wrapper_2_3_x0 
INFO-FLOW: Configuring Module : PE_wrapper_2_4_x0 ...
Execute         set_default_model PE_wrapper_2_4_x0 
Execute         apply_spec_resource_limit PE_wrapper_2_4_x0 
INFO-FLOW: Configuring Module : PE_wrapper_2_5_x0 ...
Execute         set_default_model PE_wrapper_2_5_x0 
Execute         apply_spec_resource_limit PE_wrapper_2_5_x0 
INFO-FLOW: Configuring Module : PE_wrapper_2_6_x0 ...
Execute         set_default_model PE_wrapper_2_6_x0 
Execute         apply_spec_resource_limit PE_wrapper_2_6_x0 
INFO-FLOW: Configuring Module : PE_wrapper_2_7_x0 ...
Execute         set_default_model PE_wrapper_2_7_x0 
Execute         apply_spec_resource_limit PE_wrapper_2_7_x0 
INFO-FLOW: Configuring Module : PE_wrapper_3_0_x0 ...
Execute         set_default_model PE_wrapper_3_0_x0 
Execute         apply_spec_resource_limit PE_wrapper_3_0_x0 
INFO-FLOW: Configuring Module : PE_wrapper_3_1_x0 ...
Execute         set_default_model PE_wrapper_3_1_x0 
Execute         apply_spec_resource_limit PE_wrapper_3_1_x0 
INFO-FLOW: Configuring Module : PE_wrapper_3_2_x0 ...
Execute         set_default_model PE_wrapper_3_2_x0 
Execute         apply_spec_resource_limit PE_wrapper_3_2_x0 
INFO-FLOW: Configuring Module : PE_wrapper_3_3_x0 ...
Execute         set_default_model PE_wrapper_3_3_x0 
Execute         apply_spec_resource_limit PE_wrapper_3_3_x0 
INFO-FLOW: Configuring Module : PE_wrapper_3_4_x0 ...
Execute         set_default_model PE_wrapper_3_4_x0 
Execute         apply_spec_resource_limit PE_wrapper_3_4_x0 
INFO-FLOW: Configuring Module : PE_wrapper_3_5_x0 ...
Execute         set_default_model PE_wrapper_3_5_x0 
Execute         apply_spec_resource_limit PE_wrapper_3_5_x0 
INFO-FLOW: Configuring Module : PE_wrapper_3_6_x0 ...
Execute         set_default_model PE_wrapper_3_6_x0 
Execute         apply_spec_resource_limit PE_wrapper_3_6_x0 
INFO-FLOW: Configuring Module : PE_wrapper_3_7_x0 ...
Execute         set_default_model PE_wrapper_3_7_x0 
Execute         apply_spec_resource_limit PE_wrapper_3_7_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_in_0_x0 ...
Execute         set_default_model A_PE_dummy_in_0_x0 
Execute         apply_spec_resource_limit A_PE_dummy_in_0_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_in_1_x0 ...
Execute         set_default_model A_PE_dummy_in_1_x0 
Execute         apply_spec_resource_limit A_PE_dummy_in_1_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_in_2_x0 ...
Execute         set_default_model A_PE_dummy_in_2_x0 
Execute         apply_spec_resource_limit A_PE_dummy_in_2_x0 
INFO-FLOW: Configuring Module : A_PE_dummy_in_3_x0 ...
Execute         set_default_model A_PE_dummy_in_3_x0 
Execute         apply_spec_resource_limit A_PE_dummy_in_3_x0 
INFO-FLOW: Configuring Module : B_PE_dummy_in_0_x0 ...
Execute         set_default_model B_PE_dummy_in_0_x0 
Execute         apply_spec_resource_limit B_PE_dummy_in_0_x0 
INFO-FLOW: Configuring Module : B_PE_dummy_in_1_x0 ...
Execute         set_default_model B_PE_dummy_in_1_x0 
Execute         apply_spec_resource_limit B_PE_dummy_in_1_x0 
INFO-FLOW: Configuring Module : B_PE_dummy_in_2_x0 ...
Execute         set_default_model B_PE_dummy_in_2_x0 
Execute         apply_spec_resource_limit B_PE_dummy_in_2_x0 
INFO-FLOW: Configuring Module : B_PE_dummy_in_3_x0 ...
Execute         set_default_model B_PE_dummy_in_3_x0 
Execute         apply_spec_resource_limit B_PE_dummy_in_3_x0 
INFO-FLOW: Configuring Module : B_PE_dummy_in_4_x0 ...
Execute         set_default_model B_PE_dummy_in_4_x0 
Execute         apply_spec_resource_limit B_PE_dummy_in_4_x0 
INFO-FLOW: Configuring Module : B_PE_dummy_in_5_x0 ...
Execute         set_default_model B_PE_dummy_in_5_x0 
Execute         apply_spec_resource_limit B_PE_dummy_in_5_x0 
INFO-FLOW: Configuring Module : B_PE_dummy_in_6_x0 ...
Execute         set_default_model B_PE_dummy_in_6_x0 
Execute         apply_spec_resource_limit B_PE_dummy_in_6_x0 
INFO-FLOW: Configuring Module : B_PE_dummy_in_7_x0 ...
Execute         set_default_model B_PE_dummy_in_7_x0 
Execute         apply_spec_resource_limit B_PE_dummy_in_7_x0 
INFO-FLOW: Configuring Module : C_PE_dummy_in_0_x0 ...
Execute         set_default_model C_PE_dummy_in_0_x0 
Execute         apply_spec_resource_limit C_PE_dummy_in_0_x0 
INFO-FLOW: Configuring Module : C_PE_dummy_in_1_x0 ...
Execute         set_default_model C_PE_dummy_in_1_x0 
Execute         apply_spec_resource_limit C_PE_dummy_in_1_x0 
INFO-FLOW: Configuring Module : C_PE_dummy_in_2_x0 ...
Execute         set_default_model C_PE_dummy_in_2_x0 
Execute         apply_spec_resource_limit C_PE_dummy_in_2_x0 
INFO-FLOW: Configuring Module : C_PE_dummy_in_3_x0 ...
Execute         set_default_model C_PE_dummy_in_3_x0 
Execute         apply_spec_resource_limit C_PE_dummy_in_3_x0 
INFO-FLOW: Configuring Module : C_PE_dummy_in_4_x0 ...
Execute         set_default_model C_PE_dummy_in_4_x0 
Execute         apply_spec_resource_limit C_PE_dummy_in_4_x0 
INFO-FLOW: Configuring Module : C_PE_dummy_in_5_x0 ...
Execute         set_default_model C_PE_dummy_in_5_x0 
Execute         apply_spec_resource_limit C_PE_dummy_in_5_x0 
INFO-FLOW: Configuring Module : C_PE_dummy_in_6_x0 ...
Execute         set_default_model C_PE_dummy_in_6_x0 
Execute         apply_spec_resource_limit C_PE_dummy_in_6_x0 
INFO-FLOW: Configuring Module : C_PE_dummy_in_7_x0 ...
Execute         set_default_model C_PE_dummy_in_7_x0 
Execute         apply_spec_resource_limit C_PE_dummy_in_7_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_0_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_0_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_0_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_2_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_0_2_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_0_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_1_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_0_1_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_0_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_0_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_0_0_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_1_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_1_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_1_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_2_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_1_2_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_1_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_1_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_1_1_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_1_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_0_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_1_0_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_2_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_2_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_2_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_2_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_2_2_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_2_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_1_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_2_1_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_2_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_0_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_2_0_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_3_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_3_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_3_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_3_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_2_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_3_2_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_3_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_1_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_3_1_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_3_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_0_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_3_0_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_4_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_4_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_4_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_4_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_2_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_4_2_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_4_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_1_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_4_1_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_4_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_0_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_4_0_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_5_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_5_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_5_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_5_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_2_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_5_2_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_5_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_1_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_5_1_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_5_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_0_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_5_0_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_6_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_6_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_6_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_6_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_2_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_6_2_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_6_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_1_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_6_1_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_6_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_0_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_6_0_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_7_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_7_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_7_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_7_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_2_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_7_2_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_7_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_1_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_7_1_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_7_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_0_x0 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_7_0_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_boundary_x0 ...
Execute         set_default_model D_drain_IO_L2_out_boundary_x0 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_boundary_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_6_x0 ...
Execute         set_default_model D_drain_IO_L2_out_6_x0 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_6_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_5_x0 ...
Execute         set_default_model D_drain_IO_L2_out_5_x0 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_5_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_4_x0 ...
Execute         set_default_model D_drain_IO_L2_out_4_x0 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_4_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_3_x0 ...
Execute         set_default_model D_drain_IO_L2_out_3_x0 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_3_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_2_x0 ...
Execute         set_default_model D_drain_IO_L2_out_2_x0 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_2_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_1_x0 ...
Execute         set_default_model D_drain_IO_L2_out_1_x0 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_1_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_0_x0 ...
Execute         set_default_model D_drain_IO_L2_out_0_x0 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_0_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L3_out_x0 ...
Execute         set_default_model D_drain_IO_L3_out_x0 
Execute         apply_spec_resource_limit D_drain_IO_L3_out_x0 
INFO-FLOW: Configuring Module : D_drain_IO_L3_out_serialize_x0 ...
Execute         set_default_model D_drain_IO_L3_out_serialize_x0 
Execute         apply_spec_resource_limit D_drain_IO_L3_out_serialize_x0 
INFO-FLOW: Configuring Module : kernel0_x0 ...
Execute         set_default_model kernel0_x0 
Execute         apply_spec_resource_limit kernel0_x0 
INFO-FLOW: Configuring Module : nondf_kernel_heat_x0 ...
Execute         set_default_model nondf_kernel_heat_x0 
Execute         apply_spec_resource_limit nondf_kernel_heat_x0 
INFO-FLOW: Configuring Module : nondf_kernel_heat_x1 ...
Execute         set_default_model nondf_kernel_heat_x1 
Execute         apply_spec_resource_limit nondf_kernel_heat_x1 
INFO-FLOW: Configuring Module : kernel0_x1.entry6 ...
Execute         set_default_model kernel0_x1.entry6 
Execute         apply_spec_resource_limit kernel0_x1.entry6 
INFO-FLOW: Configuring Module : kernel0_x1.entry15 ...
Execute         set_default_model kernel0_x1.entry15 
Execute         apply_spec_resource_limit kernel0_x1.entry15 
INFO-FLOW: Configuring Module : A_IO_L3_in_serialize_x1 ...
Execute         set_default_model A_IO_L3_in_serialize_x1 
Execute         apply_spec_resource_limit A_IO_L3_in_serialize_x1 
INFO-FLOW: Configuring Module : A_IO_L3_in_x1 ...
Execute         set_default_model A_IO_L3_in_x1 
Execute         apply_spec_resource_limit A_IO_L3_in_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_0_x1 ...
Execute         set_default_model A_IO_L2_in_0_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_0_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_1_x1 ...
Execute         set_default_model A_IO_L2_in_1_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_1_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_2_x1 ...
Execute         set_default_model A_IO_L2_in_2_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_2_x1 
INFO-FLOW: Configuring Module : A_IO_L2_in_boundary_x1 ...
Execute         set_default_model A_IO_L2_in_boundary_x1 
Execute         apply_spec_resource_limit A_IO_L2_in_boundary_x1 
INFO-FLOW: Configuring Module : B_IO_L3_in_serialize_x1 ...
Execute         set_default_model B_IO_L3_in_serialize_x1 
Execute         apply_spec_resource_limit B_IO_L3_in_serialize_x1 
INFO-FLOW: Configuring Module : B_IO_L3_in_x1 ...
Execute         set_default_model B_IO_L3_in_x1 
Execute         apply_spec_resource_limit B_IO_L3_in_x1 
INFO-FLOW: Configuring Module : B_IO_L2_in_0_x1 ...
Execute         set_default_model B_IO_L2_in_0_x1 
Execute         apply_spec_resource_limit B_IO_L2_in_0_x1 
INFO-FLOW: Configuring Module : B_IO_L2_in_1_x1 ...
Execute         set_default_model B_IO_L2_in_1_x1 
Execute         apply_spec_resource_limit B_IO_L2_in_1_x1 
INFO-FLOW: Configuring Module : B_IO_L2_in_2_x1 ...
Execute         set_default_model B_IO_L2_in_2_x1 
Execute         apply_spec_resource_limit B_IO_L2_in_2_x1 
INFO-FLOW: Configuring Module : B_IO_L2_in_3_x1 ...
Execute         set_default_model B_IO_L2_in_3_x1 
Execute         apply_spec_resource_limit B_IO_L2_in_3_x1 
INFO-FLOW: Configuring Module : B_IO_L2_in_4_x1 ...
Execute         set_default_model B_IO_L2_in_4_x1 
Execute         apply_spec_resource_limit B_IO_L2_in_4_x1 
INFO-FLOW: Configuring Module : B_IO_L2_in_5_x1 ...
Execute         set_default_model B_IO_L2_in_5_x1 
Execute         apply_spec_resource_limit B_IO_L2_in_5_x1 
INFO-FLOW: Configuring Module : B_IO_L2_in_6_x1 ...
Execute         set_default_model B_IO_L2_in_6_x1 
Execute         apply_spec_resource_limit B_IO_L2_in_6_x1 
INFO-FLOW: Configuring Module : B_IO_L2_in_boundary_x1 ...
Execute         set_default_model B_IO_L2_in_boundary_x1 
Execute         apply_spec_resource_limit B_IO_L2_in_boundary_x1 
INFO-FLOW: Configuring Module : C_IO_L3_in_serialize_x1 ...
Execute         set_default_model C_IO_L3_in_serialize_x1 
Execute         apply_spec_resource_limit C_IO_L3_in_serialize_x1 
INFO-FLOW: Configuring Module : C_IO_L3_in_x1 ...
Execute         set_default_model C_IO_L3_in_x1 
Execute         apply_spec_resource_limit C_IO_L3_in_x1 
INFO-FLOW: Configuring Module : C_IO_L2_in_0_x1 ...
Execute         set_default_model C_IO_L2_in_0_x1 
Execute         apply_spec_resource_limit C_IO_L2_in_0_x1 
INFO-FLOW: Configuring Module : C_IO_L2_in_1_x1 ...
Execute         set_default_model C_IO_L2_in_1_x1 
Execute         apply_spec_resource_limit C_IO_L2_in_1_x1 
INFO-FLOW: Configuring Module : C_IO_L2_in_2_x1 ...
Execute         set_default_model C_IO_L2_in_2_x1 
Execute         apply_spec_resource_limit C_IO_L2_in_2_x1 
INFO-FLOW: Configuring Module : C_IO_L2_in_3_x1 ...
Execute         set_default_model C_IO_L2_in_3_x1 
Execute         apply_spec_resource_limit C_IO_L2_in_3_x1 
INFO-FLOW: Configuring Module : C_IO_L2_in_4_x1 ...
Execute         set_default_model C_IO_L2_in_4_x1 
Execute         apply_spec_resource_limit C_IO_L2_in_4_x1 
INFO-FLOW: Configuring Module : C_IO_L2_in_5_x1 ...
Execute         set_default_model C_IO_L2_in_5_x1 
Execute         apply_spec_resource_limit C_IO_L2_in_5_x1 
INFO-FLOW: Configuring Module : C_IO_L2_in_6_x1 ...
Execute         set_default_model C_IO_L2_in_6_x1 
Execute         apply_spec_resource_limit C_IO_L2_in_6_x1 
INFO-FLOW: Configuring Module : C_IO_L2_in_boundary_x1 ...
Execute         set_default_model C_IO_L2_in_boundary_x1 
Execute         apply_spec_resource_limit C_IO_L2_in_boundary_x1 
INFO-FLOW: Configuring Module : PE_wrapper_0_0_x1 ...
Execute         set_default_model PE_wrapper_0_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_0_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_0_1_x1 ...
Execute         set_default_model PE_wrapper_0_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_0_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_0_2_x1 ...
Execute         set_default_model PE_wrapper_0_2_x1 
Execute         apply_spec_resource_limit PE_wrapper_0_2_x1 
INFO-FLOW: Configuring Module : PE_wrapper_0_3_x1 ...
Execute         set_default_model PE_wrapper_0_3_x1 
Execute         apply_spec_resource_limit PE_wrapper_0_3_x1 
INFO-FLOW: Configuring Module : PE_wrapper_0_4_x1 ...
Execute         set_default_model PE_wrapper_0_4_x1 
Execute         apply_spec_resource_limit PE_wrapper_0_4_x1 
INFO-FLOW: Configuring Module : PE_wrapper_0_5_x1 ...
Execute         set_default_model PE_wrapper_0_5_x1 
Execute         apply_spec_resource_limit PE_wrapper_0_5_x1 
INFO-FLOW: Configuring Module : PE_wrapper_0_6_x1 ...
Execute         set_default_model PE_wrapper_0_6_x1 
Execute         apply_spec_resource_limit PE_wrapper_0_6_x1 
INFO-FLOW: Configuring Module : PE_wrapper_0_7_x1 ...
Execute         set_default_model PE_wrapper_0_7_x1 
Execute         apply_spec_resource_limit PE_wrapper_0_7_x1 
INFO-FLOW: Configuring Module : PE_wrapper_1_0_x1 ...
Execute         set_default_model PE_wrapper_1_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_1_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_1_1_x1 ...
Execute         set_default_model PE_wrapper_1_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_1_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_1_2_x1 ...
Execute         set_default_model PE_wrapper_1_2_x1 
Execute         apply_spec_resource_limit PE_wrapper_1_2_x1 
INFO-FLOW: Configuring Module : PE_wrapper_1_3_x1 ...
Execute         set_default_model PE_wrapper_1_3_x1 
Execute         apply_spec_resource_limit PE_wrapper_1_3_x1 
INFO-FLOW: Configuring Module : PE_wrapper_1_4_x1 ...
Execute         set_default_model PE_wrapper_1_4_x1 
Execute         apply_spec_resource_limit PE_wrapper_1_4_x1 
INFO-FLOW: Configuring Module : PE_wrapper_1_5_x1 ...
Execute         set_default_model PE_wrapper_1_5_x1 
Execute         apply_spec_resource_limit PE_wrapper_1_5_x1 
INFO-FLOW: Configuring Module : PE_wrapper_1_6_x1 ...
Execute         set_default_model PE_wrapper_1_6_x1 
Execute         apply_spec_resource_limit PE_wrapper_1_6_x1 
INFO-FLOW: Configuring Module : PE_wrapper_1_7_x1 ...
Execute         set_default_model PE_wrapper_1_7_x1 
Execute         apply_spec_resource_limit PE_wrapper_1_7_x1 
INFO-FLOW: Configuring Module : PE_wrapper_2_0_x1 ...
Execute         set_default_model PE_wrapper_2_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_2_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_2_1_x1 ...
Execute         set_default_model PE_wrapper_2_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_2_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_2_2_x1 ...
Execute         set_default_model PE_wrapper_2_2_x1 
Execute         apply_spec_resource_limit PE_wrapper_2_2_x1 
INFO-FLOW: Configuring Module : PE_wrapper_2_3_x1 ...
Execute         set_default_model PE_wrapper_2_3_x1 
Execute         apply_spec_resource_limit PE_wrapper_2_3_x1 
INFO-FLOW: Configuring Module : PE_wrapper_2_4_x1 ...
Execute         set_default_model PE_wrapper_2_4_x1 
Execute         apply_spec_resource_limit PE_wrapper_2_4_x1 
INFO-FLOW: Configuring Module : PE_wrapper_2_5_x1 ...
Execute         set_default_model PE_wrapper_2_5_x1 
Execute         apply_spec_resource_limit PE_wrapper_2_5_x1 
INFO-FLOW: Configuring Module : PE_wrapper_2_6_x1 ...
Execute         set_default_model PE_wrapper_2_6_x1 
Execute         apply_spec_resource_limit PE_wrapper_2_6_x1 
INFO-FLOW: Configuring Module : PE_wrapper_2_7_x1 ...
Execute         set_default_model PE_wrapper_2_7_x1 
Execute         apply_spec_resource_limit PE_wrapper_2_7_x1 
INFO-FLOW: Configuring Module : PE_wrapper_3_0_x1 ...
Execute         set_default_model PE_wrapper_3_0_x1 
Execute         apply_spec_resource_limit PE_wrapper_3_0_x1 
INFO-FLOW: Configuring Module : PE_wrapper_3_1_x1 ...
Execute         set_default_model PE_wrapper_3_1_x1 
Execute         apply_spec_resource_limit PE_wrapper_3_1_x1 
INFO-FLOW: Configuring Module : PE_wrapper_3_2_x1 ...
Execute         set_default_model PE_wrapper_3_2_x1 
Execute         apply_spec_resource_limit PE_wrapper_3_2_x1 
INFO-FLOW: Configuring Module : PE_wrapper_3_3_x1 ...
Execute         set_default_model PE_wrapper_3_3_x1 
Execute         apply_spec_resource_limit PE_wrapper_3_3_x1 
INFO-FLOW: Configuring Module : PE_wrapper_3_4_x1 ...
Execute         set_default_model PE_wrapper_3_4_x1 
Execute         apply_spec_resource_limit PE_wrapper_3_4_x1 
INFO-FLOW: Configuring Module : PE_wrapper_3_5_x1 ...
Execute         set_default_model PE_wrapper_3_5_x1 
Execute         apply_spec_resource_limit PE_wrapper_3_5_x1 
INFO-FLOW: Configuring Module : PE_wrapper_3_6_x1 ...
Execute         set_default_model PE_wrapper_3_6_x1 
Execute         apply_spec_resource_limit PE_wrapper_3_6_x1 
INFO-FLOW: Configuring Module : PE_wrapper_3_7_x1 ...
Execute         set_default_model PE_wrapper_3_7_x1 
Execute         apply_spec_resource_limit PE_wrapper_3_7_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_in_0_x1 ...
Execute         set_default_model A_PE_dummy_in_0_x1 
Execute         apply_spec_resource_limit A_PE_dummy_in_0_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_in_1_x1 ...
Execute         set_default_model A_PE_dummy_in_1_x1 
Execute         apply_spec_resource_limit A_PE_dummy_in_1_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_in_2_x1 ...
Execute         set_default_model A_PE_dummy_in_2_x1 
Execute         apply_spec_resource_limit A_PE_dummy_in_2_x1 
INFO-FLOW: Configuring Module : A_PE_dummy_in_3_x1 ...
Execute         set_default_model A_PE_dummy_in_3_x1 
Execute         apply_spec_resource_limit A_PE_dummy_in_3_x1 
INFO-FLOW: Configuring Module : B_PE_dummy_in_0_x1 ...
Execute         set_default_model B_PE_dummy_in_0_x1 
Execute         apply_spec_resource_limit B_PE_dummy_in_0_x1 
INFO-FLOW: Configuring Module : B_PE_dummy_in_1_x1 ...
Execute         set_default_model B_PE_dummy_in_1_x1 
Execute         apply_spec_resource_limit B_PE_dummy_in_1_x1 
INFO-FLOW: Configuring Module : B_PE_dummy_in_2_x1 ...
Execute         set_default_model B_PE_dummy_in_2_x1 
Execute         apply_spec_resource_limit B_PE_dummy_in_2_x1 
INFO-FLOW: Configuring Module : B_PE_dummy_in_3_x1 ...
Execute         set_default_model B_PE_dummy_in_3_x1 
Execute         apply_spec_resource_limit B_PE_dummy_in_3_x1 
INFO-FLOW: Configuring Module : B_PE_dummy_in_4_x1 ...
Execute         set_default_model B_PE_dummy_in_4_x1 
Execute         apply_spec_resource_limit B_PE_dummy_in_4_x1 
INFO-FLOW: Configuring Module : B_PE_dummy_in_5_x1 ...
Execute         set_default_model B_PE_dummy_in_5_x1 
Execute         apply_spec_resource_limit B_PE_dummy_in_5_x1 
INFO-FLOW: Configuring Module : B_PE_dummy_in_6_x1 ...
Execute         set_default_model B_PE_dummy_in_6_x1 
Execute         apply_spec_resource_limit B_PE_dummy_in_6_x1 
INFO-FLOW: Configuring Module : B_PE_dummy_in_7_x1 ...
Execute         set_default_model B_PE_dummy_in_7_x1 
Execute         apply_spec_resource_limit B_PE_dummy_in_7_x1 
INFO-FLOW: Configuring Module : C_PE_dummy_in_0_x1 ...
Execute         set_default_model C_PE_dummy_in_0_x1 
Execute         apply_spec_resource_limit C_PE_dummy_in_0_x1 
INFO-FLOW: Configuring Module : C_PE_dummy_in_1_x1 ...
Execute         set_default_model C_PE_dummy_in_1_x1 
Execute         apply_spec_resource_limit C_PE_dummy_in_1_x1 
INFO-FLOW: Configuring Module : C_PE_dummy_in_2_x1 ...
Execute         set_default_model C_PE_dummy_in_2_x1 
Execute         apply_spec_resource_limit C_PE_dummy_in_2_x1 
INFO-FLOW: Configuring Module : C_PE_dummy_in_3_x1 ...
Execute         set_default_model C_PE_dummy_in_3_x1 
Execute         apply_spec_resource_limit C_PE_dummy_in_3_x1 
INFO-FLOW: Configuring Module : C_PE_dummy_in_4_x1 ...
Execute         set_default_model C_PE_dummy_in_4_x1 
Execute         apply_spec_resource_limit C_PE_dummy_in_4_x1 
INFO-FLOW: Configuring Module : C_PE_dummy_in_5_x1 ...
Execute         set_default_model C_PE_dummy_in_5_x1 
Execute         apply_spec_resource_limit C_PE_dummy_in_5_x1 
INFO-FLOW: Configuring Module : C_PE_dummy_in_6_x1 ...
Execute         set_default_model C_PE_dummy_in_6_x1 
Execute         apply_spec_resource_limit C_PE_dummy_in_6_x1 
INFO-FLOW: Configuring Module : C_PE_dummy_in_7_x1 ...
Execute         set_default_model C_PE_dummy_in_7_x1 
Execute         apply_spec_resource_limit C_PE_dummy_in_7_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_0_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_0_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_0_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_2_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_0_2_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_0_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_1_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_0_1_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_0_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_0_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_0_0_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_1_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_1_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_1_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_2_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_1_2_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_1_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_1_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_1_1_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_1_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_0_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_1_0_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_2_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_2_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_2_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_2_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_2_2_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_2_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_1_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_2_1_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_2_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_0_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_2_0_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_3_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_3_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_3_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_3_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_2_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_3_2_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_3_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_1_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_3_1_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_3_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_0_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_3_0_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_4_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_4_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_4_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_4_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_2_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_4_2_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_4_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_1_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_4_1_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_4_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_0_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_4_0_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_5_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_5_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_5_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_5_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_2_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_5_2_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_5_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_1_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_5_1_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_5_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_0_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_5_0_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_6_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_6_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_6_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_6_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_2_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_6_2_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_6_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_1_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_6_1_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_6_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_0_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_6_0_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_boundary_wrapper_7_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_7_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_boundary_wrapper_7_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_7_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_2_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_7_2_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_7_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_1_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_7_1_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L1_out_wrapper_7_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_0_x1 
Execute         apply_spec_resource_limit D_drain_IO_L1_out_wrapper_7_0_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_boundary_x1 ...
Execute         set_default_model D_drain_IO_L2_out_boundary_x1 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_boundary_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_6_x1 ...
Execute         set_default_model D_drain_IO_L2_out_6_x1 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_6_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_5_x1 ...
Execute         set_default_model D_drain_IO_L2_out_5_x1 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_5_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_4_x1 ...
Execute         set_default_model D_drain_IO_L2_out_4_x1 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_4_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_3_x1 ...
Execute         set_default_model D_drain_IO_L2_out_3_x1 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_3_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_2_x1 ...
Execute         set_default_model D_drain_IO_L2_out_2_x1 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_2_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_1_x1 ...
Execute         set_default_model D_drain_IO_L2_out_1_x1 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_1_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L2_out_0_x1 ...
Execute         set_default_model D_drain_IO_L2_out_0_x1 
Execute         apply_spec_resource_limit D_drain_IO_L2_out_0_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L3_out_x1 ...
Execute         set_default_model D_drain_IO_L3_out_x1 
Execute         apply_spec_resource_limit D_drain_IO_L3_out_x1 
INFO-FLOW: Configuring Module : D_drain_IO_L3_out_serialize_x1 ...
Execute         set_default_model D_drain_IO_L3_out_serialize_x1 
Execute         apply_spec_resource_limit D_drain_IO_L3_out_serialize_x1 
INFO-FLOW: Configuring Module : kernel0_x1 ...
Execute         set_default_model kernel0_x1 
Execute         apply_spec_resource_limit kernel0_x1 
INFO-FLOW: Configuring Module : top ...
Execute         set_default_model top 
Execute         apply_spec_resource_limit top 
INFO-FLOW: Model list for preprocess: kernel0_x0.entry3 kernel0_x0.entry11 A_IO_L3_in_serialize_x0 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_serialize_x0 B_IO_L3_in_x0 B_IO_L2_in_0_x0 B_IO_L2_in_1_x0 B_IO_L2_in_2_x0 B_IO_L2_in_3_x0 B_IO_L2_in_4_x0 B_IO_L2_in_5_x0 B_IO_L2_in_6_x0 B_IO_L2_in_boundary_x0 C_IO_L3_in_serialize_x0 C_IO_L3_in_x0 C_IO_L2_in_0_x0 C_IO_L2_in_1_x0 C_IO_L2_in_2_x0 C_IO_L2_in_3_x0 C_IO_L2_in_4_x0 C_IO_L2_in_5_x0 C_IO_L2_in_6_x0 C_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_0_2_x0 PE_wrapper_0_3_x0 PE_wrapper_0_4_x0 PE_wrapper_0_5_x0 PE_wrapper_0_6_x0 PE_wrapper_0_7_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_1_2_x0 PE_wrapper_1_3_x0 PE_wrapper_1_4_x0 PE_wrapper_1_5_x0 PE_wrapper_1_6_x0 PE_wrapper_1_7_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_2_2_x0 PE_wrapper_2_3_x0 PE_wrapper_2_4_x0 PE_wrapper_2_5_x0 PE_wrapper_2_6_x0 PE_wrapper_2_7_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_3_2_x0 PE_wrapper_3_3_x0 PE_wrapper_3_4_x0 PE_wrapper_3_5_x0 PE_wrapper_3_6_x0 PE_wrapper_3_7_x0 A_PE_dummy_in_0_x0 A_PE_dummy_in_1_x0 A_PE_dummy_in_2_x0 A_PE_dummy_in_3_x0 B_PE_dummy_in_0_x0 B_PE_dummy_in_1_x0 B_PE_dummy_in_2_x0 B_PE_dummy_in_3_x0 B_PE_dummy_in_4_x0 B_PE_dummy_in_5_x0 B_PE_dummy_in_6_x0 B_PE_dummy_in_7_x0 C_PE_dummy_in_0_x0 C_PE_dummy_in_1_x0 C_PE_dummy_in_2_x0 C_PE_dummy_in_3_x0 C_PE_dummy_in_4_x0 C_PE_dummy_in_5_x0 C_PE_dummy_in_6_x0 C_PE_dummy_in_7_x0 D_drain_IO_L1_out_boundary_wrapper_0_x0 D_drain_IO_L1_out_wrapper_0_2_x0 D_drain_IO_L1_out_wrapper_0_1_x0 D_drain_IO_L1_out_wrapper_0_0_x0 D_drain_IO_L1_out_boundary_wrapper_1_x0 D_drain_IO_L1_out_wrapper_1_2_x0 D_drain_IO_L1_out_wrapper_1_1_x0 D_drain_IO_L1_out_wrapper_1_0_x0 D_drain_IO_L1_out_boundary_wrapper_2_x0 D_drain_IO_L1_out_wrapper_2_2_x0 D_drain_IO_L1_out_wrapper_2_1_x0 D_drain_IO_L1_out_wrapper_2_0_x0 D_drain_IO_L1_out_boundary_wrapper_3_x0 D_drain_IO_L1_out_wrapper_3_2_x0 D_drain_IO_L1_out_wrapper_3_1_x0 D_drain_IO_L1_out_wrapper_3_0_x0 D_drain_IO_L1_out_boundary_wrapper_4_x0 D_drain_IO_L1_out_wrapper_4_2_x0 D_drain_IO_L1_out_wrapper_4_1_x0 D_drain_IO_L1_out_wrapper_4_0_x0 D_drain_IO_L1_out_boundary_wrapper_5_x0 D_drain_IO_L1_out_wrapper_5_2_x0 D_drain_IO_L1_out_wrapper_5_1_x0 D_drain_IO_L1_out_wrapper_5_0_x0 D_drain_IO_L1_out_boundary_wrapper_6_x0 D_drain_IO_L1_out_wrapper_6_2_x0 D_drain_IO_L1_out_wrapper_6_1_x0 D_drain_IO_L1_out_wrapper_6_0_x0 D_drain_IO_L1_out_boundary_wrapper_7_x0 D_drain_IO_L1_out_wrapper_7_2_x0 D_drain_IO_L1_out_wrapper_7_1_x0 D_drain_IO_L1_out_wrapper_7_0_x0 D_drain_IO_L2_out_boundary_x0 D_drain_IO_L2_out_6_x0 D_drain_IO_L2_out_5_x0 D_drain_IO_L2_out_4_x0 D_drain_IO_L2_out_3_x0 D_drain_IO_L2_out_2_x0 D_drain_IO_L2_out_1_x0 D_drain_IO_L2_out_0_x0 D_drain_IO_L3_out_x0 D_drain_IO_L3_out_serialize_x0 kernel0_x0 nondf_kernel_heat_x0 nondf_kernel_heat_x1 kernel0_x1.entry6 kernel0_x1.entry15 A_IO_L3_in_serialize_x1 A_IO_L3_in_x1 A_IO_L2_in_0_x1 A_IO_L2_in_1_x1 A_IO_L2_in_2_x1 A_IO_L2_in_boundary_x1 B_IO_L3_in_serialize_x1 B_IO_L3_in_x1 B_IO_L2_in_0_x1 B_IO_L2_in_1_x1 B_IO_L2_in_2_x1 B_IO_L2_in_3_x1 B_IO_L2_in_4_x1 B_IO_L2_in_5_x1 B_IO_L2_in_6_x1 B_IO_L2_in_boundary_x1 C_IO_L3_in_serialize_x1 C_IO_L3_in_x1 C_IO_L2_in_0_x1 C_IO_L2_in_1_x1 C_IO_L2_in_2_x1 C_IO_L2_in_3_x1 C_IO_L2_in_4_x1 C_IO_L2_in_5_x1 C_IO_L2_in_6_x1 C_IO_L2_in_boundary_x1 PE_wrapper_0_0_x1 PE_wrapper_0_1_x1 PE_wrapper_0_2_x1 PE_wrapper_0_3_x1 PE_wrapper_0_4_x1 PE_wrapper_0_5_x1 PE_wrapper_0_6_x1 PE_wrapper_0_7_x1 PE_wrapper_1_0_x1 PE_wrapper_1_1_x1 PE_wrapper_1_2_x1 PE_wrapper_1_3_x1 PE_wrapper_1_4_x1 PE_wrapper_1_5_x1 PE_wrapper_1_6_x1 PE_wrapper_1_7_x1 PE_wrapper_2_0_x1 PE_wrapper_2_1_x1 PE_wrapper_2_2_x1 PE_wrapper_2_3_x1 PE_wrapper_2_4_x1 PE_wrapper_2_5_x1 PE_wrapper_2_6_x1 PE_wrapper_2_7_x1 PE_wrapper_3_0_x1 PE_wrapper_3_1_x1 PE_wrapper_3_2_x1 PE_wrapper_3_3_x1 PE_wrapper_3_4_x1 PE_wrapper_3_5_x1 PE_wrapper_3_6_x1 PE_wrapper_3_7_x1 A_PE_dummy_in_0_x1 A_PE_dummy_in_1_x1 A_PE_dummy_in_2_x1 A_PE_dummy_in_3_x1 B_PE_dummy_in_0_x1 B_PE_dummy_in_1_x1 B_PE_dummy_in_2_x1 B_PE_dummy_in_3_x1 B_PE_dummy_in_4_x1 B_PE_dummy_in_5_x1 B_PE_dummy_in_6_x1 B_PE_dummy_in_7_x1 C_PE_dummy_in_0_x1 C_PE_dummy_in_1_x1 C_PE_dummy_in_2_x1 C_PE_dummy_in_3_x1 C_PE_dummy_in_4_x1 C_PE_dummy_in_5_x1 C_PE_dummy_in_6_x1 C_PE_dummy_in_7_x1 D_drain_IO_L1_out_boundary_wrapper_0_x1 D_drain_IO_L1_out_wrapper_0_2_x1 D_drain_IO_L1_out_wrapper_0_1_x1 D_drain_IO_L1_out_wrapper_0_0_x1 D_drain_IO_L1_out_boundary_wrapper_1_x1 D_drain_IO_L1_out_wrapper_1_2_x1 D_drain_IO_L1_out_wrapper_1_1_x1 D_drain_IO_L1_out_wrapper_1_0_x1 D_drain_IO_L1_out_boundary_wrapper_2_x1 D_drain_IO_L1_out_wrapper_2_2_x1 D_drain_IO_L1_out_wrapper_2_1_x1 D_drain_IO_L1_out_wrapper_2_0_x1 D_drain_IO_L1_out_boundary_wrapper_3_x1 D_drain_IO_L1_out_wrapper_3_2_x1 D_drain_IO_L1_out_wrapper_3_1_x1 D_drain_IO_L1_out_wrapper_3_0_x1 D_drain_IO_L1_out_boundary_wrapper_4_x1 D_drain_IO_L1_out_wrapper_4_2_x1 D_drain_IO_L1_out_wrapper_4_1_x1 D_drain_IO_L1_out_wrapper_4_0_x1 D_drain_IO_L1_out_boundary_wrapper_5_x1 D_drain_IO_L1_out_wrapper_5_2_x1 D_drain_IO_L1_out_wrapper_5_1_x1 D_drain_IO_L1_out_wrapper_5_0_x1 D_drain_IO_L1_out_boundary_wrapper_6_x1 D_drain_IO_L1_out_wrapper_6_2_x1 D_drain_IO_L1_out_wrapper_6_1_x1 D_drain_IO_L1_out_wrapper_6_0_x1 D_drain_IO_L1_out_boundary_wrapper_7_x1 D_drain_IO_L1_out_wrapper_7_2_x1 D_drain_IO_L1_out_wrapper_7_1_x1 D_drain_IO_L1_out_wrapper_7_0_x1 D_drain_IO_L2_out_boundary_x1 D_drain_IO_L2_out_6_x1 D_drain_IO_L2_out_5_x1 D_drain_IO_L2_out_4_x1 D_drain_IO_L2_out_3_x1 D_drain_IO_L2_out_2_x1 D_drain_IO_L2_out_1_x1 D_drain_IO_L2_out_0_x1 D_drain_IO_L3_out_x1 D_drain_IO_L3_out_serialize_x1 kernel0_x1 top
INFO-FLOW: Preprocessing Module: kernel0_x0.entry3 ...
Execute         set_default_model kernel0_x0.entry3 
Execute         cdfg_preprocess -model kernel0_x0.entry3 
Execute         rtl_gen_preprocess kernel0_x0.entry3 
INFO-FLOW: Preprocessing Module: kernel0_x0.entry11 ...
Execute         set_default_model kernel0_x0.entry11 
Execute         cdfg_preprocess -model kernel0_x0.entry11 
Execute         rtl_gen_preprocess kernel0_x0.entry11 
INFO-FLOW: Preprocessing Module: A_IO_L3_in_serialize_x0 ...
Execute         set_default_model A_IO_L3_in_serialize_x0 
Execute         cdfg_preprocess -model A_IO_L3_in_serialize_x0 
Execute         rtl_gen_preprocess A_IO_L3_in_serialize_x0 
INFO-FLOW: Preprocessing Module: A_IO_L3_in_x0 ...
Execute         set_default_model A_IO_L3_in_x0 
Execute         cdfg_preprocess -model A_IO_L3_in_x0 
Execute         rtl_gen_preprocess A_IO_L3_in_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_0_x0 ...
Execute         set_default_model A_IO_L2_in_0_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_0_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_0_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_1_x0 ...
Execute         set_default_model A_IO_L2_in_1_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_1_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_1_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_2_x0 ...
Execute         set_default_model A_IO_L2_in_2_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_2_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_2_x0 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_boundary_x0 ...
Execute         set_default_model A_IO_L2_in_boundary_x0 
Execute         cdfg_preprocess -model A_IO_L2_in_boundary_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_boundary_x0 
INFO-FLOW: Preprocessing Module: B_IO_L3_in_serialize_x0 ...
Execute         set_default_model B_IO_L3_in_serialize_x0 
Execute         cdfg_preprocess -model B_IO_L3_in_serialize_x0 
Execute         rtl_gen_preprocess B_IO_L3_in_serialize_x0 
INFO-FLOW: Preprocessing Module: B_IO_L3_in_x0 ...
Execute         set_default_model B_IO_L3_in_x0 
Execute         cdfg_preprocess -model B_IO_L3_in_x0 
Execute         rtl_gen_preprocess B_IO_L3_in_x0 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_0_x0 ...
Execute         set_default_model B_IO_L2_in_0_x0 
Execute         cdfg_preprocess -model B_IO_L2_in_0_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_0_x0 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_1_x0 ...
Execute         set_default_model B_IO_L2_in_1_x0 
Execute         cdfg_preprocess -model B_IO_L2_in_1_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_1_x0 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_2_x0 ...
Execute         set_default_model B_IO_L2_in_2_x0 
Execute         cdfg_preprocess -model B_IO_L2_in_2_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_2_x0 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_3_x0 ...
Execute         set_default_model B_IO_L2_in_3_x0 
Execute         cdfg_preprocess -model B_IO_L2_in_3_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_3_x0 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_4_x0 ...
Execute         set_default_model B_IO_L2_in_4_x0 
Execute         cdfg_preprocess -model B_IO_L2_in_4_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_4_x0 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_5_x0 ...
Execute         set_default_model B_IO_L2_in_5_x0 
Execute         cdfg_preprocess -model B_IO_L2_in_5_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_5_x0 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_6_x0 ...
Execute         set_default_model B_IO_L2_in_6_x0 
Execute         cdfg_preprocess -model B_IO_L2_in_6_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_6_x0 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_boundary_x0 ...
Execute         set_default_model B_IO_L2_in_boundary_x0 
Execute         cdfg_preprocess -model B_IO_L2_in_boundary_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_boundary_x0 
INFO-FLOW: Preprocessing Module: C_IO_L3_in_serialize_x0 ...
Execute         set_default_model C_IO_L3_in_serialize_x0 
Execute         cdfg_preprocess -model C_IO_L3_in_serialize_x0 
Execute         rtl_gen_preprocess C_IO_L3_in_serialize_x0 
INFO-FLOW: Preprocessing Module: C_IO_L3_in_x0 ...
Execute         set_default_model C_IO_L3_in_x0 
Execute         cdfg_preprocess -model C_IO_L3_in_x0 
Execute         rtl_gen_preprocess C_IO_L3_in_x0 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_0_x0 ...
Execute         set_default_model C_IO_L2_in_0_x0 
Execute         cdfg_preprocess -model C_IO_L2_in_0_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_0_x0 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_1_x0 ...
Execute         set_default_model C_IO_L2_in_1_x0 
Execute         cdfg_preprocess -model C_IO_L2_in_1_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_1_x0 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_2_x0 ...
Execute         set_default_model C_IO_L2_in_2_x0 
Execute         cdfg_preprocess -model C_IO_L2_in_2_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_2_x0 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_3_x0 ...
Execute         set_default_model C_IO_L2_in_3_x0 
Execute         cdfg_preprocess -model C_IO_L2_in_3_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_3_x0 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_4_x0 ...
Execute         set_default_model C_IO_L2_in_4_x0 
Execute         cdfg_preprocess -model C_IO_L2_in_4_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_4_x0 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_5_x0 ...
Execute         set_default_model C_IO_L2_in_5_x0 
Execute         cdfg_preprocess -model C_IO_L2_in_5_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_5_x0 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_6_x0 ...
Execute         set_default_model C_IO_L2_in_6_x0 
Execute         cdfg_preprocess -model C_IO_L2_in_6_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_6_x0 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_boundary_x0 ...
Execute         set_default_model C_IO_L2_in_boundary_x0 
Execute         cdfg_preprocess -model C_IO_L2_in_boundary_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_boundary_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_0_x0 ...
Execute         set_default_model PE_wrapper_0_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_0_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_1_x0 ...
Execute         set_default_model PE_wrapper_0_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_0_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_2_x0 ...
Execute         set_default_model PE_wrapper_0_2_x0 
Execute         cdfg_preprocess -model PE_wrapper_0_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_2_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_3_x0 ...
Execute         set_default_model PE_wrapper_0_3_x0 
Execute         cdfg_preprocess -model PE_wrapper_0_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_3_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_4_x0 ...
Execute         set_default_model PE_wrapper_0_4_x0 
Execute         cdfg_preprocess -model PE_wrapper_0_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_4_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_5_x0 ...
Execute         set_default_model PE_wrapper_0_5_x0 
Execute         cdfg_preprocess -model PE_wrapper_0_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_5_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_6_x0 ...
Execute         set_default_model PE_wrapper_0_6_x0 
Execute         cdfg_preprocess -model PE_wrapper_0_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_6_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_7_x0 ...
Execute         set_default_model PE_wrapper_0_7_x0 
Execute         cdfg_preprocess -model PE_wrapper_0_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_7_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_0_x0 ...
Execute         set_default_model PE_wrapper_1_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_1_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_1_x0 ...
Execute         set_default_model PE_wrapper_1_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_1_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_2_x0 ...
Execute         set_default_model PE_wrapper_1_2_x0 
Execute         cdfg_preprocess -model PE_wrapper_1_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_2_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_3_x0 ...
Execute         set_default_model PE_wrapper_1_3_x0 
Execute         cdfg_preprocess -model PE_wrapper_1_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_3_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_4_x0 ...
Execute         set_default_model PE_wrapper_1_4_x0 
Execute         cdfg_preprocess -model PE_wrapper_1_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_4_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_5_x0 ...
Execute         set_default_model PE_wrapper_1_5_x0 
Execute         cdfg_preprocess -model PE_wrapper_1_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_5_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_6_x0 ...
Execute         set_default_model PE_wrapper_1_6_x0 
Execute         cdfg_preprocess -model PE_wrapper_1_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_6_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_7_x0 ...
Execute         set_default_model PE_wrapper_1_7_x0 
Execute         cdfg_preprocess -model PE_wrapper_1_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_7_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_0_x0 ...
Execute         set_default_model PE_wrapper_2_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_2_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_1_x0 ...
Execute         set_default_model PE_wrapper_2_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_2_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_2_x0 ...
Execute         set_default_model PE_wrapper_2_2_x0 
Execute         cdfg_preprocess -model PE_wrapper_2_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_2_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_3_x0 ...
Execute         set_default_model PE_wrapper_2_3_x0 
Execute         cdfg_preprocess -model PE_wrapper_2_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_3_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_4_x0 ...
Execute         set_default_model PE_wrapper_2_4_x0 
Execute         cdfg_preprocess -model PE_wrapper_2_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_4_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_5_x0 ...
Execute         set_default_model PE_wrapper_2_5_x0 
Execute         cdfg_preprocess -model PE_wrapper_2_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_5_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_6_x0 ...
Execute         set_default_model PE_wrapper_2_6_x0 
Execute         cdfg_preprocess -model PE_wrapper_2_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_6_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_7_x0 ...
Execute         set_default_model PE_wrapper_2_7_x0 
Execute         cdfg_preprocess -model PE_wrapper_2_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_7_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_0_x0 ...
Execute         set_default_model PE_wrapper_3_0_x0 
Execute         cdfg_preprocess -model PE_wrapper_3_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_0_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_1_x0 ...
Execute         set_default_model PE_wrapper_3_1_x0 
Execute         cdfg_preprocess -model PE_wrapper_3_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_1_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_2_x0 ...
Execute         set_default_model PE_wrapper_3_2_x0 
Execute         cdfg_preprocess -model PE_wrapper_3_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_2_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_3_x0 ...
Execute         set_default_model PE_wrapper_3_3_x0 
Execute         cdfg_preprocess -model PE_wrapper_3_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_3_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_4_x0 ...
Execute         set_default_model PE_wrapper_3_4_x0 
Execute         cdfg_preprocess -model PE_wrapper_3_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_4_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_5_x0 ...
Execute         set_default_model PE_wrapper_3_5_x0 
Execute         cdfg_preprocess -model PE_wrapper_3_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_5_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_6_x0 ...
Execute         set_default_model PE_wrapper_3_6_x0 
Execute         cdfg_preprocess -model PE_wrapper_3_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_6_x0 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_7_x0 ...
Execute         set_default_model PE_wrapper_3_7_x0 
Execute         cdfg_preprocess -model PE_wrapper_3_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_7_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in_0_x0 ...
Execute         set_default_model A_PE_dummy_in_0_x0 
Execute         cdfg_preprocess -model A_PE_dummy_in_0_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_0_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in_1_x0 ...
Execute         set_default_model A_PE_dummy_in_1_x0 
Execute         cdfg_preprocess -model A_PE_dummy_in_1_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_1_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in_2_x0 ...
Execute         set_default_model A_PE_dummy_in_2_x0 
Execute         cdfg_preprocess -model A_PE_dummy_in_2_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_2_x0 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in_3_x0 ...
Execute         set_default_model A_PE_dummy_in_3_x0 
Execute         cdfg_preprocess -model A_PE_dummy_in_3_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_3_x0 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_0_x0 ...
Execute         set_default_model B_PE_dummy_in_0_x0 
Execute         cdfg_preprocess -model B_PE_dummy_in_0_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_0_x0 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_1_x0 ...
Execute         set_default_model B_PE_dummy_in_1_x0 
Execute         cdfg_preprocess -model B_PE_dummy_in_1_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_1_x0 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_2_x0 ...
Execute         set_default_model B_PE_dummy_in_2_x0 
Execute         cdfg_preprocess -model B_PE_dummy_in_2_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_2_x0 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_3_x0 ...
Execute         set_default_model B_PE_dummy_in_3_x0 
Execute         cdfg_preprocess -model B_PE_dummy_in_3_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_3_x0 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_4_x0 ...
Execute         set_default_model B_PE_dummy_in_4_x0 
Execute         cdfg_preprocess -model B_PE_dummy_in_4_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_4_x0 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_5_x0 ...
Execute         set_default_model B_PE_dummy_in_5_x0 
Execute         cdfg_preprocess -model B_PE_dummy_in_5_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_5_x0 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_6_x0 ...
Execute         set_default_model B_PE_dummy_in_6_x0 
Execute         cdfg_preprocess -model B_PE_dummy_in_6_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_6_x0 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_7_x0 ...
Execute         set_default_model B_PE_dummy_in_7_x0 
Execute         cdfg_preprocess -model B_PE_dummy_in_7_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_7_x0 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_0_x0 ...
Execute         set_default_model C_PE_dummy_in_0_x0 
Execute         cdfg_preprocess -model C_PE_dummy_in_0_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_0_x0 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_1_x0 ...
Execute         set_default_model C_PE_dummy_in_1_x0 
Execute         cdfg_preprocess -model C_PE_dummy_in_1_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_1_x0 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_2_x0 ...
Execute         set_default_model C_PE_dummy_in_2_x0 
Execute         cdfg_preprocess -model C_PE_dummy_in_2_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_2_x0 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_3_x0 ...
Execute         set_default_model C_PE_dummy_in_3_x0 
Execute         cdfg_preprocess -model C_PE_dummy_in_3_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_3_x0 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_4_x0 ...
Execute         set_default_model C_PE_dummy_in_4_x0 
Execute         cdfg_preprocess -model C_PE_dummy_in_4_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_4_x0 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_5_x0 ...
Execute         set_default_model C_PE_dummy_in_5_x0 
Execute         cdfg_preprocess -model C_PE_dummy_in_5_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_5_x0 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_6_x0 ...
Execute         set_default_model C_PE_dummy_in_6_x0 
Execute         cdfg_preprocess -model C_PE_dummy_in_6_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_6_x0 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_7_x0 ...
Execute         set_default_model C_PE_dummy_in_7_x0 
Execute         cdfg_preprocess -model C_PE_dummy_in_7_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_7_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_0_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_0_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_0_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_2_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_0_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_0_2_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_0_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_1_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_0_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_0_1_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_0_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_0_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_0_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_0_0_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_1_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_1_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_1_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_2_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_1_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_1_2_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_1_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_1_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_1_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_1_1_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_1_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_0_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_1_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_1_0_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_2_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_2_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_2_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_2_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_2_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_2_2_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_2_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_1_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_2_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_2_1_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_2_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_0_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_2_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_2_0_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_3_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_3_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_3_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_3_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_3_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_2_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_3_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_3_2_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_3_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_1_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_3_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_3_1_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_3_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_0_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_3_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_3_0_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_4_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_4_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_4_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_4_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_4_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_2_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_4_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_4_2_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_4_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_1_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_4_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_4_1_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_4_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_0_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_4_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_4_0_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_5_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_5_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_5_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_5_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_5_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_2_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_5_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_5_2_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_5_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_1_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_5_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_5_1_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_5_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_0_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_5_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_5_0_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_6_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_6_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_6_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_6_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_6_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_2_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_6_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_6_2_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_6_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_1_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_6_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_6_1_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_6_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_0_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_6_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_6_0_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_7_x0 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_7_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_7_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_7_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_7_2_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_2_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_7_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_7_2_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_7_1_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_1_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_7_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_7_1_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_7_0_x0 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_0_x0 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_7_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_7_0_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_boundary_x0 ...
Execute         set_default_model D_drain_IO_L2_out_boundary_x0 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_boundary_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_boundary_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_6_x0 ...
Execute         set_default_model D_drain_IO_L2_out_6_x0 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_6_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_6_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_5_x0 ...
Execute         set_default_model D_drain_IO_L2_out_5_x0 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_5_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_5_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_4_x0 ...
Execute         set_default_model D_drain_IO_L2_out_4_x0 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_4_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_4_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_3_x0 ...
Execute         set_default_model D_drain_IO_L2_out_3_x0 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_3_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_3_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_2_x0 ...
Execute         set_default_model D_drain_IO_L2_out_2_x0 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_2_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_1_x0 ...
Execute         set_default_model D_drain_IO_L2_out_1_x0 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_1_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_0_x0 ...
Execute         set_default_model D_drain_IO_L2_out_0_x0 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_0_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L3_out_x0 ...
Execute         set_default_model D_drain_IO_L3_out_x0 
Execute         cdfg_preprocess -model D_drain_IO_L3_out_x0 
Execute         rtl_gen_preprocess D_drain_IO_L3_out_x0 
INFO-FLOW: Preprocessing Module: D_drain_IO_L3_out_serialize_x0 ...
Execute         set_default_model D_drain_IO_L3_out_serialize_x0 
Execute         cdfg_preprocess -model D_drain_IO_L3_out_serialize_x0 
Execute         rtl_gen_preprocess D_drain_IO_L3_out_serialize_x0 
INFO-FLOW: Preprocessing Module: kernel0_x0 ...
Execute         set_default_model kernel0_x0 
Execute         cdfg_preprocess -model kernel0_x0 
Execute         rtl_gen_preprocess kernel0_x0 
INFO-FLOW: Preprocessing Module: nondf_kernel_heat_x0 ...
Execute         set_default_model nondf_kernel_heat_x0 
Execute         cdfg_preprocess -model nondf_kernel_heat_x0 
Execute         rtl_gen_preprocess nondf_kernel_heat_x0 
INFO-FLOW: Preprocessing Module: nondf_kernel_heat_x1 ...
Execute         set_default_model nondf_kernel_heat_x1 
Execute         cdfg_preprocess -model nondf_kernel_heat_x1 
Execute         rtl_gen_preprocess nondf_kernel_heat_x1 
INFO-FLOW: Preprocessing Module: kernel0_x1.entry6 ...
Execute         set_default_model kernel0_x1.entry6 
Execute         cdfg_preprocess -model kernel0_x1.entry6 
Execute         rtl_gen_preprocess kernel0_x1.entry6 
INFO-FLOW: Preprocessing Module: kernel0_x1.entry15 ...
Execute         set_default_model kernel0_x1.entry15 
Execute         cdfg_preprocess -model kernel0_x1.entry15 
Execute         rtl_gen_preprocess kernel0_x1.entry15 
INFO-FLOW: Preprocessing Module: A_IO_L3_in_serialize_x1 ...
Execute         set_default_model A_IO_L3_in_serialize_x1 
Execute         cdfg_preprocess -model A_IO_L3_in_serialize_x1 
Execute         rtl_gen_preprocess A_IO_L3_in_serialize_x1 
INFO-FLOW: Preprocessing Module: A_IO_L3_in_x1 ...
Execute         set_default_model A_IO_L3_in_x1 
Execute         cdfg_preprocess -model A_IO_L3_in_x1 
Execute         rtl_gen_preprocess A_IO_L3_in_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_0_x1 ...
Execute         set_default_model A_IO_L2_in_0_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_0_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_0_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_1_x1 ...
Execute         set_default_model A_IO_L2_in_1_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_1_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_1_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_2_x1 ...
Execute         set_default_model A_IO_L2_in_2_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_2_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_2_x1 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_boundary_x1 ...
Execute         set_default_model A_IO_L2_in_boundary_x1 
Execute         cdfg_preprocess -model A_IO_L2_in_boundary_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_boundary_x1 
INFO-FLOW: Preprocessing Module: B_IO_L3_in_serialize_x1 ...
Execute         set_default_model B_IO_L3_in_serialize_x1 
Execute         cdfg_preprocess -model B_IO_L3_in_serialize_x1 
Execute         rtl_gen_preprocess B_IO_L3_in_serialize_x1 
INFO-FLOW: Preprocessing Module: B_IO_L3_in_x1 ...
Execute         set_default_model B_IO_L3_in_x1 
Execute         cdfg_preprocess -model B_IO_L3_in_x1 
Execute         rtl_gen_preprocess B_IO_L3_in_x1 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_0_x1 ...
Execute         set_default_model B_IO_L2_in_0_x1 
Execute         cdfg_preprocess -model B_IO_L2_in_0_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_0_x1 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_1_x1 ...
Execute         set_default_model B_IO_L2_in_1_x1 
Execute         cdfg_preprocess -model B_IO_L2_in_1_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_1_x1 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_2_x1 ...
Execute         set_default_model B_IO_L2_in_2_x1 
Execute         cdfg_preprocess -model B_IO_L2_in_2_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_2_x1 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_3_x1 ...
Execute         set_default_model B_IO_L2_in_3_x1 
Execute         cdfg_preprocess -model B_IO_L2_in_3_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_3_x1 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_4_x1 ...
Execute         set_default_model B_IO_L2_in_4_x1 
Execute         cdfg_preprocess -model B_IO_L2_in_4_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_4_x1 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_5_x1 ...
Execute         set_default_model B_IO_L2_in_5_x1 
Execute         cdfg_preprocess -model B_IO_L2_in_5_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_5_x1 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_6_x1 ...
Execute         set_default_model B_IO_L2_in_6_x1 
Execute         cdfg_preprocess -model B_IO_L2_in_6_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_6_x1 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_boundary_x1 ...
Execute         set_default_model B_IO_L2_in_boundary_x1 
Execute         cdfg_preprocess -model B_IO_L2_in_boundary_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_boundary_x1 
INFO-FLOW: Preprocessing Module: C_IO_L3_in_serialize_x1 ...
Execute         set_default_model C_IO_L3_in_serialize_x1 
Execute         cdfg_preprocess -model C_IO_L3_in_serialize_x1 
Execute         rtl_gen_preprocess C_IO_L3_in_serialize_x1 
INFO-FLOW: Preprocessing Module: C_IO_L3_in_x1 ...
Execute         set_default_model C_IO_L3_in_x1 
Execute         cdfg_preprocess -model C_IO_L3_in_x1 
Execute         rtl_gen_preprocess C_IO_L3_in_x1 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_0_x1 ...
Execute         set_default_model C_IO_L2_in_0_x1 
Execute         cdfg_preprocess -model C_IO_L2_in_0_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_0_x1 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_1_x1 ...
Execute         set_default_model C_IO_L2_in_1_x1 
Execute         cdfg_preprocess -model C_IO_L2_in_1_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_1_x1 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_2_x1 ...
Execute         set_default_model C_IO_L2_in_2_x1 
Execute         cdfg_preprocess -model C_IO_L2_in_2_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_2_x1 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_3_x1 ...
Execute         set_default_model C_IO_L2_in_3_x1 
Execute         cdfg_preprocess -model C_IO_L2_in_3_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_3_x1 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_4_x1 ...
Execute         set_default_model C_IO_L2_in_4_x1 
Execute         cdfg_preprocess -model C_IO_L2_in_4_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_4_x1 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_5_x1 ...
Execute         set_default_model C_IO_L2_in_5_x1 
Execute         cdfg_preprocess -model C_IO_L2_in_5_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_5_x1 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_6_x1 ...
Execute         set_default_model C_IO_L2_in_6_x1 
Execute         cdfg_preprocess -model C_IO_L2_in_6_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_6_x1 
INFO-FLOW: Preprocessing Module: C_IO_L2_in_boundary_x1 ...
Execute         set_default_model C_IO_L2_in_boundary_x1 
Execute         cdfg_preprocess -model C_IO_L2_in_boundary_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_boundary_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_0_x1 ...
Execute         set_default_model PE_wrapper_0_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_0_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_1_x1 ...
Execute         set_default_model PE_wrapper_0_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_0_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_2_x1 ...
Execute         set_default_model PE_wrapper_0_2_x1 
Execute         cdfg_preprocess -model PE_wrapper_0_2_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_2_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_3_x1 ...
Execute         set_default_model PE_wrapper_0_3_x1 
Execute         cdfg_preprocess -model PE_wrapper_0_3_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_3_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_4_x1 ...
Execute         set_default_model PE_wrapper_0_4_x1 
Execute         cdfg_preprocess -model PE_wrapper_0_4_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_4_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_5_x1 ...
Execute         set_default_model PE_wrapper_0_5_x1 
Execute         cdfg_preprocess -model PE_wrapper_0_5_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_5_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_6_x1 ...
Execute         set_default_model PE_wrapper_0_6_x1 
Execute         cdfg_preprocess -model PE_wrapper_0_6_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_6_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_0_7_x1 ...
Execute         set_default_model PE_wrapper_0_7_x1 
Execute         cdfg_preprocess -model PE_wrapper_0_7_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_7_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_0_x1 ...
Execute         set_default_model PE_wrapper_1_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_1_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_1_x1 ...
Execute         set_default_model PE_wrapper_1_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_1_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_2_x1 ...
Execute         set_default_model PE_wrapper_1_2_x1 
Execute         cdfg_preprocess -model PE_wrapper_1_2_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_2_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_3_x1 ...
Execute         set_default_model PE_wrapper_1_3_x1 
Execute         cdfg_preprocess -model PE_wrapper_1_3_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_3_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_4_x1 ...
Execute         set_default_model PE_wrapper_1_4_x1 
Execute         cdfg_preprocess -model PE_wrapper_1_4_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_4_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_5_x1 ...
Execute         set_default_model PE_wrapper_1_5_x1 
Execute         cdfg_preprocess -model PE_wrapper_1_5_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_5_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_6_x1 ...
Execute         set_default_model PE_wrapper_1_6_x1 
Execute         cdfg_preprocess -model PE_wrapper_1_6_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_6_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_1_7_x1 ...
Execute         set_default_model PE_wrapper_1_7_x1 
Execute         cdfg_preprocess -model PE_wrapper_1_7_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_7_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_0_x1 ...
Execute         set_default_model PE_wrapper_2_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_2_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_1_x1 ...
Execute         set_default_model PE_wrapper_2_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_2_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_2_x1 ...
Execute         set_default_model PE_wrapper_2_2_x1 
Execute         cdfg_preprocess -model PE_wrapper_2_2_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_2_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_3_x1 ...
Execute         set_default_model PE_wrapper_2_3_x1 
Execute         cdfg_preprocess -model PE_wrapper_2_3_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_3_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_4_x1 ...
Execute         set_default_model PE_wrapper_2_4_x1 
Execute         cdfg_preprocess -model PE_wrapper_2_4_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_4_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_5_x1 ...
Execute         set_default_model PE_wrapper_2_5_x1 
Execute         cdfg_preprocess -model PE_wrapper_2_5_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_5_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_6_x1 ...
Execute         set_default_model PE_wrapper_2_6_x1 
Execute         cdfg_preprocess -model PE_wrapper_2_6_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_6_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_2_7_x1 ...
Execute         set_default_model PE_wrapper_2_7_x1 
Execute         cdfg_preprocess -model PE_wrapper_2_7_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_7_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_0_x1 ...
Execute         set_default_model PE_wrapper_3_0_x1 
Execute         cdfg_preprocess -model PE_wrapper_3_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_0_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_1_x1 ...
Execute         set_default_model PE_wrapper_3_1_x1 
Execute         cdfg_preprocess -model PE_wrapper_3_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_1_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_2_x1 ...
Execute         set_default_model PE_wrapper_3_2_x1 
Execute         cdfg_preprocess -model PE_wrapper_3_2_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_2_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_3_x1 ...
Execute         set_default_model PE_wrapper_3_3_x1 
Execute         cdfg_preprocess -model PE_wrapper_3_3_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_3_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_4_x1 ...
Execute         set_default_model PE_wrapper_3_4_x1 
Execute         cdfg_preprocess -model PE_wrapper_3_4_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_4_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_5_x1 ...
Execute         set_default_model PE_wrapper_3_5_x1 
Execute         cdfg_preprocess -model PE_wrapper_3_5_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_5_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_6_x1 ...
Execute         set_default_model PE_wrapper_3_6_x1 
Execute         cdfg_preprocess -model PE_wrapper_3_6_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_6_x1 
INFO-FLOW: Preprocessing Module: PE_wrapper_3_7_x1 ...
Execute         set_default_model PE_wrapper_3_7_x1 
Execute         cdfg_preprocess -model PE_wrapper_3_7_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_7_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in_0_x1 ...
Execute         set_default_model A_PE_dummy_in_0_x1 
Execute         cdfg_preprocess -model A_PE_dummy_in_0_x1 
Execute         rtl_gen_preprocess A_PE_dummy_in_0_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in_1_x1 ...
Execute         set_default_model A_PE_dummy_in_1_x1 
Execute         cdfg_preprocess -model A_PE_dummy_in_1_x1 
Execute         rtl_gen_preprocess A_PE_dummy_in_1_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in_2_x1 ...
Execute         set_default_model A_PE_dummy_in_2_x1 
Execute         cdfg_preprocess -model A_PE_dummy_in_2_x1 
Execute         rtl_gen_preprocess A_PE_dummy_in_2_x1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in_3_x1 ...
Execute         set_default_model A_PE_dummy_in_3_x1 
Execute         cdfg_preprocess -model A_PE_dummy_in_3_x1 
Execute         rtl_gen_preprocess A_PE_dummy_in_3_x1 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_0_x1 ...
Execute         set_default_model B_PE_dummy_in_0_x1 
Execute         cdfg_preprocess -model B_PE_dummy_in_0_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_0_x1 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_1_x1 ...
Execute         set_default_model B_PE_dummy_in_1_x1 
Execute         cdfg_preprocess -model B_PE_dummy_in_1_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_1_x1 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_2_x1 ...
Execute         set_default_model B_PE_dummy_in_2_x1 
Execute         cdfg_preprocess -model B_PE_dummy_in_2_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_2_x1 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_3_x1 ...
Execute         set_default_model B_PE_dummy_in_3_x1 
Execute         cdfg_preprocess -model B_PE_dummy_in_3_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_3_x1 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_4_x1 ...
Execute         set_default_model B_PE_dummy_in_4_x1 
Execute         cdfg_preprocess -model B_PE_dummy_in_4_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_4_x1 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_5_x1 ...
Execute         set_default_model B_PE_dummy_in_5_x1 
Execute         cdfg_preprocess -model B_PE_dummy_in_5_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_5_x1 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_6_x1 ...
Execute         set_default_model B_PE_dummy_in_6_x1 
Execute         cdfg_preprocess -model B_PE_dummy_in_6_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_6_x1 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in_7_x1 ...
Execute         set_default_model B_PE_dummy_in_7_x1 
Execute         cdfg_preprocess -model B_PE_dummy_in_7_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_7_x1 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_0_x1 ...
Execute         set_default_model C_PE_dummy_in_0_x1 
Execute         cdfg_preprocess -model C_PE_dummy_in_0_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_0_x1 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_1_x1 ...
Execute         set_default_model C_PE_dummy_in_1_x1 
Execute         cdfg_preprocess -model C_PE_dummy_in_1_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_1_x1 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_2_x1 ...
Execute         set_default_model C_PE_dummy_in_2_x1 
Execute         cdfg_preprocess -model C_PE_dummy_in_2_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_2_x1 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_3_x1 ...
Execute         set_default_model C_PE_dummy_in_3_x1 
Execute         cdfg_preprocess -model C_PE_dummy_in_3_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_3_x1 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_4_x1 ...
Execute         set_default_model C_PE_dummy_in_4_x1 
Execute         cdfg_preprocess -model C_PE_dummy_in_4_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_4_x1 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_5_x1 ...
Execute         set_default_model C_PE_dummy_in_5_x1 
Execute         cdfg_preprocess -model C_PE_dummy_in_5_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_5_x1 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_6_x1 ...
Execute         set_default_model C_PE_dummy_in_6_x1 
Execute         cdfg_preprocess -model C_PE_dummy_in_6_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_6_x1 
INFO-FLOW: Preprocessing Module: C_PE_dummy_in_7_x1 ...
Execute         set_default_model C_PE_dummy_in_7_x1 
Execute         cdfg_preprocess -model C_PE_dummy_in_7_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_7_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_0_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_0_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_0_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_2_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_0_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_0_2_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_0_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_1_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_0_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_0_1_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_0_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_0_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_0_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_0_0_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_1_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_1_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_1_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_2_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_1_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_1_2_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_1_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_1_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_1_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_1_1_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_1_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_0_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_1_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_1_0_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_2_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_2_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_2_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_2_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_2_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_2_2_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_2_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_1_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_2_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_2_1_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_2_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_0_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_2_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_2_0_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_3_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_3_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_3_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_3_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_3_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_2_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_3_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_3_2_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_3_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_1_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_3_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_3_1_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_3_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_0_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_3_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_3_0_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_4_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_4_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_4_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_4_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_4_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_2_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_4_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_4_2_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_4_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_1_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_4_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_4_1_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_4_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_0_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_4_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_4_0_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_5_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_5_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_5_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_5_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_5_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_2_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_5_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_5_2_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_5_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_1_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_5_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_5_1_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_5_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_0_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_5_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_5_0_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_6_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_6_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_6_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_6_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_6_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_2_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_6_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_6_2_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_6_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_1_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_6_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_6_1_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_6_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_0_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_6_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_6_0_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_boundary_wrapper_7_x1 ...
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_7_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_boundary_wrapper_7_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_7_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_7_2_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_2_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_7_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_7_2_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_7_1_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_1_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_7_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_7_1_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L1_out_wrapper_7_0_x1 ...
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_0_x1 
Execute         cdfg_preprocess -model D_drain_IO_L1_out_wrapper_7_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_7_0_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_boundary_x1 ...
Execute         set_default_model D_drain_IO_L2_out_boundary_x1 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_boundary_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_boundary_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_6_x1 ...
Execute         set_default_model D_drain_IO_L2_out_6_x1 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_6_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_6_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_5_x1 ...
Execute         set_default_model D_drain_IO_L2_out_5_x1 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_5_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_5_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_4_x1 ...
Execute         set_default_model D_drain_IO_L2_out_4_x1 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_4_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_4_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_3_x1 ...
Execute         set_default_model D_drain_IO_L2_out_3_x1 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_3_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_3_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_2_x1 ...
Execute         set_default_model D_drain_IO_L2_out_2_x1 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_2_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_1_x1 ...
Execute         set_default_model D_drain_IO_L2_out_1_x1 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_1_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L2_out_0_x1 ...
Execute         set_default_model D_drain_IO_L2_out_0_x1 
Execute         cdfg_preprocess -model D_drain_IO_L2_out_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_0_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L3_out_x1 ...
Execute         set_default_model D_drain_IO_L3_out_x1 
Execute         cdfg_preprocess -model D_drain_IO_L3_out_x1 
Execute         rtl_gen_preprocess D_drain_IO_L3_out_x1 
INFO-FLOW: Preprocessing Module: D_drain_IO_L3_out_serialize_x1 ...
Execute         set_default_model D_drain_IO_L3_out_serialize_x1 
Execute         cdfg_preprocess -model D_drain_IO_L3_out_serialize_x1 
Execute         rtl_gen_preprocess D_drain_IO_L3_out_serialize_x1 
INFO-FLOW: Preprocessing Module: kernel0_x1 ...
Execute         set_default_model kernel0_x1 
Execute         cdfg_preprocess -model kernel0_x1 
Execute         rtl_gen_preprocess kernel0_x1 
INFO-FLOW: Preprocessing Module: top ...
Execute         set_default_model top 
Execute         cdfg_preprocess -model top 
Execute         rtl_gen_preprocess top 
INFO-FLOW: Model list for synthesis: kernel0_x0.entry3 kernel0_x0.entry11 A_IO_L3_in_serialize_x0 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_serialize_x0 B_IO_L3_in_x0 B_IO_L2_in_0_x0 B_IO_L2_in_1_x0 B_IO_L2_in_2_x0 B_IO_L2_in_3_x0 B_IO_L2_in_4_x0 B_IO_L2_in_5_x0 B_IO_L2_in_6_x0 B_IO_L2_in_boundary_x0 C_IO_L3_in_serialize_x0 C_IO_L3_in_x0 C_IO_L2_in_0_x0 C_IO_L2_in_1_x0 C_IO_L2_in_2_x0 C_IO_L2_in_3_x0 C_IO_L2_in_4_x0 C_IO_L2_in_5_x0 C_IO_L2_in_6_x0 C_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_0_2_x0 PE_wrapper_0_3_x0 PE_wrapper_0_4_x0 PE_wrapper_0_5_x0 PE_wrapper_0_6_x0 PE_wrapper_0_7_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_1_2_x0 PE_wrapper_1_3_x0 PE_wrapper_1_4_x0 PE_wrapper_1_5_x0 PE_wrapper_1_6_x0 PE_wrapper_1_7_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_2_2_x0 PE_wrapper_2_3_x0 PE_wrapper_2_4_x0 PE_wrapper_2_5_x0 PE_wrapper_2_6_x0 PE_wrapper_2_7_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_3_2_x0 PE_wrapper_3_3_x0 PE_wrapper_3_4_x0 PE_wrapper_3_5_x0 PE_wrapper_3_6_x0 PE_wrapper_3_7_x0 A_PE_dummy_in_0_x0 A_PE_dummy_in_1_x0 A_PE_dummy_in_2_x0 A_PE_dummy_in_3_x0 B_PE_dummy_in_0_x0 B_PE_dummy_in_1_x0 B_PE_dummy_in_2_x0 B_PE_dummy_in_3_x0 B_PE_dummy_in_4_x0 B_PE_dummy_in_5_x0 B_PE_dummy_in_6_x0 B_PE_dummy_in_7_x0 C_PE_dummy_in_0_x0 C_PE_dummy_in_1_x0 C_PE_dummy_in_2_x0 C_PE_dummy_in_3_x0 C_PE_dummy_in_4_x0 C_PE_dummy_in_5_x0 C_PE_dummy_in_6_x0 C_PE_dummy_in_7_x0 D_drain_IO_L1_out_boundary_wrapper_0_x0 D_drain_IO_L1_out_wrapper_0_2_x0 D_drain_IO_L1_out_wrapper_0_1_x0 D_drain_IO_L1_out_wrapper_0_0_x0 D_drain_IO_L1_out_boundary_wrapper_1_x0 D_drain_IO_L1_out_wrapper_1_2_x0 D_drain_IO_L1_out_wrapper_1_1_x0 D_drain_IO_L1_out_wrapper_1_0_x0 D_drain_IO_L1_out_boundary_wrapper_2_x0 D_drain_IO_L1_out_wrapper_2_2_x0 D_drain_IO_L1_out_wrapper_2_1_x0 D_drain_IO_L1_out_wrapper_2_0_x0 D_drain_IO_L1_out_boundary_wrapper_3_x0 D_drain_IO_L1_out_wrapper_3_2_x0 D_drain_IO_L1_out_wrapper_3_1_x0 D_drain_IO_L1_out_wrapper_3_0_x0 D_drain_IO_L1_out_boundary_wrapper_4_x0 D_drain_IO_L1_out_wrapper_4_2_x0 D_drain_IO_L1_out_wrapper_4_1_x0 D_drain_IO_L1_out_wrapper_4_0_x0 D_drain_IO_L1_out_boundary_wrapper_5_x0 D_drain_IO_L1_out_wrapper_5_2_x0 D_drain_IO_L1_out_wrapper_5_1_x0 D_drain_IO_L1_out_wrapper_5_0_x0 D_drain_IO_L1_out_boundary_wrapper_6_x0 D_drain_IO_L1_out_wrapper_6_2_x0 D_drain_IO_L1_out_wrapper_6_1_x0 D_drain_IO_L1_out_wrapper_6_0_x0 D_drain_IO_L1_out_boundary_wrapper_7_x0 D_drain_IO_L1_out_wrapper_7_2_x0 D_drain_IO_L1_out_wrapper_7_1_x0 D_drain_IO_L1_out_wrapper_7_0_x0 D_drain_IO_L2_out_boundary_x0 D_drain_IO_L2_out_6_x0 D_drain_IO_L2_out_5_x0 D_drain_IO_L2_out_4_x0 D_drain_IO_L2_out_3_x0 D_drain_IO_L2_out_2_x0 D_drain_IO_L2_out_1_x0 D_drain_IO_L2_out_0_x0 D_drain_IO_L3_out_x0 D_drain_IO_L3_out_serialize_x0 kernel0_x0 nondf_kernel_heat_x0 nondf_kernel_heat_x1 kernel0_x1.entry6 kernel0_x1.entry15 A_IO_L3_in_serialize_x1 A_IO_L3_in_x1 A_IO_L2_in_0_x1 A_IO_L2_in_1_x1 A_IO_L2_in_2_x1 A_IO_L2_in_boundary_x1 B_IO_L3_in_serialize_x1 B_IO_L3_in_x1 B_IO_L2_in_0_x1 B_IO_L2_in_1_x1 B_IO_L2_in_2_x1 B_IO_L2_in_3_x1 B_IO_L2_in_4_x1 B_IO_L2_in_5_x1 B_IO_L2_in_6_x1 B_IO_L2_in_boundary_x1 C_IO_L3_in_serialize_x1 C_IO_L3_in_x1 C_IO_L2_in_0_x1 C_IO_L2_in_1_x1 C_IO_L2_in_2_x1 C_IO_L2_in_3_x1 C_IO_L2_in_4_x1 C_IO_L2_in_5_x1 C_IO_L2_in_6_x1 C_IO_L2_in_boundary_x1 PE_wrapper_0_0_x1 PE_wrapper_0_1_x1 PE_wrapper_0_2_x1 PE_wrapper_0_3_x1 PE_wrapper_0_4_x1 PE_wrapper_0_5_x1 PE_wrapper_0_6_x1 PE_wrapper_0_7_x1 PE_wrapper_1_0_x1 PE_wrapper_1_1_x1 PE_wrapper_1_2_x1 PE_wrapper_1_3_x1 PE_wrapper_1_4_x1 PE_wrapper_1_5_x1 PE_wrapper_1_6_x1 PE_wrapper_1_7_x1 PE_wrapper_2_0_x1 PE_wrapper_2_1_x1 PE_wrapper_2_2_x1 PE_wrapper_2_3_x1 PE_wrapper_2_4_x1 PE_wrapper_2_5_x1 PE_wrapper_2_6_x1 PE_wrapper_2_7_x1 PE_wrapper_3_0_x1 PE_wrapper_3_1_x1 PE_wrapper_3_2_x1 PE_wrapper_3_3_x1 PE_wrapper_3_4_x1 PE_wrapper_3_5_x1 PE_wrapper_3_6_x1 PE_wrapper_3_7_x1 A_PE_dummy_in_0_x1 A_PE_dummy_in_1_x1 A_PE_dummy_in_2_x1 A_PE_dummy_in_3_x1 B_PE_dummy_in_0_x1 B_PE_dummy_in_1_x1 B_PE_dummy_in_2_x1 B_PE_dummy_in_3_x1 B_PE_dummy_in_4_x1 B_PE_dummy_in_5_x1 B_PE_dummy_in_6_x1 B_PE_dummy_in_7_x1 C_PE_dummy_in_0_x1 C_PE_dummy_in_1_x1 C_PE_dummy_in_2_x1 C_PE_dummy_in_3_x1 C_PE_dummy_in_4_x1 C_PE_dummy_in_5_x1 C_PE_dummy_in_6_x1 C_PE_dummy_in_7_x1 D_drain_IO_L1_out_boundary_wrapper_0_x1 D_drain_IO_L1_out_wrapper_0_2_x1 D_drain_IO_L1_out_wrapper_0_1_x1 D_drain_IO_L1_out_wrapper_0_0_x1 D_drain_IO_L1_out_boundary_wrapper_1_x1 D_drain_IO_L1_out_wrapper_1_2_x1 D_drain_IO_L1_out_wrapper_1_1_x1 D_drain_IO_L1_out_wrapper_1_0_x1 D_drain_IO_L1_out_boundary_wrapper_2_x1 D_drain_IO_L1_out_wrapper_2_2_x1 D_drain_IO_L1_out_wrapper_2_1_x1 D_drain_IO_L1_out_wrapper_2_0_x1 D_drain_IO_L1_out_boundary_wrapper_3_x1 D_drain_IO_L1_out_wrapper_3_2_x1 D_drain_IO_L1_out_wrapper_3_1_x1 D_drain_IO_L1_out_wrapper_3_0_x1 D_drain_IO_L1_out_boundary_wrapper_4_x1 D_drain_IO_L1_out_wrapper_4_2_x1 D_drain_IO_L1_out_wrapper_4_1_x1 D_drain_IO_L1_out_wrapper_4_0_x1 D_drain_IO_L1_out_boundary_wrapper_5_x1 D_drain_IO_L1_out_wrapper_5_2_x1 D_drain_IO_L1_out_wrapper_5_1_x1 D_drain_IO_L1_out_wrapper_5_0_x1 D_drain_IO_L1_out_boundary_wrapper_6_x1 D_drain_IO_L1_out_wrapper_6_2_x1 D_drain_IO_L1_out_wrapper_6_1_x1 D_drain_IO_L1_out_wrapper_6_0_x1 D_drain_IO_L1_out_boundary_wrapper_7_x1 D_drain_IO_L1_out_wrapper_7_2_x1 D_drain_IO_L1_out_wrapper_7_1_x1 D_drain_IO_L1_out_wrapper_7_0_x1 D_drain_IO_L2_out_boundary_x1 D_drain_IO_L2_out_6_x1 D_drain_IO_L2_out_5_x1 D_drain_IO_L2_out_4_x1 D_drain_IO_L2_out_3_x1 D_drain_IO_L2_out_2_x1 D_drain_IO_L2_out_1_x1 D_drain_IO_L2_out_0_x1 D_drain_IO_L3_out_x1 D_drain_IO_L3_out_serialize_x1 kernel0_x1 top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_x0_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0_x0.entry3 
Execute         schedule -model kernel0_x0.entry3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.44 seconds; current allocated memory: 27.667 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0_entry3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0_entry3.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0_x0.entry3.
Execute         set_default_model kernel0_x0.entry3 
Execute         bind -model kernel0_x0.entry3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 27.736 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0_entry3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0_entry3.bind.adb -f 
INFO-FLOW: Finish binding kernel0_x0.entry3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_x0_entry11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0_x0.entry11 
Execute         schedule -model kernel0_x0.entry11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 27.782 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0_entry11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0_entry11.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0_x0.entry11.
Execute         set_default_model kernel0_x0.entry11 
Execute         bind -model kernel0_x0.entry11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 27.873 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0_entry11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0_entry11.bind.adb -f 
INFO-FLOW: Finish binding kernel0_x0.entry11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L3_in_serialize_x0 
Execute         schedule -model A_IO_L3_in_serialize_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 28.083 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in_serialize_x0.
Execute         set_default_model A_IO_L3_in_serialize_x0 
Execute         bind -model A_IO_L3_in_serialize_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 28.368 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in_serialize_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L3_in_x0 
Execute         schedule -model A_IO_L3_in_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 28.570 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in_x0.
Execute         set_default_model A_IO_L3_in_x0 
Execute         bind -model A_IO_L3_in_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 28.818 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_0_x0 
Execute         schedule -model A_IO_L2_in_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 29.881 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_0_x0.
Execute         set_default_model A_IO_L2_in_0_x0 
Execute         bind -model A_IO_L2_in_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 31.123 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_0_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_1_x0 
Execute         schedule -model A_IO_L2_in_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 32.207 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_1_x0.
Execute         set_default_model A_IO_L2_in_1_x0 
Execute         bind -model A_IO_L2_in_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 33.451 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_1_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_2_x0 
Execute         schedule -model A_IO_L2_in_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 34.506 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_2_x0.
Execute         set_default_model A_IO_L2_in_2_x0 
Execute         bind -model A_IO_L2_in_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 35.755 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_2_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_boundary_x0 
Execute         schedule -model A_IO_L2_in_boundary_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 36.604 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_boundary_x0.
Execute         set_default_model A_IO_L2_in_boundary_x0 
Execute         bind -model A_IO_L2_in_boundary_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 37.622 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_boundary_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L3_in_serialize_x0 
Execute         schedule -model B_IO_L3_in_serialize_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 37.860 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in_serialize_x0.
Execute         set_default_model B_IO_L3_in_serialize_x0 
Execute         bind -model B_IO_L3_in_serialize_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 38.205 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in_serialize_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L3_in_x0 
Execute         schedule -model B_IO_L3_in_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 38.378 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in_x0.
Execute         set_default_model B_IO_L3_in_x0 
Execute         bind -model B_IO_L3_in_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 38.602 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_0_x0 
Execute         schedule -model B_IO_L2_in_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 39.430 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_0_x0.
Execute         set_default_model B_IO_L2_in_0_x0 
Execute         bind -model B_IO_L2_in_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 40.414 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_0_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_1_x0 
Execute         schedule -model B_IO_L2_in_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 41.242 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_1_x0.
Execute         set_default_model B_IO_L2_in_1_x0 
Execute         bind -model B_IO_L2_in_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 42.234 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_1_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_2_x0 
Execute         schedule -model B_IO_L2_in_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 43.059 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_2_x0.
Execute         set_default_model B_IO_L2_in_2_x0 
Execute         bind -model B_IO_L2_in_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 44.048 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_2_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_3_x0 
Execute         schedule -model B_IO_L2_in_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 44.876 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_3_x0.
Execute         set_default_model B_IO_L2_in_3_x0 
Execute         bind -model B_IO_L2_in_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 45.866 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_3_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_4_x0 
Execute         schedule -model B_IO_L2_in_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 46.720 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_4_x0.
Execute         set_default_model B_IO_L2_in_4_x0 
Execute         bind -model B_IO_L2_in_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 47.712 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_4_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_5_x0 
Execute         schedule -model B_IO_L2_in_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 48.540 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_5_x0.
Execute         set_default_model B_IO_L2_in_5_x0 
Execute         bind -model B_IO_L2_in_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 49.569 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_5_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_6_x0 
Execute         schedule -model B_IO_L2_in_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 50.395 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_6_x0.
Execute         set_default_model B_IO_L2_in_6_x0 
Execute         bind -model B_IO_L2_in_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 51.387 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_6_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_boundary_x0 
Execute         schedule -model B_IO_L2_in_boundary_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 52.092 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_boundary_x0.
Execute         set_default_model B_IO_L2_in_boundary_x0 
Execute         bind -model B_IO_L2_in_boundary_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 52.929 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_boundary_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L3_in_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L3_in_serialize_x0 
Execute         schedule -model C_IO_L3_in_serialize_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 52.997 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_serialize_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_serialize_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L3_in_serialize_x0.
Execute         set_default_model C_IO_L3_in_serialize_x0 
Execute         bind -model C_IO_L3_in_serialize_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 53.081 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_serialize_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_serialize_x0.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L3_in_serialize_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L3_in_x0 
Execute         schedule -model C_IO_L3_in_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 53.246 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L3_in_x0.
Execute         set_default_model C_IO_L3_in_x0 
Execute         bind -model C_IO_L3_in_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 53.467 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_x0.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L3_in_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_0_x0 
Execute         schedule -model C_IO_L2_in_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 54.456 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_0_x0.
Execute         set_default_model C_IO_L2_in_0_x0 
Execute         bind -model C_IO_L2_in_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 55.643 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_0_x0.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_1_x0 
Execute         schedule -model C_IO_L2_in_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 56.636 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_1_x0.
Execute         set_default_model C_IO_L2_in_1_x0 
Execute         bind -model C_IO_L2_in_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 57.816 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_1_x0.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_2_x0 
Execute         schedule -model C_IO_L2_in_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 58.811 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_2_x0.
Execute         set_default_model C_IO_L2_in_2_x0 
Execute         bind -model C_IO_L2_in_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 60.001 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_2_x0.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_3_x0 
Execute         schedule -model C_IO_L2_in_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 60.991 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_3_x0.
Execute         set_default_model C_IO_L2_in_3_x0 
Execute         bind -model C_IO_L2_in_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 62.176 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_3_x0.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_4_x0 
Execute         schedule -model C_IO_L2_in_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 63.169 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_4_x0.
Execute         set_default_model C_IO_L2_in_4_x0 
Execute         bind -model C_IO_L2_in_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 64.352 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_4_x0.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_5_x0 
Execute         schedule -model C_IO_L2_in_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 65.344 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_5_x0.
Execute         set_default_model C_IO_L2_in_5_x0 
Execute         bind -model C_IO_L2_in_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 66.534 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_5_x0.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_6_x0 
Execute         schedule -model C_IO_L2_in_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 67.525 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_6_x0.
Execute         set_default_model C_IO_L2_in_6_x0 
Execute         bind -model C_IO_L2_in_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 68.749 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_6_x0.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_boundary_x0 
Execute         schedule -model C_IO_L2_in_boundary_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 69.584 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_boundary_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_boundary_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_boundary_x0.
Execute         set_default_model C_IO_L2_in_boundary_x0 
Execute         bind -model C_IO_L2_in_boundary_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 70.568 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_boundary_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_boundary_x0.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_boundary_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_0_x0 
Execute         schedule -model PE_wrapper_0_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 71.243 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_0_x0.
Execute         set_default_model PE_wrapper_0_0_x0 
Execute         bind -model PE_wrapper_0_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 72.114 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_1_x0 
Execute         schedule -model PE_wrapper_0_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 72.762 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_1_x0.
Execute         set_default_model PE_wrapper_0_1_x0 
Execute         bind -model PE_wrapper_0_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 73.628 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_2_x0 
Execute         schedule -model PE_wrapper_0_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 74.297 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_2_x0.
Execute         set_default_model PE_wrapper_0_2_x0 
Execute         bind -model PE_wrapper_0_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 75.188 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_2_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_3_x0 
Execute         schedule -model PE_wrapper_0_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 75.850 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_3_x0.
Execute         set_default_model PE_wrapper_0_3_x0 
Execute         bind -model PE_wrapper_0_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 76.738 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_3_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_4_x0 
Execute         schedule -model PE_wrapper_0_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 77.402 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_4_x0.
Execute         set_default_model PE_wrapper_0_4_x0 
Execute         bind -model PE_wrapper_0_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 78.292 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_4_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_5_x0 
Execute         schedule -model PE_wrapper_0_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 78.954 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_5_x0.
Execute         set_default_model PE_wrapper_0_5_x0 
Execute         bind -model PE_wrapper_0_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 79.843 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_5_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_6_x0 
Execute         schedule -model PE_wrapper_0_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 80.506 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_6_x0.
Execute         set_default_model PE_wrapper_0_6_x0 
Execute         bind -model PE_wrapper_0_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 81.395 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_6_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_7_x0 
Execute         schedule -model PE_wrapper_0_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 82.056 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_7_x0.
Execute         set_default_model PE_wrapper_0_7_x0 
Execute         bind -model PE_wrapper_0_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 82.952 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_7_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_0_x0 
Execute         schedule -model PE_wrapper_1_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 83.597 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_0_x0.
Execute         set_default_model PE_wrapper_1_0_x0 
Execute         bind -model PE_wrapper_1_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 84.469 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_1_x0 
Execute         schedule -model PE_wrapper_1_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 85.144 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_1_x0.
Execute         set_default_model PE_wrapper_1_1_x0 
Execute         bind -model PE_wrapper_1_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 86.015 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_2_x0 
Execute         schedule -model PE_wrapper_1_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 86.683 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_2_x0.
Execute         set_default_model PE_wrapper_1_2_x0 
Execute         bind -model PE_wrapper_1_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 87.574 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_2_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_3_x0 
Execute         schedule -model PE_wrapper_1_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 88.234 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_3_x0.
Execute         set_default_model PE_wrapper_1_3_x0 
Execute         bind -model PE_wrapper_1_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 89.121 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_3_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_4_x0 
Execute         schedule -model PE_wrapper_1_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 89.784 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_4_x0.
Execute         set_default_model PE_wrapper_1_4_x0 
Execute         bind -model PE_wrapper_1_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 90.676 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_4_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_5_x0 
Execute         schedule -model PE_wrapper_1_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 91.337 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_5_x0.
Execute         set_default_model PE_wrapper_1_5_x0 
Execute         bind -model PE_wrapper_1_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 92.226 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_5_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_6_x0 
Execute         schedule -model PE_wrapper_1_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 92.917 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_6_x0.
Execute         set_default_model PE_wrapper_1_6_x0 
Execute         bind -model PE_wrapper_1_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 93.804 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_6_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_7_x0 
Execute         schedule -model PE_wrapper_1_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 94.464 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_7_x0.
Execute         set_default_model PE_wrapper_1_7_x0 
Execute         bind -model PE_wrapper_1_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 95.356 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_7_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_0_x0 
Execute         schedule -model PE_wrapper_2_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 96.003 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_0_x0.
Execute         set_default_model PE_wrapper_2_0_x0 
Execute         bind -model PE_wrapper_2_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 96.872 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_1_x0 
Execute         schedule -model PE_wrapper_2_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 97.517 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_1_x0.
Execute         set_default_model PE_wrapper_2_1_x0 
Execute         bind -model PE_wrapper_2_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 98.386 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_2_x0 
Execute         schedule -model PE_wrapper_2_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 99.052 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_2_x0.
Execute         set_default_model PE_wrapper_2_2_x0 
Execute         bind -model PE_wrapper_2_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 99.947 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_2_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_3_x0 
Execute         schedule -model PE_wrapper_2_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 100.609 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_3_x0.
Execute         set_default_model PE_wrapper_2_3_x0 
Execute         bind -model PE_wrapper_2_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 101.535 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_3_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_4_x0 
Execute         schedule -model PE_wrapper_2_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 102.196 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_4_x0.
Execute         set_default_model PE_wrapper_2_4_x0 
Execute         bind -model PE_wrapper_2_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 103.085 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_4_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_5_x0 
Execute         schedule -model PE_wrapper_2_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 103.748 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_5_x0.
Execute         set_default_model PE_wrapper_2_5_x0 
Execute         bind -model PE_wrapper_2_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 104.637 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_5_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_6_x0 
Execute         schedule -model PE_wrapper_2_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 105.298 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_6_x0.
Execute         set_default_model PE_wrapper_2_6_x0 
Execute         bind -model PE_wrapper_2_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 106.187 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_6_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_7_x0 
Execute         schedule -model PE_wrapper_2_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 106.847 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_7_x0.
Execute         set_default_model PE_wrapper_2_7_x0 
Execute         bind -model PE_wrapper_2_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 107.739 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_7_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_0_x0 
Execute         schedule -model PE_wrapper_3_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 108.382 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_0_x0.
Execute         set_default_model PE_wrapper_3_0_x0 
Execute         bind -model PE_wrapper_3_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 109.253 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_0_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_1_x0 
Execute         schedule -model PE_wrapper_3_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 109.897 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_1_x0.
Execute         set_default_model PE_wrapper_3_1_x0 
Execute         bind -model PE_wrapper_3_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 110.766 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_1_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_2_x0 
Execute         schedule -model PE_wrapper_3_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 111.432 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_2_x0.
Execute         set_default_model PE_wrapper_3_2_x0 
Execute         bind -model PE_wrapper_3_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 112.327 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_2_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_3_x0 
Execute         schedule -model PE_wrapper_3_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 112.989 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_3_x0.
Execute         set_default_model PE_wrapper_3_3_x0 
Execute         bind -model PE_wrapper_3_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 113.879 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_3_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_4_x0 
Execute         schedule -model PE_wrapper_3_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 114.570 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_4_x0.
Execute         set_default_model PE_wrapper_3_4_x0 
Execute         bind -model PE_wrapper_3_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 115.458 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_4_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_5_x0 
Execute         schedule -model PE_wrapper_3_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 116.121 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_5_x0.
Execute         set_default_model PE_wrapper_3_5_x0 
Execute         bind -model PE_wrapper_3_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 117.011 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_5_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_6_x0 
Execute         schedule -model PE_wrapper_3_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 117.672 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_6_x0.
Execute         set_default_model PE_wrapper_3_6_x0 
Execute         bind -model PE_wrapper_3_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 118.593 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_6_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_7_x0 
Execute         schedule -model PE_wrapper_3_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 119.254 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_7_x0.
Execute         set_default_model PE_wrapper_3_7_x0 
Execute         bind -model PE_wrapper_3_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 120.142 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_7_x0.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_in_0_x0 
Execute         schedule -model A_PE_dummy_in_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 120.371 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in_0_x0.
Execute         set_default_model A_PE_dummy_in_0_x0 
Execute         bind -model A_PE_dummy_in_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 120.633 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_in_1_x0 
Execute         schedule -model A_PE_dummy_in_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 120.850 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in_1_x0.
Execute         set_default_model A_PE_dummy_in_1_x0 
Execute         bind -model A_PE_dummy_in_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 121.114 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_in_2_x0 
Execute         schedule -model A_PE_dummy_in_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 121.331 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in_2_x0.
Execute         set_default_model A_PE_dummy_in_2_x0 
Execute         bind -model A_PE_dummy_in_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 121.593 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_in_3_x0 
Execute         schedule -model A_PE_dummy_in_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 121.807 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in_3_x0.
Execute         set_default_model A_PE_dummy_in_3_x0 
Execute         bind -model A_PE_dummy_in_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 122.073 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_0_x0 
Execute         schedule -model B_PE_dummy_in_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 122.275 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_0_x0.
Execute         set_default_model B_PE_dummy_in_0_x0 
Execute         bind -model B_PE_dummy_in_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 122.518 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_1_x0 
Execute         schedule -model B_PE_dummy_in_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 122.716 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_1_x0.
Execute         set_default_model B_PE_dummy_in_1_x0 
Execute         bind -model B_PE_dummy_in_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 122.959 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_2_x0 
Execute         schedule -model B_PE_dummy_in_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 123.176 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_2_x0.
Execute         set_default_model B_PE_dummy_in_2_x0 
Execute         bind -model B_PE_dummy_in_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 123.438 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_3_x0 
Execute         schedule -model B_PE_dummy_in_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 123.656 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_3_x0.
Execute         set_default_model B_PE_dummy_in_3_x0 
Execute         bind -model B_PE_dummy_in_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 123.918 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_4_x0 
Execute         schedule -model B_PE_dummy_in_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 124.134 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_4_x0.
Execute         set_default_model B_PE_dummy_in_4_x0 
Execute         bind -model B_PE_dummy_in_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 124.395 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_5_x0 
Execute         schedule -model B_PE_dummy_in_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 124.643 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_5_x0.
Execute         set_default_model B_PE_dummy_in_5_x0 
Execute         bind -model B_PE_dummy_in_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 124.934 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_6_x0 
Execute         schedule -model B_PE_dummy_in_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 125.151 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_6_x0.
Execute         set_default_model B_PE_dummy_in_6_x0 
Execute         bind -model B_PE_dummy_in_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 125.412 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_7_x0 
Execute         schedule -model B_PE_dummy_in_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 125.631 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_7_x0.
Execute         set_default_model B_PE_dummy_in_7_x0 
Execute         bind -model B_PE_dummy_in_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 125.892 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_0_x0 
Execute         schedule -model C_PE_dummy_in_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 126.097 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_0_x0.
Execute         set_default_model C_PE_dummy_in_0_x0 
Execute         bind -model C_PE_dummy_in_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 126.343 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_0_x0.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_1_x0 
Execute         schedule -model C_PE_dummy_in_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 126.536 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_1_x0.
Execute         set_default_model C_PE_dummy_in_1_x0 
Execute         bind -model C_PE_dummy_in_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 126.782 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_1_x0.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_2_x0 
Execute         schedule -model C_PE_dummy_in_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 126.999 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_2_x0.
Execute         set_default_model C_PE_dummy_in_2_x0 
Execute         bind -model C_PE_dummy_in_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 127.258 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_2_x0.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_3_x0 
Execute         schedule -model C_PE_dummy_in_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 127.475 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_3_x0.
Execute         set_default_model C_PE_dummy_in_3_x0 
Execute         bind -model C_PE_dummy_in_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 127.737 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_3_x0.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_4_x0 
Execute         schedule -model C_PE_dummy_in_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 127.955 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_4_x0.
Execute         set_default_model C_PE_dummy_in_4_x0 
Execute         bind -model C_PE_dummy_in_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 128.215 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_4_x0.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_5_x0 
Execute         schedule -model C_PE_dummy_in_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 128.433 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_5_x0.
Execute         set_default_model C_PE_dummy_in_5_x0 
Execute         bind -model C_PE_dummy_in_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 128.693 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_5_x0.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_6_x0 
Execute         schedule -model C_PE_dummy_in_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 128.916 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_6_x0.
Execute         set_default_model C_PE_dummy_in_6_x0 
Execute         bind -model C_PE_dummy_in_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 129.179 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_6_x0.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_7_x0 
Execute         schedule -model C_PE_dummy_in_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 129.394 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_7_x0.
Execute         set_default_model C_PE_dummy_in_7_x0 
Execute         bind -model C_PE_dummy_in_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 129.684 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_7_x0.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_0_x0 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 129.989 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_0_x0.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_0_x0 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 130.376 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_0_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_2_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_0_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 130.769 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_0_2_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_2_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_0_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 131.255 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_0_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_0_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_1_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_0_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 131.646 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_0_1_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_1_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_0_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 132.132 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_0_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_0_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_0_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_0_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 132.526 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_0_0_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_0_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_0_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 133.040 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_0_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_1_x0 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 133.344 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_1_x0.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_1_x0 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 133.728 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_1_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_2_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_1_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 134.121 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_1_2_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_2_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_1_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 134.605 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_1_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_1_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_1_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_1_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 135.000 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_1_1_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_1_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_1_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 135.481 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_1_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_1_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_0_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_1_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 135.881 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_1_0_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_0_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_1_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 136.366 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_1_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_2_x0 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 136.691 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_2_x0.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_2_x0 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 137.094 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_2_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_2_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_2_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 137.508 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_2_2_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_2_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_2_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 138.013 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_2_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_2_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_1_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_2_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 138.436 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_2_1_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_1_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_2_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 138.970 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_2_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_2_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_0_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_2_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 139.385 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_2_0_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_0_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_2_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 139.888 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_2_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_3_x0 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 140.210 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_3_x0.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_3_x0 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 140.614 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_3_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_2_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_3_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 141.026 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_3_2_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_2_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_3_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 141.534 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_3_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_3_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_1_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_3_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 141.951 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_3_1_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_1_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_3_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 142.456 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_3_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_3_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_0_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_3_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 142.868 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_3_0_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_0_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_3_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 143.379 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_3_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_4_x0 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 143.701 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_4_x0.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_4_x0 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 144.103 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_4_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_2_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_4_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 144.521 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_4_2_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_2_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_4_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 145.059 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_4_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_4_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_1_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_4_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 145.472 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_4_1_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_1_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_4_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 145.977 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_4_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_4_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_0_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_4_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 146.390 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_4_0_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_0_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_4_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 146.892 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_4_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_5_x0 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 147.213 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_5_x0.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_5_x0 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 147.620 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_5_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_2_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_5_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 148.067 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_5_2_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_2_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_5_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 148.607 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_5_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_5_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_1_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_5_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 149.016 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_5_1_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_1_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_5_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 149.522 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_5_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_5_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_0_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_5_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 149.932 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_5_0_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_0_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_5_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 150.436 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_5_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_6_x0 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 150.768 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_6_x0.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_6_x0 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 151.172 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_6_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_2_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_6_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 151.583 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_6_2_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_2_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_6_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 152.088 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_6_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_6_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_1_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_6_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 152.497 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_6_1_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_1_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_6_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 153.004 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_6_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_6_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_0_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_6_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 153.417 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_6_0_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_0_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_6_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 153.921 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_6_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_7_x0 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_7_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 154.244 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_7_x0.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_7_x0 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_7_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 154.647 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_7_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_7_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_2_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_7_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 155.066 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_7_2_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_2_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_7_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 155.573 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_7_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_7_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_1_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_7_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 155.984 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_7_1_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_1_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_7_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 156.491 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_7_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_7_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_0_x0 
Execute         schedule -model D_drain_IO_L1_out_wrapper_7_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 156.902 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_7_0_x0.
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_0_x0 
Execute         bind -model D_drain_IO_L1_out_wrapper_7_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 157.464 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_7_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_boundary_x0 
Execute         schedule -model D_drain_IO_L2_out_boundary_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 157.646 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_boundary_x0.
Execute         set_default_model D_drain_IO_L2_out_boundary_x0 
Execute         bind -model D_drain_IO_L2_out_boundary_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 157.866 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_boundary_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_6_x0 
Execute         schedule -model D_drain_IO_L2_out_6_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 158.149 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_6_x0.
Execute         set_default_model D_drain_IO_L2_out_6_x0 
Execute         bind -model D_drain_IO_L2_out_6_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 158.498 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_6_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_5_x0 
Execute         schedule -model D_drain_IO_L2_out_5_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 158.782 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_5_x0.
Execute         set_default_model D_drain_IO_L2_out_5_x0 
Execute         bind -model D_drain_IO_L2_out_5_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 159.129 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_5_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_4_x0 
Execute         schedule -model D_drain_IO_L2_out_4_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 159.410 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_4_x0.
Execute         set_default_model D_drain_IO_L2_out_4_x0 
Execute         bind -model D_drain_IO_L2_out_4_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 159.757 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_4_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_3_x0 
Execute         schedule -model D_drain_IO_L2_out_3_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 160.039 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_3_x0.
Execute         set_default_model D_drain_IO_L2_out_3_x0 
Execute         bind -model D_drain_IO_L2_out_3_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 160.388 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_3_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_2_x0 
Execute         schedule -model D_drain_IO_L2_out_2_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 160.670 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_2_x0.
Execute         set_default_model D_drain_IO_L2_out_2_x0 
Execute         bind -model D_drain_IO_L2_out_2_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 161.017 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_2_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_1_x0 
Execute         schedule -model D_drain_IO_L2_out_1_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 161.299 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_1_x0.
Execute         set_default_model D_drain_IO_L2_out_1_x0 
Execute         bind -model D_drain_IO_L2_out_1_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 161.648 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_1_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_0_x0 
Execute         schedule -model D_drain_IO_L2_out_0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 161.931 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_0_x0.
Execute         set_default_model D_drain_IO_L2_out_0_x0 
Execute         bind -model D_drain_IO_L2_out_0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 162.279 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L3_out_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L3_out_x0 
Execute         schedule -model D_drain_IO_L3_out_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 162.481 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L3_out_x0.
Execute         set_default_model D_drain_IO_L3_out_x0 
Execute         bind -model D_drain_IO_L3_out_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 162.727 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L3_out_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L3_out_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L3_out_serialize_x0 
Execute         schedule -model D_drain_IO_L3_out_serialize_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 162.858 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x0.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L3_out_serialize_x0.
Execute         set_default_model D_drain_IO_L3_out_serialize_x0 
Execute         bind -model D_drain_IO_L3_out_serialize_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 163.022 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x0.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L3_out_serialize_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0_x0 
Execute         schedule -model kernel0_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_PE_0_0_x0 (from C_IO_L2_in_0_x0_U0 to PE_wrapper_0_0_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_PE_0_1_x0 (from C_IO_L2_in_1_x0_U0 to PE_wrapper_0_1_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_PE_0_2_x0 (from C_IO_L2_in_2_x0_U0 to PE_wrapper_0_2_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_PE_0_3_x0 (from C_IO_L2_in_3_x0_U0 to PE_wrapper_0_3_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_PE_0_4_x0 (from C_IO_L2_in_4_x0_U0 to PE_wrapper_0_4_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_PE_0_5_x0 (from C_IO_L2_in_5_x0_U0 to PE_wrapper_0_5_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_PE_0_6_x0 (from C_IO_L2_in_6_x0_U0 to PE_wrapper_0_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_PE_0_7_x0 (from C_IO_L2_in_boundary_x0_U0 to PE_wrapper_0_7_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_0_x0 (from PE_wrapper_0_0_x0_U0 to D_drain_IO_L1_out_wrapper_0_0_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_1_x0 (from PE_wrapper_0_1_x0_U0 to D_drain_IO_L1_out_wrapper_1_0_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_2_x0 (from PE_wrapper_0_2_x0_U0 to D_drain_IO_L1_out_wrapper_2_0_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_3_x0 (from PE_wrapper_0_3_x0_U0 to D_drain_IO_L1_out_wrapper_3_0_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_4_x0 (from PE_wrapper_0_4_x0_U0 to D_drain_IO_L1_out_wrapper_4_0_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_5_x0 (from PE_wrapper_0_5_x0_U0 to D_drain_IO_L1_out_wrapper_5_0_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_6_x0 (from PE_wrapper_0_6_x0_U0 to D_drain_IO_L1_out_wrapper_6_0_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_7_x0 (from PE_wrapper_0_7_x0_U0 to D_drain_IO_L1_out_wrapper_7_0_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_0_x0 (from PE_wrapper_1_0_x0_U0 to D_drain_IO_L1_out_wrapper_0_1_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_1_x0 (from PE_wrapper_1_1_x0_U0 to D_drain_IO_L1_out_wrapper_1_1_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_2_x0 (from PE_wrapper_1_2_x0_U0 to D_drain_IO_L1_out_wrapper_2_1_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_3_x0 (from PE_wrapper_1_3_x0_U0 to D_drain_IO_L1_out_wrapper_3_1_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_4_x0 (from PE_wrapper_1_4_x0_U0 to D_drain_IO_L1_out_wrapper_4_1_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_5_x0 (from PE_wrapper_1_5_x0_U0 to D_drain_IO_L1_out_wrapper_5_1_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_6_x0 (from PE_wrapper_1_6_x0_U0 to D_drain_IO_L1_out_wrapper_6_1_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_7_x0 (from PE_wrapper_1_7_x0_U0 to D_drain_IO_L1_out_wrapper_7_1_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_0_x0 (from PE_wrapper_2_0_x0_U0 to D_drain_IO_L1_out_wrapper_0_2_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_1_x0 (from PE_wrapper_2_1_x0_U0 to D_drain_IO_L1_out_wrapper_1_2_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_2_x0 (from PE_wrapper_2_2_x0_U0 to D_drain_IO_L1_out_wrapper_2_2_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_3_x0 (from PE_wrapper_2_3_x0_U0 to D_drain_IO_L1_out_wrapper_3_2_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_4_x0 (from PE_wrapper_2_4_x0_U0 to D_drain_IO_L1_out_wrapper_4_2_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_5_x0 (from PE_wrapper_2_5_x0_U0 to D_drain_IO_L1_out_wrapper_5_2_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_6_x0 (from PE_wrapper_2_6_x0_U0 to D_drain_IO_L1_out_wrapper_6_2_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_7_x0 (from PE_wrapper_2_7_x0_U0 to D_drain_IO_L1_out_wrapper_7_2_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_D_drain_IO_L1_out_0_0_x0 (from D_drain_IO_L1_out_wrapper_0_0_x0_U0 to D_drain_IO_L2_out_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_D_drain_IO_L1_out_1_0_x0 (from D_drain_IO_L1_out_wrapper_1_0_x0_U0 to D_drain_IO_L2_out_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_D_drain_IO_L1_out_2_0_x0 (from D_drain_IO_L1_out_wrapper_2_0_x0_U0 to D_drain_IO_L2_out_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_D_drain_IO_L1_out_3_0_x0 (from D_drain_IO_L1_out_wrapper_3_0_x0_U0 to D_drain_IO_L2_out_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_D_drain_IO_L1_out_4_0_x0 (from D_drain_IO_L1_out_wrapper_4_0_x0_U0 to D_drain_IO_L2_out_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_D_drain_IO_L1_out_5_0_x0 (from D_drain_IO_L1_out_wrapper_5_0_x0_U0 to D_drain_IO_L2_out_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_D_drain_IO_L1_out_6_0_x0 (from D_drain_IO_L1_out_wrapper_6_0_x0_U0 to D_drain_IO_L2_out_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
Command         schedule done; 1.08 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 164.871 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0_x0.
Execute         set_default_model kernel0_x0 
Execute         bind -model kernel0_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 33.59 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 33.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 33.75 seconds; current allocated memory: 169.992 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 7.07 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0.bind.adb -f 
INFO-FLOW: Finish binding kernel0_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nondf_kernel_heat_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model nondf_kernel_heat_x0 
Execute         schedule -model nondf_kernel_heat_x0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.57 seconds; current allocated memory: 171.362 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/nondf_kernel_heat_x0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.48 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/nondf_kernel_heat_x0.sched.adb -f 
INFO-FLOW: Finish scheduling nondf_kernel_heat_x0.
Execute         set_default_model nondf_kernel_heat_x0 
Execute         bind -model nondf_kernel_heat_x0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.34 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 173.092 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/nondf_kernel_heat_x0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.47 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/nondf_kernel_heat_x0.bind.adb -f 
INFO-FLOW: Finish binding nondf_kernel_heat_x0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nondf_kernel_heat_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model nondf_kernel_heat_x1 
Execute         schedule -model nondf_kernel_heat_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 174.457 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/nondf_kernel_heat_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.49 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/nondf_kernel_heat_x1.sched.adb -f 
INFO-FLOW: Finish scheduling nondf_kernel_heat_x1.
Execute         set_default_model nondf_kernel_heat_x1 
Execute         bind -model nondf_kernel_heat_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.32 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 176.184 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/nondf_kernel_heat_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.47 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/nondf_kernel_heat_x1.bind.adb -f 
INFO-FLOW: Finish binding nondf_kernel_heat_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_x1_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0_x1.entry6 
Execute         schedule -model kernel0_x1.entry6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 176.223 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1_entry6.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1_entry6.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0_x1.entry6.
Execute         set_default_model kernel0_x1.entry6 
Execute         bind -model kernel0_x1.entry6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 176.321 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1_entry6.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1_entry6.bind.adb -f 
INFO-FLOW: Finish binding kernel0_x1.entry6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_x1_entry15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0_x1.entry15 
Execute         schedule -model kernel0_x1.entry15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 176.363 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1_entry15.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1_entry15.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0_x1.entry15.
Execute         set_default_model kernel0_x1.entry15 
Execute         bind -model kernel0_x1.entry15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 176.453 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1_entry15.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1_entry15.bind.adb -f 
INFO-FLOW: Finish binding kernel0_x1.entry15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in_serialize_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L3_in_serialize_x1 
Execute         schedule -model A_IO_L3_in_serialize_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 176.521 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_serialize_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_serialize_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in_serialize_x1.
Execute         set_default_model A_IO_L3_in_serialize_x1 
Execute         bind -model A_IO_L3_in_serialize_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 176.609 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_serialize_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_serialize_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in_serialize_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L3_in_x1 
Execute         schedule -model A_IO_L3_in_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 176.808 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in_x1.
Execute         set_default_model A_IO_L3_in_x1 
Execute         bind -model A_IO_L3_in_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 177.055 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_0_x1 
Execute         schedule -model A_IO_L2_in_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 178.118 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_0_x1.
Execute         set_default_model A_IO_L2_in_0_x1 
Execute         bind -model A_IO_L2_in_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 179.373 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_0_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_1_x1 
Execute         schedule -model A_IO_L2_in_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 180.431 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_1_x1.
Execute         set_default_model A_IO_L2_in_1_x1 
Execute         bind -model A_IO_L2_in_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 181.691 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_1_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_2_x1 
Execute         schedule -model A_IO_L2_in_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 182.749 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_2_x1.
Execute         set_default_model A_IO_L2_in_2_x1 
Execute         bind -model A_IO_L2_in_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 183.992 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_2_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_boundary_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_IO_L2_in_boundary_x1 
Execute         schedule -model A_IO_L2_in_boundary_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 184.843 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_boundary_x1.
Execute         set_default_model A_IO_L2_in_boundary_x1 
Execute         bind -model A_IO_L2_in_boundary_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 185.858 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_boundary_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in_serialize_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L3_in_serialize_x1 
Execute         schedule -model B_IO_L3_in_serialize_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 185.998 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_serialize_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_serialize_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in_serialize_x1.
Execute         set_default_model B_IO_L3_in_serialize_x1 
Execute         bind -model B_IO_L3_in_serialize_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 186.128 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_serialize_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_serialize_x1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in_serialize_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L3_in_x1 
Execute         schedule -model B_IO_L3_in_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 186.295 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in_x1.
Execute         set_default_model B_IO_L3_in_x1 
Execute         bind -model B_IO_L3_in_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 186.518 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_x1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_0_x1 
Execute         schedule -model B_IO_L2_in_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 187.343 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_0_x1.
Execute         set_default_model B_IO_L2_in_0_x1 
Execute         bind -model B_IO_L2_in_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 188.324 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_0_x1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_1_x1 
Execute         schedule -model B_IO_L2_in_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 189.157 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_1_x1.
Execute         set_default_model B_IO_L2_in_1_x1 
Execute         bind -model B_IO_L2_in_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 190.142 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_1_x1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_2_x1 
Execute         schedule -model B_IO_L2_in_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 190.967 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_2_x1.
Execute         set_default_model B_IO_L2_in_2_x1 
Execute         bind -model B_IO_L2_in_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 191.949 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_2_x1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_3_x1 
Execute         schedule -model B_IO_L2_in_3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 192.775 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_3_x1.
Execute         set_default_model B_IO_L2_in_3_x1 
Execute         bind -model B_IO_L2_in_3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 193.752 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_3_x1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_4_x1 
Execute         schedule -model B_IO_L2_in_4_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 194.577 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_4_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_4_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_4_x1.
Execute         set_default_model B_IO_L2_in_4_x1 
Execute         bind -model B_IO_L2_in_4_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 195.593 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_4_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_4_x1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_4_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_5_x1 
Execute         schedule -model B_IO_L2_in_5_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 196.423 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_5_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_5_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_5_x1.
Execute         set_default_model B_IO_L2_in_5_x1 
Execute         bind -model B_IO_L2_in_5_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 197.410 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_5_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_5_x1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_5_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_6_x1 
Execute         schedule -model B_IO_L2_in_6_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 198.235 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_6_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_6_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_6_x1.
Execute         set_default_model B_IO_L2_in_6_x1 
Execute         bind -model B_IO_L2_in_6_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 199.220 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_6_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_6_x1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_6_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_boundary_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_IO_L2_in_boundary_x1 
Execute         schedule -model B_IO_L2_in_boundary_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 199.925 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_boundary_x1.
Execute         set_default_model B_IO_L2_in_boundary_x1 
Execute         bind -model B_IO_L2_in_boundary_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 200.759 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_boundary_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L3_in_serialize_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L3_in_serialize_x1 
Execute         schedule -model C_IO_L3_in_serialize_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 200.963 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_serialize_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_serialize_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L3_in_serialize_x1.
Execute         set_default_model C_IO_L3_in_serialize_x1 
Execute         bind -model C_IO_L3_in_serialize_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 201.281 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_serialize_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_serialize_x1.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L3_in_serialize_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L3_in_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L3_in_x1 
Execute         schedule -model C_IO_L3_in_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 201.447 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L3_in_x1.
Execute         set_default_model C_IO_L3_in_x1 
Execute         bind -model C_IO_L3_in_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 201.668 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_x1.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L3_in_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_0_x1 
Execute         schedule -model C_IO_L2_in_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 202.662 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_0_x1.
Execute         set_default_model C_IO_L2_in_0_x1 
Execute         bind -model C_IO_L2_in_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 203.837 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_0_x1.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_1_x1 
Execute         schedule -model C_IO_L2_in_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 204.830 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_1_x1.
Execute         set_default_model C_IO_L2_in_1_x1 
Execute         bind -model C_IO_L2_in_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 206.013 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_1_x1.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_2_x1 
Execute         schedule -model C_IO_L2_in_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 207.003 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_2_x1.
Execute         set_default_model C_IO_L2_in_2_x1 
Execute         bind -model C_IO_L2_in_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 208.188 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_2_x1.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_3_x1 
Execute         schedule -model C_IO_L2_in_3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 209.177 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_3_x1.
Execute         set_default_model C_IO_L2_in_3_x1 
Execute         bind -model C_IO_L2_in_3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 210.362 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_3_x1.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_4_x1 
Execute         schedule -model C_IO_L2_in_4_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 211.354 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_4_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_4_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_4_x1.
Execute         set_default_model C_IO_L2_in_4_x1 
Execute         bind -model C_IO_L2_in_4_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 212.535 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_4_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_4_x1.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_4_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_5_x1 
Execute         schedule -model C_IO_L2_in_5_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 213.533 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_5_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_5_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_5_x1.
Execute         set_default_model C_IO_L2_in_5_x1 
Execute         bind -model C_IO_L2_in_5_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 214.721 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_5_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_5_x1.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_5_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_6_x1 
Execute         schedule -model C_IO_L2_in_6_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 215.712 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_6_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_6_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_6_x1.
Execute         set_default_model C_IO_L2_in_6_x1 
Execute         bind -model C_IO_L2_in_6_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 216.897 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_6_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_6_x1.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_6_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_IO_L2_in_boundary_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_IO_L2_in_boundary_x1 
Execute         schedule -model C_IO_L2_in_boundary_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 217.728 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_boundary_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_boundary_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_IO_L2_in_boundary_x1.
Execute         set_default_model C_IO_L2_in_boundary_x1 
Execute         bind -model C_IO_L2_in_boundary_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 218.708 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_boundary_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_boundary_x1.bind.adb -f 
INFO-FLOW: Finish binding C_IO_L2_in_boundary_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_0_x1 
Execute         schedule -model PE_wrapper_0_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 219.383 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_0_x1.
Execute         set_default_model PE_wrapper_0_0_x1 
Execute         bind -model PE_wrapper_0_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 220.255 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_1_x1 
Execute         schedule -model PE_wrapper_0_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 220.905 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_1_x1.
Execute         set_default_model PE_wrapper_0_1_x1 
Execute         bind -model PE_wrapper_0_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 221.801 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_2_x1 
Execute         schedule -model PE_wrapper_0_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 222.464 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_2_x1.
Execute         set_default_model PE_wrapper_0_2_x1 
Execute         bind -model PE_wrapper_0_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 223.353 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_2_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_3_x1 
Execute         schedule -model PE_wrapper_0_3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 224.013 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_3_x1.
Execute         set_default_model PE_wrapper_0_3_x1 
Execute         bind -model PE_wrapper_0_3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 224.901 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_3_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_4_x1 
Execute         schedule -model PE_wrapper_0_4_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 225.560 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_4_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_4_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_4_x1.
Execute         set_default_model PE_wrapper_0_4_x1 
Execute         bind -model PE_wrapper_0_4_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 226.448 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_4_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_4_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_4_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_5_x1 
Execute         schedule -model PE_wrapper_0_5_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 227.112 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_5_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_5_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_5_x1.
Execute         set_default_model PE_wrapper_0_5_x1 
Execute         bind -model PE_wrapper_0_5_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 228.001 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_5_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_5_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_5_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_6_x1 
Execute         schedule -model PE_wrapper_0_6_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 228.662 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_6_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_6_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_6_x1.
Execute         set_default_model PE_wrapper_0_6_x1 
Execute         bind -model PE_wrapper_0_6_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 229.553 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_6_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_6_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_6_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_0_7_x1 
Execute         schedule -model PE_wrapper_0_7_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 230.214 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_7_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_7_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_0_7_x1.
Execute         set_default_model PE_wrapper_0_7_x1 
Execute         bind -model PE_wrapper_0_7_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 231.108 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_7_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_7_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_0_7_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_0_x1 
Execute         schedule -model PE_wrapper_1_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 231.757 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_0_x1.
Execute         set_default_model PE_wrapper_1_0_x1 
Execute         bind -model PE_wrapper_1_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 232.624 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_1_x1 
Execute         schedule -model PE_wrapper_1_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 233.272 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_1_x1.
Execute         set_default_model PE_wrapper_1_1_x1 
Execute         bind -model PE_wrapper_1_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 234.142 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_2_x1 
Execute         schedule -model PE_wrapper_1_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 234.803 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_2_x1.
Execute         set_default_model PE_wrapper_1_2_x1 
Execute         bind -model PE_wrapper_1_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 235.689 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_2_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_3_x1 
Execute         schedule -model PE_wrapper_1_3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 236.351 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_3_x1.
Execute         set_default_model PE_wrapper_1_3_x1 
Execute         bind -model PE_wrapper_1_3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 237.240 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_3_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_4_x1 
Execute         schedule -model PE_wrapper_1_4_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 237.931 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_4_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_4_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_4_x1.
Execute         set_default_model PE_wrapper_1_4_x1 
Execute         bind -model PE_wrapper_1_4_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 238.818 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_4_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_4_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_4_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_5_x1 
Execute         schedule -model PE_wrapper_1_5_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 239.483 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_5_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_5_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_5_x1.
Execute         set_default_model PE_wrapper_1_5_x1 
Execute         bind -model PE_wrapper_1_5_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 240.369 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_5_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_5_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_5_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_6_x1 
Execute         schedule -model PE_wrapper_1_6_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 241.060 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_6_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_6_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_6_x1.
Execute         set_default_model PE_wrapper_1_6_x1 
Execute         bind -model PE_wrapper_1_6_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 241.944 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_6_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_6_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_6_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_1_7_x1 
Execute         schedule -model PE_wrapper_1_7_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 242.610 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_7_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_7_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_1_7_x1.
Execute         set_default_model PE_wrapper_1_7_x1 
Execute         bind -model PE_wrapper_1_7_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 243.501 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_7_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_7_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_1_7_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_0_x1 
Execute         schedule -model PE_wrapper_2_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 244.147 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_0_x1.
Execute         set_default_model PE_wrapper_2_0_x1 
Execute         bind -model PE_wrapper_2_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 245.017 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_1_x1 
Execute         schedule -model PE_wrapper_2_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 245.666 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_1_x1.
Execute         set_default_model PE_wrapper_2_1_x1 
Execute         bind -model PE_wrapper_2_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 246.534 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_2_x1 
Execute         schedule -model PE_wrapper_2_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 247.196 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_2_x1.
Execute         set_default_model PE_wrapper_2_2_x1 
Execute         bind -model PE_wrapper_2_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 248.081 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_2_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_3_x1 
Execute         schedule -model PE_wrapper_2_3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 248.742 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_3_x1.
Execute         set_default_model PE_wrapper_2_3_x1 
Execute         bind -model PE_wrapper_2_3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 249.635 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_3_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_4_x1 
Execute         schedule -model PE_wrapper_2_4_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 250.295 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_4_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_4_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_4_x1.
Execute         set_default_model PE_wrapper_2_4_x1 
Execute         bind -model PE_wrapper_2_4_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 251.183 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_4_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_4_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_4_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_5_x1 
Execute         schedule -model PE_wrapper_2_5_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 251.843 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_5_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_5_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_5_x1.
Execute         set_default_model PE_wrapper_2_5_x1 
Execute         bind -model PE_wrapper_2_5_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 252.735 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_5_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_5_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_5_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_6_x1 
Execute         schedule -model PE_wrapper_2_6_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 253.397 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_6_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_6_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_6_x1.
Execute         set_default_model PE_wrapper_2_6_x1 
Execute         bind -model PE_wrapper_2_6_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 254.318 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_6_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_6_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_6_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_2_7_x1 
Execute         schedule -model PE_wrapper_2_7_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 254.978 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_7_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_7_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_2_7_x1.
Execute         set_default_model PE_wrapper_2_7_x1 
Execute         bind -model PE_wrapper_2_7_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 255.877 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_7_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_7_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_2_7_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_0_x1 
Execute         schedule -model PE_wrapper_3_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 256.521 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_0_x1.
Execute         set_default_model PE_wrapper_3_0_x1 
Execute         bind -model PE_wrapper_3_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 257.392 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_0_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_1_x1 
Execute         schedule -model PE_wrapper_3_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 258.041 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_1_x1.
Execute         set_default_model PE_wrapper_3_1_x1 
Execute         bind -model PE_wrapper_3_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 258.912 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_1_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_2_x1 
Execute         schedule -model PE_wrapper_3_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 259.572 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_2_x1.
Execute         set_default_model PE_wrapper_3_2_x1 
Execute         bind -model PE_wrapper_3_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 260.457 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_2_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_3_x1 
Execute         schedule -model PE_wrapper_3_3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 261.119 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_3_x1.
Execute         set_default_model PE_wrapper_3_3_x1 
Execute         bind -model PE_wrapper_3_3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 262.009 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_3_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_4_x1 
Execute         schedule -model PE_wrapper_3_4_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 262.701 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_4_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_4_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_4_x1.
Execute         set_default_model PE_wrapper_3_4_x1 
Execute         bind -model PE_wrapper_3_4_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 263.587 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_4_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_4_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_4_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_5_x1 
Execute         schedule -model PE_wrapper_3_5_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 264.252 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_5_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_5_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_5_x1.
Execute         set_default_model PE_wrapper_3_5_x1 
Execute         bind -model PE_wrapper_3_5_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 265.138 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_5_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_5_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_5_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_6_x1 
Execute         schedule -model PE_wrapper_3_6_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 265.802 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_6_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_6_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_6_x1.
Execute         set_default_model PE_wrapper_3_6_x1 
Execute         bind -model PE_wrapper_3_6_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 266.687 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_6_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_6_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_6_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE_wrapper_3_7_x1 
Execute         schedule -model PE_wrapper_3_7_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 267.350 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_7_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_7_x1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper_3_7_x1.
Execute         set_default_model PE_wrapper_3_7_x1 
Execute         bind -model PE_wrapper_3_7_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 268.244 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_7_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_7_x1.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper_3_7_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_in_0_x1 
Execute         schedule -model A_PE_dummy_in_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 268.468 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in_0_x1.
Execute         set_default_model A_PE_dummy_in_0_x1 
Execute         bind -model A_PE_dummy_in_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 268.735 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_0_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_in_1_x1 
Execute         schedule -model A_PE_dummy_in_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 268.952 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in_1_x1.
Execute         set_default_model A_PE_dummy_in_1_x1 
Execute         bind -model A_PE_dummy_in_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 269.243 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_1_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_in_2_x1 
Execute         schedule -model A_PE_dummy_in_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 269.459 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in_2_x1.
Execute         set_default_model A_PE_dummy_in_2_x1 
Execute         bind -model A_PE_dummy_in_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 269.721 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_2_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model A_PE_dummy_in_3_x1 
Execute         schedule -model A_PE_dummy_in_3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 269.934 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in_3_x1.
Execute         set_default_model A_PE_dummy_in_3_x1 
Execute         bind -model A_PE_dummy_in_3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 270.196 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_3_x1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in_3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_0_x1 
Execute         schedule -model B_PE_dummy_in_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 270.396 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_0_x1.
Execute         set_default_model B_PE_dummy_in_0_x1 
Execute         bind -model B_PE_dummy_in_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 270.640 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_0_x1.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_1_x1 
Execute         schedule -model B_PE_dummy_in_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 270.835 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_1_x1.
Execute         set_default_model B_PE_dummy_in_1_x1 
Execute         bind -model B_PE_dummy_in_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 271.079 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_1_x1.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_2_x1 
Execute         schedule -model B_PE_dummy_in_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 271.296 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_2_x1.
Execute         set_default_model B_PE_dummy_in_2_x1 
Execute         bind -model B_PE_dummy_in_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 271.570 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_2_x1.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_3_x1 
Execute         schedule -model B_PE_dummy_in_3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 271.787 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_3_x1.
Execute         set_default_model B_PE_dummy_in_3_x1 
Execute         bind -model B_PE_dummy_in_3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 272.048 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_3_x1.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_4_x1 
Execute         schedule -model B_PE_dummy_in_4_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 272.274 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_4_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_4_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_4_x1.
Execute         set_default_model B_PE_dummy_in_4_x1 
Execute         bind -model B_PE_dummy_in_4_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 272.534 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_4_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_4_x1.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_4_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_5_x1 
Execute         schedule -model B_PE_dummy_in_5_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 272.751 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_5_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_5_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_5_x1.
Execute         set_default_model B_PE_dummy_in_5_x1 
Execute         bind -model B_PE_dummy_in_5_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 273.011 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_5_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_5_x1.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_5_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_6_x1 
Execute         schedule -model B_PE_dummy_in_6_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 273.259 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_6_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_6_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_6_x1.
Execute         set_default_model B_PE_dummy_in_6_x1 
Execute         bind -model B_PE_dummy_in_6_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 273.519 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_6_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_6_x1.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_6_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model B_PE_dummy_in_7_x1 
Execute         schedule -model B_PE_dummy_in_7_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 273.737 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_7_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_7_x1.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in_7_x1.
Execute         set_default_model B_PE_dummy_in_7_x1 
Execute         bind -model B_PE_dummy_in_7_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 273.998 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_7_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_7_x1.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in_7_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_0_x1 
Execute         schedule -model C_PE_dummy_in_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 274.226 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_0_x1.
Execute         set_default_model C_PE_dummy_in_0_x1 
Execute         bind -model C_PE_dummy_in_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 274.470 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_0_x1.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_1_x1 
Execute         schedule -model C_PE_dummy_in_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 274.666 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_1_x1.
Execute         set_default_model C_PE_dummy_in_1_x1 
Execute         bind -model C_PE_dummy_in_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 274.910 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_1_x1.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_2_x1 
Execute         schedule -model C_PE_dummy_in_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 275.126 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_2_x1.
Execute         set_default_model C_PE_dummy_in_2_x1 
Execute         bind -model C_PE_dummy_in_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 275.389 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_2_x1.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_3_x1 
Execute         schedule -model C_PE_dummy_in_3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 275.603 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_3_x1.
Execute         set_default_model C_PE_dummy_in_3_x1 
Execute         bind -model C_PE_dummy_in_3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 275.867 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_3_x1.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_4_x1 
Execute         schedule -model C_PE_dummy_in_4_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 276.091 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_4_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_4_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_4_x1.
Execute         set_default_model C_PE_dummy_in_4_x1 
Execute         bind -model C_PE_dummy_in_4_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 276.352 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_4_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_4_x1.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_4_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_5_x1 
Execute         schedule -model C_PE_dummy_in_5_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 276.568 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_5_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_5_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_5_x1.
Execute         set_default_model C_PE_dummy_in_5_x1 
Execute         bind -model C_PE_dummy_in_5_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 276.831 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_5_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_5_x1.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_5_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_6_x1 
Execute         schedule -model C_PE_dummy_in_6_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 277.047 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_6_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_6_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_6_x1.
Execute         set_default_model C_PE_dummy_in_6_x1 
Execute         bind -model C_PE_dummy_in_6_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 277.309 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_6_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_6_x1.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_6_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_PE_dummy_in_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model C_PE_dummy_in_7_x1 
Execute         schedule -model C_PE_dummy_in_7_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 277.526 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_7_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_7_x1.sched.adb -f 
INFO-FLOW: Finish scheduling C_PE_dummy_in_7_x1.
Execute         set_default_model C_PE_dummy_in_7_x1 
Execute         bind -model C_PE_dummy_in_7_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 277.789 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_7_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_7_x1.bind.adb -f 
INFO-FLOW: Finish binding C_PE_dummy_in_7_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_0_x1 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 278.090 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_0_x1.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_0_x1 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 278.476 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_0_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_2_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_0_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 278.866 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_0_2_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_2_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_0_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 279.352 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_0_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_0_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_1_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_0_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 279.745 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_0_1_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_1_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_0_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 280.258 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_0_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_0_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_0_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_0_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 280.652 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_0_0_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_0_0_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_0_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 281.135 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_0_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_1_x1 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 281.476 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_1_x1.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_1_x1 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 281.860 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_1_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_2_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_1_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 282.253 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_1_2_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_2_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_1_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 282.739 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_1_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_1_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_1_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_1_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 283.132 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_1_1_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_1_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_1_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 283.617 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_1_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_1_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_0_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_1_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 284.017 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_1_0_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_1_0_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_1_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 284.501 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_1_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_2_x1 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 284.826 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_2_x1.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_2_x1 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 285.228 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_2_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_2_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_2_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 285.643 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_2_2_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_2_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_2_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 286.151 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_2_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_2_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_1_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_2_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 286.566 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_2_1_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_1_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_2_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 287.068 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_2_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_2_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_0_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_2_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 287.477 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_2_0_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_2_0_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_2_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 287.980 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_2_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_3_x1 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 288.311 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_3_x1.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_3_x1 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 288.714 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_3_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_2_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_3_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 289.125 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_3_2_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_2_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_3_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 289.663 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_3_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_3_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_1_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_3_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 290.080 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_3_1_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_1_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_3_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 290.587 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_3_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_3_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_0_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_3_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 291.001 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_3_0_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_3_0_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_3_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 291.505 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_3_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_4_x1 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_4_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 291.829 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_4_x1.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_4_x1 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_4_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 292.232 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_4_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_4_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_2_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_4_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 292.642 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_4_2_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_2_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_4_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 293.152 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_4_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_4_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_1_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_4_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 293.591 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_4_1_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_1_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_4_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 294.097 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_4_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_4_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_0_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_4_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 294.515 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_4_0_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_4_0_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_4_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 295.020 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_4_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_5_x1 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_5_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 295.345 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_5_x1.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_5_x1 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_5_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 295.747 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_5_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_5_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_2_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_5_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 296.167 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_5_2_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_2_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_5_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 296.673 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_5_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_5_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_1_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_5_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 297.086 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_5_1_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_1_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_5_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 297.596 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_5_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_5_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_0_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_5_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 298.009 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_5_0_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_5_0_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_5_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 298.514 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_5_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_6_x1 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_6_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 298.868 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_6_x1.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_6_x1 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_6_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 299.271 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_6_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_6_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_2_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_6_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 299.684 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_6_2_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_2_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_6_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 300.192 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_6_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_6_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_1_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_6_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 300.606 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_6_1_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_1_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_6_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 301.112 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_6_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_6_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_0_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_6_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 301.530 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_6_0_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_6_0_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_6_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 302.038 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_6_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_boundary_wrapper_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_7_x1 
Execute         schedule -model D_drain_IO_L1_out_boundary_wrapper_7_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 302.359 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_boundary_wrapper_7_x1.
Execute         set_default_model D_drain_IO_L1_out_boundary_wrapper_7_x1 
Execute         bind -model D_drain_IO_L1_out_boundary_wrapper_7_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 302.762 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_boundary_wrapper_7_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_7_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_2_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_7_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 303.182 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_7_2_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_2_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_7_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 303.690 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_7_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_7_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_1_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_7_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 304.107 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_7_1_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_1_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_7_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 304.614 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_7_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L1_out_wrapper_7_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_0_x1 
Execute         schedule -model D_drain_IO_L1_out_wrapper_7_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 305.026 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L1_out_wrapper_7_0_x1.
Execute         set_default_model D_drain_IO_L1_out_wrapper_7_0_x1 
Execute         bind -model D_drain_IO_L1_out_wrapper_7_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 305.562 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L1_out_wrapper_7_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_boundary_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_boundary_x1 
Execute         schedule -model D_drain_IO_L2_out_boundary_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 305.734 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_boundary_x1.
Execute         set_default_model D_drain_IO_L2_out_boundary_x1 
Execute         bind -model D_drain_IO_L2_out_boundary_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 305.954 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_boundary_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_6_x1 
Execute         schedule -model D_drain_IO_L2_out_6_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 306.237 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_6_x1.
Execute         set_default_model D_drain_IO_L2_out_6_x1 
Execute         bind -model D_drain_IO_L2_out_6_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 306.583 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_6_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_5_x1 
Execute         schedule -model D_drain_IO_L2_out_5_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 306.869 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_5_x1.
Execute         set_default_model D_drain_IO_L2_out_5_x1 
Execute         bind -model D_drain_IO_L2_out_5_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 307.245 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_5_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_4_x1 
Execute         schedule -model D_drain_IO_L2_out_4_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 307.533 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_4_x1.
Execute         set_default_model D_drain_IO_L2_out_4_x1 
Execute         bind -model D_drain_IO_L2_out_4_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 307.879 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_4_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_3_x1 
Execute         schedule -model D_drain_IO_L2_out_3_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 308.162 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_3_x1.
Execute         set_default_model D_drain_IO_L2_out_3_x1 
Execute         bind -model D_drain_IO_L2_out_3_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 308.509 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_3_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_2_x1 
Execute         schedule -model D_drain_IO_L2_out_2_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 308.794 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_2_x1.
Execute         set_default_model D_drain_IO_L2_out_2_x1 
Execute         bind -model D_drain_IO_L2_out_2_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 309.137 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_2_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_1_x1 
Execute         schedule -model D_drain_IO_L2_out_1_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 309.418 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_1_x1.
Execute         set_default_model D_drain_IO_L2_out_1_x1 
Execute         bind -model D_drain_IO_L2_out_1_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 309.764 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_1_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L2_out_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L2_out_0_x1 
Execute         schedule -model D_drain_IO_L2_out_0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 310.051 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L2_out_0_x1.
Execute         set_default_model D_drain_IO_L2_out_0_x1 
Execute         bind -model D_drain_IO_L2_out_0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 310.396 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L2_out_0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L3_out_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L3_out_x1 
Execute         schedule -model D_drain_IO_L3_out_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 310.591 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L3_out_x1.
Execute         set_default_model D_drain_IO_L3_out_x1 
Execute         bind -model D_drain_IO_L3_out_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 310.835 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L3_out_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'D_drain_IO_L3_out_serialize_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model D_drain_IO_L3_out_serialize_x1 
Execute         schedule -model D_drain_IO_L3_out_serialize_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 311.105 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x1.sched.adb -f 
INFO-FLOW: Finish scheduling D_drain_IO_L3_out_serialize_x1.
Execute         set_default_model D_drain_IO_L3_out_serialize_x1 
Execute         bind -model D_drain_IO_L3_out_serialize_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 311.472 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x1.bind.adb -f 
INFO-FLOW: Finish binding D_drain_IO_L3_out_serialize_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel0_x1 
Execute         schedule -model kernel0_x1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_A_PE_0_0_x1 (from A_IO_L2_in_0_x1_U0 to PE_wrapper_0_0_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_A_PE_1_0_x1 (from A_IO_L2_in_1_x1_U0 to PE_wrapper_1_0_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_A_PE_2_0_x1 (from A_IO_L2_in_2_x1_U0 to PE_wrapper_2_0_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_A_PE_3_0_x1 (from A_IO_L2_in_boundary_x1_U0 to PE_wrapper_3_0_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_B_PE_0_0_x1 (from B_IO_L2_in_0_x1_U0 to PE_wrapper_0_0_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_B_PE_0_1_x1 (from B_IO_L2_in_1_x1_U0 to PE_wrapper_0_1_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_B_PE_0_2_x1 (from B_IO_L2_in_2_x1_U0 to PE_wrapper_0_2_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_B_PE_0_3_x1 (from B_IO_L2_in_3_x1_U0 to PE_wrapper_0_3_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_B_PE_0_4_x1 (from B_IO_L2_in_4_x1_U0 to PE_wrapper_0_4_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_B_PE_0_5_x1 (from B_IO_L2_in_5_x1_U0 to PE_wrapper_0_5_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_B_PE_0_6_x1 (from B_IO_L2_in_6_x1_U0 to PE_wrapper_0_6_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_B_PE_0_7_x1 (from B_IO_L2_in_boundary_x1_U0 to PE_wrapper_0_7_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_0_x1 (from PE_wrapper_0_0_x1_U0 to D_drain_IO_L1_out_wrapper_0_0_x1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_1_x1 (from PE_wrapper_0_1_x1_U0 to D_drain_IO_L1_out_wrapper_1_0_x1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_2_x1 (from PE_wrapper_0_2_x1_U0 to D_drain_IO_L1_out_wrapper_2_0_x1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_3_x1 (from PE_wrapper_0_3_x1_U0 to D_drain_IO_L1_out_wrapper_3_0_x1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_4_x1 (from PE_wrapper_0_4_x1_U0 to D_drain_IO_L1_out_wrapper_4_0_x1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_5_x1 (from PE_wrapper_0_5_x1_U0 to D_drain_IO_L1_out_wrapper_5_0_x1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_6_x1 (from PE_wrapper_0_6_x1_U0 to D_drain_IO_L1_out_wrapper_6_0_x1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_0_7_x1 (from PE_wrapper_0_7_x1_U0 to D_drain_IO_L1_out_wrapper_7_0_x1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_0_x1 (from PE_wrapper_1_0_x1_U0 to D_drain_IO_L1_out_wrapper_0_1_x1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_1_x1 (from PE_wrapper_1_1_x1_U0 to D_drain_IO_L1_out_wrapper_1_1_x1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_2_x1 (from PE_wrapper_1_2_x1_U0 to D_drain_IO_L1_out_wrapper_2_1_x1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_3_x1 (from PE_wrapper_1_3_x1_U0 to D_drain_IO_L1_out_wrapper_3_1_x1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_4_x1 (from PE_wrapper_1_4_x1_U0 to D_drain_IO_L1_out_wrapper_4_1_x1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_5_x1 (from PE_wrapper_1_5_x1_U0 to D_drain_IO_L1_out_wrapper_5_1_x1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_6_x1 (from PE_wrapper_1_6_x1_U0 to D_drain_IO_L1_out_wrapper_6_1_x1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_1_7_x1 (from PE_wrapper_1_7_x1_U0 to D_drain_IO_L1_out_wrapper_7_1_x1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_0_x1 (from PE_wrapper_2_0_x1_U0 to D_drain_IO_L1_out_wrapper_0_2_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_1_x1 (from PE_wrapper_2_1_x1_U0 to D_drain_IO_L1_out_wrapper_1_2_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_2_x1 (from PE_wrapper_2_2_x1_U0 to D_drain_IO_L1_out_wrapper_2_2_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_3_x1 (from PE_wrapper_2_3_x1_U0 to D_drain_IO_L1_out_wrapper_3_2_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_4_x1 (from PE_wrapper_2_4_x1_U0 to D_drain_IO_L1_out_wrapper_4_2_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_5_x1 (from PE_wrapper_2_5_x1_U0 to D_drain_IO_L1_out_wrapper_5_2_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_6_x1 (from PE_wrapper_2_6_x1_U0 to D_drain_IO_L1_out_wrapper_6_2_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_PE_2_7_x1 (from PE_wrapper_2_7_x1_U0 to D_drain_IO_L1_out_wrapper_7_2_x1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_D_drain_IO_L1_out_0_0_x1 (from D_drain_IO_L1_out_wrapper_0_0_x1_U0 to D_drain_IO_L2_out_0_x1_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_D_drain_IO_L1_out_1_0_x1 (from D_drain_IO_L1_out_wrapper_1_0_x1_U0 to D_drain_IO_L2_out_1_x1_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_D_drain_IO_L1_out_2_0_x1 (from D_drain_IO_L1_out_wrapper_2_0_x1_U0 to D_drain_IO_L2_out_2_x1_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_D_drain_IO_L1_out_3_0_x1 (from D_drain_IO_L1_out_wrapper_3_0_x1_U0 to D_drain_IO_L2_out_3_x1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_D_drain_IO_L1_out_4_0_x1 (from D_drain_IO_L1_out_wrapper_4_0_x1_U0 to D_drain_IO_L2_out_4_x1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_D_drain_IO_L1_out_5_0_x1 (from D_drain_IO_L1_out_wrapper_5_0_x1_U0 to D_drain_IO_L2_out_5_x1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_D_drain_D_drain_IO_L1_out_6_0_x1 (from D_drain_IO_L1_out_wrapper_6_0_x1_U0 to D_drain_IO_L2_out_6_x1_U0) to 4 to improve performance and/or avoid deadlocks.
Command         schedule done; 1.46 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.54 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.61 seconds; current allocated memory: 313.321 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0_x1.
Execute         set_default_model kernel0_x1 
Execute         bind -model kernel0_x1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 34.56 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 34.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 34.71 seconds; current allocated memory: 318.433 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 7.13 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1.bind.adb -f 
INFO-FLOW: Finish binding kernel0_x1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top 
Execute         schedule -model top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.32 seconds; current allocated memory: 318.524 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.sched.adb -f 
INFO-FLOW: Finish scheduling top.
Execute         set_default_model top 
Execute         bind -model top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 19.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 19.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 19.18 seconds; current allocated memory: 318.733 MB.
Execute         syn_report -verbosereport -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 14.28 sec.
Execute         db_write -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.bind.adb -f 
INFO-FLOW: Finish binding top.
Execute         get_model_list top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess kernel0_x0.entry3 
Execute         rtl_gen_preprocess kernel0_x0.entry11 
Execute         rtl_gen_preprocess A_IO_L3_in_serialize_x0 
Execute         rtl_gen_preprocess A_IO_L3_in_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_0_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_1_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_2_x0 
Execute         rtl_gen_preprocess A_IO_L2_in_boundary_x0 
Execute         rtl_gen_preprocess B_IO_L3_in_serialize_x0 
Execute         rtl_gen_preprocess B_IO_L3_in_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_0_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_1_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_2_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_3_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_4_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_5_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_6_x0 
Execute         rtl_gen_preprocess B_IO_L2_in_boundary_x0 
Execute         rtl_gen_preprocess C_IO_L3_in_serialize_x0 
Execute         rtl_gen_preprocess C_IO_L3_in_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_0_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_1_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_2_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_3_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_4_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_5_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_6_x0 
Execute         rtl_gen_preprocess C_IO_L2_in_boundary_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_0_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_1_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_2_7_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_0_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_1_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_2_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_3_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_4_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_5_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_6_x0 
Execute         rtl_gen_preprocess PE_wrapper_3_7_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_0_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_1_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_2_x0 
Execute         rtl_gen_preprocess A_PE_dummy_in_3_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_0_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_1_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_2_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_3_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_4_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_5_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_6_x0 
Execute         rtl_gen_preprocess B_PE_dummy_in_7_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_0_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_1_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_2_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_3_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_4_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_5_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_6_x0 
Execute         rtl_gen_preprocess C_PE_dummy_in_7_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_0_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_0_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_0_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_1_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_1_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_1_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_2_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_2_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_2_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_3_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_3_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_3_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_3_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_4_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_4_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_4_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_4_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_5_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_5_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_5_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_5_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_6_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_6_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_6_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_6_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_7_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_7_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_7_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_7_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_boundary_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_6_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_5_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_4_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_3_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_2_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_1_x0 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_0_x0 
Execute         rtl_gen_preprocess D_drain_IO_L3_out_x0 
Execute         rtl_gen_preprocess D_drain_IO_L3_out_serialize_x0 
Execute         rtl_gen_preprocess kernel0_x0 
Execute         rtl_gen_preprocess nondf_kernel_heat_x0 
Execute         rtl_gen_preprocess nondf_kernel_heat_x1 
Execute         rtl_gen_preprocess kernel0_x1.entry6 
Execute         rtl_gen_preprocess kernel0_x1.entry15 
Execute         rtl_gen_preprocess A_IO_L3_in_serialize_x1 
Execute         rtl_gen_preprocess A_IO_L3_in_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_0_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_1_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_2_x1 
Execute         rtl_gen_preprocess A_IO_L2_in_boundary_x1 
Execute         rtl_gen_preprocess B_IO_L3_in_serialize_x1 
Execute         rtl_gen_preprocess B_IO_L3_in_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_0_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_1_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_2_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_3_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_4_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_5_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_6_x1 
Execute         rtl_gen_preprocess B_IO_L2_in_boundary_x1 
Execute         rtl_gen_preprocess C_IO_L3_in_serialize_x1 
Execute         rtl_gen_preprocess C_IO_L3_in_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_0_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_1_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_2_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_3_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_4_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_5_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_6_x1 
Execute         rtl_gen_preprocess C_IO_L2_in_boundary_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_2_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_3_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_4_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_5_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_6_x1 
Execute         rtl_gen_preprocess PE_wrapper_0_7_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_2_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_3_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_4_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_5_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_6_x1 
Execute         rtl_gen_preprocess PE_wrapper_1_7_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_2_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_3_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_4_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_5_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_6_x1 
Execute         rtl_gen_preprocess PE_wrapper_2_7_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_0_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_1_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_2_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_3_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_4_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_5_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_6_x1 
Execute         rtl_gen_preprocess PE_wrapper_3_7_x1 
Execute         rtl_gen_preprocess A_PE_dummy_in_0_x1 
Execute         rtl_gen_preprocess A_PE_dummy_in_1_x1 
Execute         rtl_gen_preprocess A_PE_dummy_in_2_x1 
Execute         rtl_gen_preprocess A_PE_dummy_in_3_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_0_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_1_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_2_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_3_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_4_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_5_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_6_x1 
Execute         rtl_gen_preprocess B_PE_dummy_in_7_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_0_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_1_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_2_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_3_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_4_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_5_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_6_x1 
Execute         rtl_gen_preprocess C_PE_dummy_in_7_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_0_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_0_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_0_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_1_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_1_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_1_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_2_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_2_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_2_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_3_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_3_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_3_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_3_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_4_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_4_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_4_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_4_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_5_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_5_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_5_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_5_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_6_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_6_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_6_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_6_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_boundary_wrapper_7_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_7_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_7_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L1_out_wrapper_7_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_boundary_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_6_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_5_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_4_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_3_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_2_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_1_x1 
Execute         rtl_gen_preprocess D_drain_IO_L2_out_0_x1 
Execute         rtl_gen_preprocess D_drain_IO_L3_out_x1 
Execute         rtl_gen_preprocess D_drain_IO_L3_out_serialize_x1 
Execute         rtl_gen_preprocess kernel0_x1 
Execute         rtl_gen_preprocess top 
INFO-FLOW: Model list for RTL generation: kernel0_x0.entry3 kernel0_x0.entry11 A_IO_L3_in_serialize_x0 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_serialize_x0 B_IO_L3_in_x0 B_IO_L2_in_0_x0 B_IO_L2_in_1_x0 B_IO_L2_in_2_x0 B_IO_L2_in_3_x0 B_IO_L2_in_4_x0 B_IO_L2_in_5_x0 B_IO_L2_in_6_x0 B_IO_L2_in_boundary_x0 C_IO_L3_in_serialize_x0 C_IO_L3_in_x0 C_IO_L2_in_0_x0 C_IO_L2_in_1_x0 C_IO_L2_in_2_x0 C_IO_L2_in_3_x0 C_IO_L2_in_4_x0 C_IO_L2_in_5_x0 C_IO_L2_in_6_x0 C_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_0_2_x0 PE_wrapper_0_3_x0 PE_wrapper_0_4_x0 PE_wrapper_0_5_x0 PE_wrapper_0_6_x0 PE_wrapper_0_7_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_1_2_x0 PE_wrapper_1_3_x0 PE_wrapper_1_4_x0 PE_wrapper_1_5_x0 PE_wrapper_1_6_x0 PE_wrapper_1_7_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_2_2_x0 PE_wrapper_2_3_x0 PE_wrapper_2_4_x0 PE_wrapper_2_5_x0 PE_wrapper_2_6_x0 PE_wrapper_2_7_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_3_2_x0 PE_wrapper_3_3_x0 PE_wrapper_3_4_x0 PE_wrapper_3_5_x0 PE_wrapper_3_6_x0 PE_wrapper_3_7_x0 A_PE_dummy_in_0_x0 A_PE_dummy_in_1_x0 A_PE_dummy_in_2_x0 A_PE_dummy_in_3_x0 B_PE_dummy_in_0_x0 B_PE_dummy_in_1_x0 B_PE_dummy_in_2_x0 B_PE_dummy_in_3_x0 B_PE_dummy_in_4_x0 B_PE_dummy_in_5_x0 B_PE_dummy_in_6_x0 B_PE_dummy_in_7_x0 C_PE_dummy_in_0_x0 C_PE_dummy_in_1_x0 C_PE_dummy_in_2_x0 C_PE_dummy_in_3_x0 C_PE_dummy_in_4_x0 C_PE_dummy_in_5_x0 C_PE_dummy_in_6_x0 C_PE_dummy_in_7_x0 D_drain_IO_L1_out_boundary_wrapper_0_x0 D_drain_IO_L1_out_wrapper_0_2_x0 D_drain_IO_L1_out_wrapper_0_1_x0 D_drain_IO_L1_out_wrapper_0_0_x0 D_drain_IO_L1_out_boundary_wrapper_1_x0 D_drain_IO_L1_out_wrapper_1_2_x0 D_drain_IO_L1_out_wrapper_1_1_x0 D_drain_IO_L1_out_wrapper_1_0_x0 D_drain_IO_L1_out_boundary_wrapper_2_x0 D_drain_IO_L1_out_wrapper_2_2_x0 D_drain_IO_L1_out_wrapper_2_1_x0 D_drain_IO_L1_out_wrapper_2_0_x0 D_drain_IO_L1_out_boundary_wrapper_3_x0 D_drain_IO_L1_out_wrapper_3_2_x0 D_drain_IO_L1_out_wrapper_3_1_x0 D_drain_IO_L1_out_wrapper_3_0_x0 D_drain_IO_L1_out_boundary_wrapper_4_x0 D_drain_IO_L1_out_wrapper_4_2_x0 D_drain_IO_L1_out_wrapper_4_1_x0 D_drain_IO_L1_out_wrapper_4_0_x0 D_drain_IO_L1_out_boundary_wrapper_5_x0 D_drain_IO_L1_out_wrapper_5_2_x0 D_drain_IO_L1_out_wrapper_5_1_x0 D_drain_IO_L1_out_wrapper_5_0_x0 D_drain_IO_L1_out_boundary_wrapper_6_x0 D_drain_IO_L1_out_wrapper_6_2_x0 D_drain_IO_L1_out_wrapper_6_1_x0 D_drain_IO_L1_out_wrapper_6_0_x0 D_drain_IO_L1_out_boundary_wrapper_7_x0 D_drain_IO_L1_out_wrapper_7_2_x0 D_drain_IO_L1_out_wrapper_7_1_x0 D_drain_IO_L1_out_wrapper_7_0_x0 D_drain_IO_L2_out_boundary_x0 D_drain_IO_L2_out_6_x0 D_drain_IO_L2_out_5_x0 D_drain_IO_L2_out_4_x0 D_drain_IO_L2_out_3_x0 D_drain_IO_L2_out_2_x0 D_drain_IO_L2_out_1_x0 D_drain_IO_L2_out_0_x0 D_drain_IO_L3_out_x0 D_drain_IO_L3_out_serialize_x0 kernel0_x0 nondf_kernel_heat_x0 nondf_kernel_heat_x1 kernel0_x1.entry6 kernel0_x1.entry15 A_IO_L3_in_serialize_x1 A_IO_L3_in_x1 A_IO_L2_in_0_x1 A_IO_L2_in_1_x1 A_IO_L2_in_2_x1 A_IO_L2_in_boundary_x1 B_IO_L3_in_serialize_x1 B_IO_L3_in_x1 B_IO_L2_in_0_x1 B_IO_L2_in_1_x1 B_IO_L2_in_2_x1 B_IO_L2_in_3_x1 B_IO_L2_in_4_x1 B_IO_L2_in_5_x1 B_IO_L2_in_6_x1 B_IO_L2_in_boundary_x1 C_IO_L3_in_serialize_x1 C_IO_L3_in_x1 C_IO_L2_in_0_x1 C_IO_L2_in_1_x1 C_IO_L2_in_2_x1 C_IO_L2_in_3_x1 C_IO_L2_in_4_x1 C_IO_L2_in_5_x1 C_IO_L2_in_6_x1 C_IO_L2_in_boundary_x1 PE_wrapper_0_0_x1 PE_wrapper_0_1_x1 PE_wrapper_0_2_x1 PE_wrapper_0_3_x1 PE_wrapper_0_4_x1 PE_wrapper_0_5_x1 PE_wrapper_0_6_x1 PE_wrapper_0_7_x1 PE_wrapper_1_0_x1 PE_wrapper_1_1_x1 PE_wrapper_1_2_x1 PE_wrapper_1_3_x1 PE_wrapper_1_4_x1 PE_wrapper_1_5_x1 PE_wrapper_1_6_x1 PE_wrapper_1_7_x1 PE_wrapper_2_0_x1 PE_wrapper_2_1_x1 PE_wrapper_2_2_x1 PE_wrapper_2_3_x1 PE_wrapper_2_4_x1 PE_wrapper_2_5_x1 PE_wrapper_2_6_x1 PE_wrapper_2_7_x1 PE_wrapper_3_0_x1 PE_wrapper_3_1_x1 PE_wrapper_3_2_x1 PE_wrapper_3_3_x1 PE_wrapper_3_4_x1 PE_wrapper_3_5_x1 PE_wrapper_3_6_x1 PE_wrapper_3_7_x1 A_PE_dummy_in_0_x1 A_PE_dummy_in_1_x1 A_PE_dummy_in_2_x1 A_PE_dummy_in_3_x1 B_PE_dummy_in_0_x1 B_PE_dummy_in_1_x1 B_PE_dummy_in_2_x1 B_PE_dummy_in_3_x1 B_PE_dummy_in_4_x1 B_PE_dummy_in_5_x1 B_PE_dummy_in_6_x1 B_PE_dummy_in_7_x1 C_PE_dummy_in_0_x1 C_PE_dummy_in_1_x1 C_PE_dummy_in_2_x1 C_PE_dummy_in_3_x1 C_PE_dummy_in_4_x1 C_PE_dummy_in_5_x1 C_PE_dummy_in_6_x1 C_PE_dummy_in_7_x1 D_drain_IO_L1_out_boundary_wrapper_0_x1 D_drain_IO_L1_out_wrapper_0_2_x1 D_drain_IO_L1_out_wrapper_0_1_x1 D_drain_IO_L1_out_wrapper_0_0_x1 D_drain_IO_L1_out_boundary_wrapper_1_x1 D_drain_IO_L1_out_wrapper_1_2_x1 D_drain_IO_L1_out_wrapper_1_1_x1 D_drain_IO_L1_out_wrapper_1_0_x1 D_drain_IO_L1_out_boundary_wrapper_2_x1 D_drain_IO_L1_out_wrapper_2_2_x1 D_drain_IO_L1_out_wrapper_2_1_x1 D_drain_IO_L1_out_wrapper_2_0_x1 D_drain_IO_L1_out_boundary_wrapper_3_x1 D_drain_IO_L1_out_wrapper_3_2_x1 D_drain_IO_L1_out_wrapper_3_1_x1 D_drain_IO_L1_out_wrapper_3_0_x1 D_drain_IO_L1_out_boundary_wrapper_4_x1 D_drain_IO_L1_out_wrapper_4_2_x1 D_drain_IO_L1_out_wrapper_4_1_x1 D_drain_IO_L1_out_wrapper_4_0_x1 D_drain_IO_L1_out_boundary_wrapper_5_x1 D_drain_IO_L1_out_wrapper_5_2_x1 D_drain_IO_L1_out_wrapper_5_1_x1 D_drain_IO_L1_out_wrapper_5_0_x1 D_drain_IO_L1_out_boundary_wrapper_6_x1 D_drain_IO_L1_out_wrapper_6_2_x1 D_drain_IO_L1_out_wrapper_6_1_x1 D_drain_IO_L1_out_wrapper_6_0_x1 D_drain_IO_L1_out_boundary_wrapper_7_x1 D_drain_IO_L1_out_wrapper_7_2_x1 D_drain_IO_L1_out_wrapper_7_1_x1 D_drain_IO_L1_out_wrapper_7_0_x1 D_drain_IO_L2_out_boundary_x1 D_drain_IO_L2_out_6_x1 D_drain_IO_L2_out_5_x1 D_drain_IO_L2_out_4_x1 D_drain_IO_L2_out_3_x1 D_drain_IO_L2_out_2_x1 D_drain_IO_L2_out_1_x1 D_drain_IO_L2_out_0_x1 D_drain_IO_L3_out_x1 D_drain_IO_L3_out_serialize_x1 kernel0_x1 top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_x0_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0_x0.entry3 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0_entry3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_x0_entry3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 14.48 seconds; current allocated memory: 319.071 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0_x0.entry3 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_kernel0_x0_entry3 
Execute         gen_rtl kernel0_x0.entry3 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_kernel0_x0_entry3 
Execute         syn_report -csynth -model kernel0_x0.entry3 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/kernel0_x0_entry3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel0_x0.entry3 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/kernel0_x0_entry3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel0_x0.entry3 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0_entry3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model kernel0_x0.entry3 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0_entry3.adb 
Execute         gen_tb_info kernel0_x0.entry3 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0_entry3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_x0_entry11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0_x0.entry11 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0_entry11.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_x0_entry11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 319.528 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0_x0.entry11 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_kernel0_x0_entry11 
Execute         gen_rtl kernel0_x0.entry11 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_kernel0_x0_entry11 
Execute         syn_report -csynth -model kernel0_x0.entry11 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/kernel0_x0_entry11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel0_x0.entry11 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/kernel0_x0_entry11_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel0_x0.entry11 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0_entry11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model kernel0_x0.entry11 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0_entry11.adb 
Execute         gen_tb_info kernel0_x0.entry11 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0_entry11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L3_in_serialize_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'add_11ns_11ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in_serialize_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 320.714 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L3_in_serialize_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_A_IO_L3_in_serialize_x0 
Execute         gen_rtl A_IO_L3_in_serialize_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_A_IO_L3_in_serialize_x0 
Execute         syn_report -csynth -model A_IO_L3_in_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_IO_L3_in_serialize_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L3_in_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_IO_L3_in_serialize_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L3_in_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L3_in_serialize_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.adb 
Execute         gen_tb_info A_IO_L3_in_serialize_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L3_in_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 321.731 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L3_in_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_A_IO_L3_in_x0 
Execute         gen_rtl A_IO_L3_in_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_A_IO_L3_in_x0 
Execute         syn_report -csynth -model A_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_IO_L3_in_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_IO_L3_in_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L3_in_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_x0.adb 
Execute         gen_tb_info A_IO_L3_in_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 324.580 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_A_IO_L2_in_0_x0 
Execute         gen_rtl A_IO_L2_in_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_A_IO_L2_in_0_x0 
Execute         syn_report -csynth -model A_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_IO_L2_in_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model A_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_IO_L2_in_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.25 sec.
Execute         db_write -model A_IO_L2_in_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_0_x0.adb 
Execute         gen_tb_info A_IO_L2_in_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 331.833 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_A_IO_L2_in_1_x0 
Execute         gen_rtl A_IO_L2_in_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_A_IO_L2_in_1_x0 
Execute         syn_report -csynth -model A_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_IO_L2_in_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model A_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_IO_L2_in_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.25 sec.
Execute         db_write -model A_IO_L2_in_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_1_x0.adb 
Execute         gen_tb_info A_IO_L2_in_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 339.029 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_A_IO_L2_in_2_x0 
Execute         gen_rtl A_IO_L2_in_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_A_IO_L2_in_2_x0 
Execute         syn_report -csynth -model A_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_IO_L2_in_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model A_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_IO_L2_in_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.26 sec.
Execute         db_write -model A_IO_L2_in_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_2_x0.adb 
Execute         gen_tb_info A_IO_L2_in_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_boundary_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_boundary_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 345.969 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_boundary_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_A_IO_L2_in_boundary_x0 
Execute         gen_rtl A_IO_L2_in_boundary_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_A_IO_L2_in_boundary_x0 
Execute         syn_report -csynth -model A_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_IO_L2_in_boundary_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_IO_L2_in_boundary_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -model A_IO_L2_in_boundary_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.adb 
Execute         gen_tb_info A_IO_L2_in_boundary_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L3_in_serialize_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in_serialize_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 351.257 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L3_in_serialize_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_IO_L3_in_serialize_x0 
Execute         gen_rtl B_IO_L3_in_serialize_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_IO_L3_in_serialize_x0 
Execute         syn_report -csynth -model B_IO_L3_in_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L3_in_serialize_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L3_in_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L3_in_serialize_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L3_in_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L3_in_serialize_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.adb 
Execute         gen_tb_info B_IO_L3_in_serialize_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L3_in_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 352.474 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L3_in_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_IO_L3_in_x0 
Execute         gen_rtl B_IO_L3_in_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_IO_L3_in_x0 
Execute         syn_report -csynth -model B_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L3_in_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L3_in_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L3_in_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_x0.adb 
Execute         gen_tb_info B_IO_L3_in_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 354.803 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_IO_L2_in_0_x0 
Execute         gen_rtl B_IO_L2_in_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_IO_L2_in_0_x0 
Execute         syn_report -csynth -model B_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model B_IO_L2_in_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_0_x0.adb 
Execute         gen_tb_info B_IO_L2_in_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 360.470 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_IO_L2_in_1_x0 
Execute         gen_rtl B_IO_L2_in_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_IO_L2_in_1_x0 
Execute         syn_report -csynth -model B_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model B_IO_L2_in_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_1_x0.adb 
Execute         gen_tb_info B_IO_L2_in_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 366.107 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_IO_L2_in_2_x0 
Execute         gen_rtl B_IO_L2_in_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_IO_L2_in_2_x0 
Execute         syn_report -csynth -model B_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model B_IO_L2_in_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_2_x0.adb 
Execute         gen_tb_info B_IO_L2_in_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 371.768 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_IO_L2_in_3_x0 
Execute         gen_rtl B_IO_L2_in_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_IO_L2_in_3_x0 
Execute         syn_report -csynth -model B_IO_L2_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model B_IO_L2_in_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_3_x0.adb 
Execute         gen_tb_info B_IO_L2_in_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 377.500 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_IO_L2_in_4_x0 
Execute         gen_rtl B_IO_L2_in_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_IO_L2_in_4_x0 
Execute         syn_report -csynth -model B_IO_L2_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model B_IO_L2_in_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_4_x0.adb 
Execute         gen_tb_info B_IO_L2_in_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 383.161 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_IO_L2_in_5_x0 
Execute         gen_rtl B_IO_L2_in_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_IO_L2_in_5_x0 
Execute         syn_report -csynth -model B_IO_L2_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.19 sec.
Execute         db_write -model B_IO_L2_in_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_5_x0.adb 
Execute         gen_tb_info B_IO_L2_in_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 388.827 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_IO_L2_in_6_x0 
Execute         gen_rtl B_IO_L2_in_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_IO_L2_in_6_x0 
Execute         syn_report -csynth -model B_IO_L2_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.19 sec.
Execute         db_write -model B_IO_L2_in_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_6_x0.adb 
Execute         gen_tb_info B_IO_L2_in_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_boundary_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_boundary_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 394.267 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_boundary_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_IO_L2_in_boundary_x0 
Execute         gen_rtl B_IO_L2_in_boundary_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_IO_L2_in_boundary_x0 
Execute         syn_report -csynth -model B_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_boundary_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_boundary_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model B_IO_L2_in_boundary_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.adb 
Execute         gen_tb_info B_IO_L2_in_boundary_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L3_in_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L3_in_serialize_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_serialize_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L3_in_serialize_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 398.106 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L3_in_serialize_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_IO_L3_in_serialize_x0 
Execute         gen_rtl C_IO_L3_in_serialize_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_IO_L3_in_serialize_x0 
Execute         syn_report -csynth -model C_IO_L3_in_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L3_in_serialize_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_IO_L3_in_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L3_in_serialize_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L3_in_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_serialize_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_IO_L3_in_serialize_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_serialize_x0.adb 
Execute         gen_tb_info C_IO_L3_in_serialize_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_serialize_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L3_in_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L3_in_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 398.868 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L3_in_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_IO_L3_in_x0 
Execute         gen_rtl C_IO_L3_in_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_IO_L3_in_x0 
Execute         syn_report -csynth -model C_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L3_in_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L3_in_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L3_in_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_IO_L3_in_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_x0.adb 
Execute         gen_tb_info C_IO_L3_in_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 401.466 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_IO_L2_in_0_x0 
Execute         gen_rtl C_IO_L2_in_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_IO_L2_in_0_x0 
Execute         syn_report -csynth -model C_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model C_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -model C_IO_L2_in_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_0_x0.adb 
Execute         gen_tb_info C_IO_L2_in_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 408.213 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_IO_L2_in_1_x0 
Execute         gen_rtl C_IO_L2_in_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_IO_L2_in_1_x0 
Execute         syn_report -csynth -model C_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model C_IO_L2_in_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_1_x0.adb 
Execute         gen_tb_info C_IO_L2_in_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 414.993 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_IO_L2_in_2_x0 
Execute         gen_rtl C_IO_L2_in_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_IO_L2_in_2_x0 
Execute         syn_report -csynth -model C_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -model C_IO_L2_in_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_2_x0.adb 
Execute         gen_tb_info C_IO_L2_in_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 421.774 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_IO_L2_in_3_x0 
Execute         gen_rtl C_IO_L2_in_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_IO_L2_in_3_x0 
Execute         syn_report -csynth -model C_IO_L2_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_IO_L2_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model C_IO_L2_in_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_3_x0.adb 
Execute         gen_tb_info C_IO_L2_in_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 428.493 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_IO_L2_in_4_x0 
Execute         gen_rtl C_IO_L2_in_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_IO_L2_in_4_x0 
Execute         syn_report -csynth -model C_IO_L2_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_IO_L2_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model C_IO_L2_in_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_4_x0.adb 
Execute         gen_tb_info C_IO_L2_in_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 435.274 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_IO_L2_in_5_x0 
Execute         gen_rtl C_IO_L2_in_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_IO_L2_in_5_x0 
Execute         syn_report -csynth -model C_IO_L2_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_IO_L2_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model C_IO_L2_in_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_5_x0.adb 
Execute         gen_tb_info C_IO_L2_in_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 442.051 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_IO_L2_in_6_x0 
Execute         gen_rtl C_IO_L2_in_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_IO_L2_in_6_x0 
Execute         syn_report -csynth -model C_IO_L2_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_IO_L2_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model C_IO_L2_in_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_6_x0.adb 
Execute         gen_tb_info C_IO_L2_in_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_boundary_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_boundary_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_boundary_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 448.564 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_boundary_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_IO_L2_in_boundary_x0 
Execute         gen_rtl C_IO_L2_in_boundary_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_IO_L2_in_boundary_x0 
Execute         syn_report -csynth -model C_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_boundary_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_boundary_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_boundary_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.19 sec.
Execute         db_write -model C_IO_L2_in_boundary_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_boundary_x0.adb 
Execute         gen_tb_info C_IO_L2_in_boundary_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_boundary_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_0_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 454.114 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_0_0_x0 
Execute         gen_rtl PE_wrapper_0_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_0_0_x0 
Execute         syn_report -csynth -model PE_wrapper_0_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_0_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_0_x0.adb 
Execute         gen_tb_info PE_wrapper_0_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_1_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 458.618 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_0_1_x0 
Execute         gen_rtl PE_wrapper_0_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_0_1_x0 
Execute         syn_report -csynth -model PE_wrapper_0_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_0_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_1_x0.adb 
Execute         gen_tb_info PE_wrapper_0_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_2_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 463.178 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_0_2_x0 
Execute         gen_rtl PE_wrapper_0_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_0_2_x0 
Execute         syn_report -csynth -model PE_wrapper_0_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_0_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_2_x0.adb 
Execute         gen_tb_info PE_wrapper_0_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_3_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 467.810 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_0_3_x0 
Execute         gen_rtl PE_wrapper_0_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_0_3_x0 
Execute         syn_report -csynth -model PE_wrapper_0_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_0_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_3_x0.adb 
Execute         gen_tb_info PE_wrapper_0_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_4_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 472.442 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_0_4_x0 
Execute         gen_rtl PE_wrapper_0_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_0_4_x0 
Execute         syn_report -csynth -model PE_wrapper_0_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model PE_wrapper_0_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_4_x0.adb 
Execute         gen_tb_info PE_wrapper_0_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_5_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 477.078 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_0_5_x0 
Execute         gen_rtl PE_wrapper_0_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_0_5_x0 
Execute         syn_report -csynth -model PE_wrapper_0_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_0_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_5_x0.adb 
Execute         gen_tb_info PE_wrapper_0_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_6_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 481.710 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_0_6_x0 
Execute         gen_rtl PE_wrapper_0_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_0_6_x0 
Execute         syn_report -csynth -model PE_wrapper_0_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model PE_wrapper_0_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_6_x0.adb 
Execute         gen_tb_info PE_wrapper_0_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_7_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 486.343 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_0_7_x0 
Execute         gen_rtl PE_wrapper_0_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_0_7_x0 
Execute         syn_report -csynth -model PE_wrapper_0_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_0_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_7_x0.adb 
Execute         gen_tb_info PE_wrapper_0_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_0_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 490.948 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_1_0_x0 
Execute         gen_rtl PE_wrapper_1_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_1_0_x0 
Execute         syn_report -csynth -model PE_wrapper_1_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_1_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_0_x0.adb 
Execute         gen_tb_info PE_wrapper_1_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_1_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 495.482 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_1_1_x0 
Execute         gen_rtl PE_wrapper_1_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_1_1_x0 
Execute         syn_report -csynth -model PE_wrapper_1_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_1_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_1_x0.adb 
Execute         gen_tb_info PE_wrapper_1_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_2_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 500.010 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_1_2_x0 
Execute         gen_rtl PE_wrapper_1_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_1_2_x0 
Execute         syn_report -csynth -model PE_wrapper_1_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_1_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_2_x0.adb 
Execute         gen_tb_info PE_wrapper_1_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 504.646 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_1_3_x0 
Execute         gen_rtl PE_wrapper_1_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_1_3_x0 
Execute         syn_report -csynth -model PE_wrapper_1_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_1_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_3_x0.adb 
Execute         gen_tb_info PE_wrapper_1_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_4_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 509.280 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_1_4_x0 
Execute         gen_rtl PE_wrapper_1_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_1_4_x0 
Execute         syn_report -csynth -model PE_wrapper_1_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_1_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_4_x0.adb 
Execute         gen_tb_info PE_wrapper_1_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 513.912 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_1_5_x0 
Execute         gen_rtl PE_wrapper_1_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_1_5_x0 
Execute         syn_report -csynth -model PE_wrapper_1_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_1_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_5_x0.adb 
Execute         gen_tb_info PE_wrapper_1_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_6_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 518.547 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_1_6_x0 
Execute         gen_rtl PE_wrapper_1_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_1_6_x0 
Execute         syn_report -csynth -model PE_wrapper_1_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model PE_wrapper_1_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_6_x0.adb 
Execute         gen_tb_info PE_wrapper_1_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_7_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 523.179 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_1_7_x0 
Execute         gen_rtl PE_wrapper_1_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_1_7_x0 
Execute         syn_report -csynth -model PE_wrapper_1_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_1_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_7_x0.adb 
Execute         gen_tb_info PE_wrapper_1_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_0_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 527.785 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_2_0_x0 
Execute         gen_rtl PE_wrapper_2_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_2_0_x0 
Execute         syn_report -csynth -model PE_wrapper_2_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_2_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_0_x0.adb 
Execute         gen_tb_info PE_wrapper_2_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_1_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 532.316 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_2_1_x0 
Execute         gen_rtl PE_wrapper_2_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_2_1_x0 
Execute         syn_report -csynth -model PE_wrapper_2_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model PE_wrapper_2_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_1_x0.adb 
Execute         gen_tb_info PE_wrapper_2_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_2_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 536.817 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_2_2_x0 
Execute         gen_rtl PE_wrapper_2_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_2_2_x0 
Execute         syn_report -csynth -model PE_wrapper_2_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_2_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_2_x0.adb 
Execute         gen_tb_info PE_wrapper_2_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_3_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 541.479 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_2_3_x0 
Execute         gen_rtl PE_wrapper_2_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_2_3_x0 
Execute         syn_report -csynth -model PE_wrapper_2_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_2_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_3_x0.adb 
Execute         gen_tb_info PE_wrapper_2_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 546.081 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_2_4_x0 
Execute         gen_rtl PE_wrapper_2_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_2_4_x0 
Execute         syn_report -csynth -model PE_wrapper_2_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model PE_wrapper_2_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_4_x0.adb 
Execute         gen_tb_info PE_wrapper_2_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_5_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 550.745 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_2_5_x0 
Execute         gen_rtl PE_wrapper_2_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_2_5_x0 
Execute         syn_report -csynth -model PE_wrapper_2_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_2_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_5_x0.adb 
Execute         gen_tb_info PE_wrapper_2_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_6_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 555.377 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_2_6_x0 
Execute         gen_rtl PE_wrapper_2_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_2_6_x0 
Execute         syn_report -csynth -model PE_wrapper_2_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_2_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_6_x0.adb 
Execute         gen_tb_info PE_wrapper_2_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_7_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 560.012 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_2_7_x0 
Execute         gen_rtl PE_wrapper_2_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_2_7_x0 
Execute         syn_report -csynth -model PE_wrapper_2_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_2_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_7_x0.adb 
Execute         gen_tb_info PE_wrapper_2_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_0_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 564.617 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_3_0_x0 
Execute         gen_rtl PE_wrapper_3_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_3_0_x0 
Execute         syn_report -csynth -model PE_wrapper_3_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_3_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_0_x0.adb 
Execute         gen_tb_info PE_wrapper_3_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_1_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 569.149 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_3_1_x0 
Execute         gen_rtl PE_wrapper_3_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_3_1_x0 
Execute         syn_report -csynth -model PE_wrapper_3_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model PE_wrapper_3_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_1_x0.adb 
Execute         gen_tb_info PE_wrapper_3_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_2_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 573.678 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_3_2_x0 
Execute         gen_rtl PE_wrapper_3_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_3_2_x0 
Execute         syn_report -csynth -model PE_wrapper_3_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model PE_wrapper_3_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_2_x0.adb 
Execute         gen_tb_info PE_wrapper_3_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_3_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 578.311 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_3_3_x0 
Execute         gen_rtl PE_wrapper_3_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_3_3_x0 
Execute         syn_report -csynth -model PE_wrapper_3_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_3_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_3_x0.adb 
Execute         gen_tb_info PE_wrapper_3_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_4_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 582.940 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_3_4_x0 
Execute         gen_rtl PE_wrapper_3_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_3_4_x0 
Execute         syn_report -csynth -model PE_wrapper_3_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_3_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_4_x0.adb 
Execute         gen_tb_info PE_wrapper_3_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_5_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 587.571 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_3_5_x0 
Execute         gen_rtl PE_wrapper_3_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_3_5_x0 
Execute         syn_report -csynth -model PE_wrapper_3_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_3_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_5_x0.adb 
Execute         gen_tb_info PE_wrapper_3_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_6_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 592.206 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_3_6_x0 
Execute         gen_rtl PE_wrapper_3_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_3_6_x0 
Execute         syn_report -csynth -model PE_wrapper_3_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_3_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_6_x0.adb 
Execute         gen_tb_info PE_wrapper_3_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_7_x0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 596.837 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_3_7_x0 
Execute         gen_rtl PE_wrapper_3_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_3_7_x0 
Execute         syn_report -csynth -model PE_wrapper_3_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_3_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_7_x0.adb 
Execute         gen_tb_info PE_wrapper_3_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_in_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 600.569 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_in_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_A_PE_dummy_in_0_x0 
Execute         gen_rtl A_PE_dummy_in_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_A_PE_dummy_in_0_x0 
Execute         syn_report -csynth -model A_PE_dummy_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_PE_dummy_in_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_PE_dummy_in_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_in_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.adb 
Execute         gen_tb_info A_PE_dummy_in_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_in_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 602.138 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_in_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_A_PE_dummy_in_1_x0 
Execute         gen_rtl A_PE_dummy_in_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_A_PE_dummy_in_1_x0 
Execute         syn_report -csynth -model A_PE_dummy_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_PE_dummy_in_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_PE_dummy_in_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_in_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.adb 
Execute         gen_tb_info A_PE_dummy_in_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_in_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 603.679 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_in_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_A_PE_dummy_in_2_x0 
Execute         gen_rtl A_PE_dummy_in_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_A_PE_dummy_in_2_x0 
Execute         syn_report -csynth -model A_PE_dummy_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_PE_dummy_in_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_PE_dummy_in_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_in_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.adb 
Execute         gen_tb_info A_PE_dummy_in_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_in_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 605.248 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_in_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_A_PE_dummy_in_3_x0 
Execute         gen_rtl A_PE_dummy_in_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_A_PE_dummy_in_3_x0 
Execute         syn_report -csynth -model A_PE_dummy_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_PE_dummy_in_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_PE_dummy_in_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_in_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.adb 
Execute         gen_tb_info A_PE_dummy_in_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 606.764 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_PE_dummy_in_0_x0 
Execute         gen_rtl B_PE_dummy_in_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_PE_dummy_in_0_x0 
Execute         syn_report -csynth -model B_PE_dummy_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.adb 
Execute         gen_tb_info B_PE_dummy_in_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 608.231 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_PE_dummy_in_1_x0 
Execute         gen_rtl B_PE_dummy_in_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_PE_dummy_in_1_x0 
Execute         syn_report -csynth -model B_PE_dummy_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.adb 
Execute         gen_tb_info B_PE_dummy_in_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 609.698 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_PE_dummy_in_2_x0 
Execute         gen_rtl B_PE_dummy_in_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_PE_dummy_in_2_x0 
Execute         syn_report -csynth -model B_PE_dummy_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.adb 
Execute         gen_tb_info B_PE_dummy_in_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 611.268 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_PE_dummy_in_3_x0 
Execute         gen_rtl B_PE_dummy_in_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_PE_dummy_in_3_x0 
Execute         syn_report -csynth -model B_PE_dummy_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.adb 
Execute         gen_tb_info B_PE_dummy_in_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 612.781 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_PE_dummy_in_4_x0 
Execute         gen_rtl B_PE_dummy_in_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_PE_dummy_in_4_x0 
Execute         syn_report -csynth -model B_PE_dummy_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.adb 
Execute         gen_tb_info B_PE_dummy_in_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 614.387 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_PE_dummy_in_5_x0 
Execute         gen_rtl B_PE_dummy_in_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_PE_dummy_in_5_x0 
Execute         syn_report -csynth -model B_PE_dummy_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.adb 
Execute         gen_tb_info B_PE_dummy_in_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 615.928 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_PE_dummy_in_6_x0 
Execute         gen_rtl B_PE_dummy_in_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_PE_dummy_in_6_x0 
Execute         syn_report -csynth -model B_PE_dummy_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.adb 
Execute         gen_tb_info B_PE_dummy_in_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 617.498 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_PE_dummy_in_7_x0 
Execute         gen_rtl B_PE_dummy_in_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_PE_dummy_in_7_x0 
Execute         syn_report -csynth -model B_PE_dummy_in_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.adb 
Execute         gen_tb_info B_PE_dummy_in_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 619.043 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_PE_dummy_in_0_x0 
Execute         gen_rtl C_PE_dummy_in_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_PE_dummy_in_0_x0 
Execute         syn_report -csynth -model C_PE_dummy_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_0_x0.adb 
Execute         gen_tb_info C_PE_dummy_in_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 620.483 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_PE_dummy_in_1_x0 
Execute         gen_rtl C_PE_dummy_in_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_PE_dummy_in_1_x0 
Execute         syn_report -csynth -model C_PE_dummy_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_1_x0.adb 
Execute         gen_tb_info C_PE_dummy_in_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 621.979 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_PE_dummy_in_2_x0 
Execute         gen_rtl C_PE_dummy_in_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_PE_dummy_in_2_x0 
Execute         syn_report -csynth -model C_PE_dummy_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_2_x0.adb 
Execute         gen_tb_info C_PE_dummy_in_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 623.490 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_PE_dummy_in_3_x0 
Execute         gen_rtl C_PE_dummy_in_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_PE_dummy_in_3_x0 
Execute         syn_report -csynth -model C_PE_dummy_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_3_x0.adb 
Execute         gen_tb_info C_PE_dummy_in_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 625.061 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_PE_dummy_in_4_x0 
Execute         gen_rtl C_PE_dummy_in_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_PE_dummy_in_4_x0 
Execute         syn_report -csynth -model C_PE_dummy_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_4_x0.adb 
Execute         gen_tb_info C_PE_dummy_in_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 626.601 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_PE_dummy_in_5_x0 
Execute         gen_rtl C_PE_dummy_in_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_PE_dummy_in_5_x0 
Execute         syn_report -csynth -model C_PE_dummy_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_5_x0.adb 
Execute         gen_tb_info C_PE_dummy_in_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 628.172 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_PE_dummy_in_6_x0 
Execute         gen_rtl C_PE_dummy_in_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_PE_dummy_in_6_x0 
Execute         syn_report -csynth -model C_PE_dummy_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_6_x0.adb 
Execute         gen_tb_info C_PE_dummy_in_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 629.771 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_PE_dummy_in_7_x0 
Execute         gen_rtl C_PE_dummy_in_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_PE_dummy_in_7_x0 
Execute         syn_report -csynth -model C_PE_dummy_in_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_7_x0.adb 
Execute         gen_tb_info C_PE_dummy_in_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 631.477 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_0_x0 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_0_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_0_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_0_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_0_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 633.775 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_0_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_0_2_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_0_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_0_2_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_0_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_0_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_0_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_0_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_0_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_0_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_0_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_0_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_0_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_0_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 636.539 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_0_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_0_1_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_0_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_0_1_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_0_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_0_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_0_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_0_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_0_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_0_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_0_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_0_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_0_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_0_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 639.274 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_0_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_0_0_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_0_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_0_0_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_0_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_0_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_0_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_0_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_0_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_0_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_0_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 641.886 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_1_x0 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_1_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_1_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_1_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_1_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 644.183 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_1_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_1_2_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_1_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_1_2_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_1_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_1_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_1_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_1_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_1_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_1_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_1_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_1_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_1_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_1_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 646.917 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_1_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_1_1_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_1_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_1_1_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_1_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_1_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_1_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_1_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_1_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_1_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_1_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_1_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_1_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_1_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 649.681 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_1_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_1_0_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_1_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_1_0_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_1_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_1_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_1_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_1_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_1_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_1_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_1_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 652.326 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_2_x0 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_2_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_2_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_2_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_2_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 654.723 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_2_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_2_2_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_2_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_2_2_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_2_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_2_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_2_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_2_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_2_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_2_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_2_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_2_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_2_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_2_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 657.588 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_2_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_2_1_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_2_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_2_1_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_2_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_2_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_2_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_2_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_2_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_2_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_2_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_2_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_2_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_2_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 660.451 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_2_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_2_0_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_2_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_2_0_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_2_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_2_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_2_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_2_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_2_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_2_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_2_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 663.170 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_3_x0 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_3_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_3_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_3_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_3_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 665.597 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_3_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_3_2_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_3_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_3_2_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_3_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_3_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_3_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_3_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_3_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_3_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_3_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_3_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_3_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_3_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 668.433 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_3_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_3_1_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_3_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_3_1_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_3_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_3_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_3_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_3_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_3_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_3_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_3_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_3_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_3_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_3_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 671.328 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_3_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_3_0_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_3_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_3_0_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_3_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_3_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_3_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_3_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_3_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_3_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_3_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 674.046 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_4_x0 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_4_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_4_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_4_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_4_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 676.470 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_4_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_4_2_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_4_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_4_2_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_4_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_4_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_4_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_4_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_4_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_4_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_4_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_4_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_4_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_4_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 679.306 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_4_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_4_1_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_4_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_4_1_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_4_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_4_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_4_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_4_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_4_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_4_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_4_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_4_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_4_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_4_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 682.170 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_4_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_4_0_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_4_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_4_0_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_4_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_4_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_4_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_4_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_4_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_4_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_4_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 684.890 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_5_x0 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_5_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_5_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_5_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_5_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 687.286 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_5_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_5_2_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_5_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_5_2_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_5_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_5_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_5_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_5_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_5_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_5_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_5_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_5_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_5_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_5_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 690.178 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_5_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_5_1_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_5_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_5_1_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_5_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_5_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_5_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_5_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_5_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_5_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_5_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_5_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_5_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_5_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 693.012 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_5_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_5_0_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_5_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_5_0_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_5_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_5_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_5_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_5_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_5_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_5_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_5_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 695.760 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_6_x0 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_6_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_6_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_6_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_6_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 698.156 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_6_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_6_2_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_6_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_6_2_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_6_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_6_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_6_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_6_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_6_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_6_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_6_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_6_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_6_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_6_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 701.049 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_6_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_6_1_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_6_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_6_1_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_6_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_6_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_6_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_6_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_6_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_6_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_6_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_6_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_6_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_6_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 703.853 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_6_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_6_0_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_6_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_6_0_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_6_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_6_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_6_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_6_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_6_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_6_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_6_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_7_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 706.601 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_7_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_7_x0 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_7_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_7_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_7_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_7_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_7_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_7_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_7_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_7_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_7_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_7_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 709.026 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_7_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_7_2_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_7_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_7_2_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_7_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_7_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_7_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_7_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_7_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_7_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_7_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_7_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_7_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_7_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 711.890 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_7_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_7_1_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_7_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_7_1_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_7_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_7_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_7_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_7_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_7_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_7_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_7_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_7_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_7_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_7_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 714.724 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_7_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_7_0_x0 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_7_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_7_0_x0 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_7_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_7_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_7_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_7_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_7_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_7_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x0.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_7_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_boundary_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_boundary_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 717.196 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_boundary_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L2_out_boundary_x0 
Execute         gen_rtl D_drain_IO_L2_out_boundary_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L2_out_boundary_x0 
Execute         syn_report -csynth -model D_drain_IO_L2_out_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_boundary_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_boundary_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_boundary_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_boundary_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x0.adb 
Execute         gen_tb_info D_drain_IO_L2_out_boundary_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_6_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 718.709 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_6_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L2_out_6_x0 
Execute         gen_rtl D_drain_IO_L2_out_6_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L2_out_6_x0 
Execute         syn_report -csynth -model D_drain_IO_L2_out_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_6_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_6_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_6_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_6_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x0.adb 
Execute         gen_tb_info D_drain_IO_L2_out_6_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_5_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 720.738 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_5_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L2_out_5_x0 
Execute         gen_rtl D_drain_IO_L2_out_5_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L2_out_5_x0 
Execute         syn_report -csynth -model D_drain_IO_L2_out_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_5_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_5_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_5_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_5_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x0.adb 
Execute         gen_tb_info D_drain_IO_L2_out_5_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_4_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 722.768 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_4_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L2_out_4_x0 
Execute         gen_rtl D_drain_IO_L2_out_4_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L2_out_4_x0 
Execute         syn_report -csynth -model D_drain_IO_L2_out_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_4_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_4_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_4_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_4_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x0.adb 
Execute         gen_tb_info D_drain_IO_L2_out_4_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_3_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 724.828 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_3_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L2_out_3_x0 
Execute         gen_rtl D_drain_IO_L2_out_3_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L2_out_3_x0 
Execute         syn_report -csynth -model D_drain_IO_L2_out_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_3_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_3_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_3_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_3_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x0.adb 
Execute         gen_tb_info D_drain_IO_L2_out_3_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_2_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 726.886 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_2_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L2_out_2_x0 
Execute         gen_rtl D_drain_IO_L2_out_2_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L2_out_2_x0 
Execute         syn_report -csynth -model D_drain_IO_L2_out_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_2_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_2_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_2_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_2_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x0.adb 
Execute         gen_tb_info D_drain_IO_L2_out_2_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_1_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 728.915 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_1_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L2_out_1_x0 
Execute         gen_rtl D_drain_IO_L2_out_1_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L2_out_1_x0 
Execute         syn_report -csynth -model D_drain_IO_L2_out_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_1_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_1_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_1_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_1_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x0.adb 
Execute         gen_tb_info D_drain_IO_L2_out_1_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 730.977 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L2_out_0_x0 
Execute         gen_rtl D_drain_IO_L2_out_0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L2_out_0_x0 
Execute         syn_report -csynth -model D_drain_IO_L2_out_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x0.adb 
Execute         gen_tb_info D_drain_IO_L2_out_0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L3_out_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L3_out_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L3_out_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 732.915 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L3_out_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L3_out_x0 
Execute         gen_rtl D_drain_IO_L3_out_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L3_out_x0 
Execute         syn_report -csynth -model D_drain_IO_L3_out_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L3_out_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L3_out_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L3_out_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L3_out_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L3_out_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_x0.adb 
Execute         gen_tb_info D_drain_IO_L3_out_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L3_out_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L3_out_serialize_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L3_out_serialize_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 734.334 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L3_out_serialize_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L3_out_serialize_x0 
Execute         gen_rtl D_drain_IO_L3_out_serialize_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L3_out_serialize_x0 
Execute         syn_report -csynth -model D_drain_IO_L3_out_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L3_out_serialize_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L3_out_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L3_out_serialize_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L3_out_serialize_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L3_out_serialize_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x0.adb 
Execute         gen_tb_info D_drain_IO_L3_out_serialize_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_A_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_B_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_x0'.
Command         create_rtl_model done; 1.84 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.99 seconds; current allocated memory: 746.827 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_kernel0_x0 
Execute         gen_rtl kernel0_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_kernel0_x0 
Execute         syn_report -csynth -model kernel0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/kernel0_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.31 sec.
Execute         syn_report -rtlxml -model kernel0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/kernel0_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         syn_report -verbosereport -model kernel0_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 7.18 sec.
Execute         db_write -model kernel0_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0.adb 
Command         db_write done; 0.18 sec.
Execute         gen_tb_info kernel0_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nondf_kernel_heat_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model nondf_kernel_heat_x0 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/nondf_kernel_heat_x0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'add_512ns_512ns_512_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_512ns_512ns_512_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitodp_64ns_64_5_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nondf_kernel_heat_x0'.
Command         create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.26 seconds; current allocated memory: 759.832 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl nondf_kernel_heat_x0 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_nondf_kernel_heat_x0 
Execute         gen_rtl nondf_kernel_heat_x0 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_nondf_kernel_heat_x0 
Execute         syn_report -csynth -model nondf_kernel_heat_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/nondf_kernel_heat_x0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model nondf_kernel_heat_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/nondf_kernel_heat_x0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model nondf_kernel_heat_x0 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/nondf_kernel_heat_x0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.53 sec.
Execute         db_write -model nondf_kernel_heat_x0 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/nondf_kernel_heat_x0.adb 
Execute         gen_tb_info nondf_kernel_heat_x0 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/nondf_kernel_heat_x0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nondf_kernel_heat_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model nondf_kernel_heat_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/nondf_kernel_heat_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'add_10ns_10ns_10_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_12ns_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_15ns_15ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_4ns_4ns_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_512ns_512ns_512_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_5ns_5ns_5_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_5ns_5s_5_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_6ns_6ns_6_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_10ns_10ns_10_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_12ns_12ns_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_512ns_512ns_512_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitodp_64ns_64_5_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nondf_kernel_heat_x1'.
Command         create_rtl_model done; 0.53 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.46 seconds; current allocated memory: 769.171 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl nondf_kernel_heat_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_nondf_kernel_heat_x1 
Execute         gen_rtl nondf_kernel_heat_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_nondf_kernel_heat_x1 
Execute         syn_report -csynth -model nondf_kernel_heat_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/nondf_kernel_heat_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model nondf_kernel_heat_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/nondf_kernel_heat_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model nondf_kernel_heat_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/nondf_kernel_heat_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.53 sec.
Execute         db_write -model nondf_kernel_heat_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/nondf_kernel_heat_x1.adb 
Execute         gen_tb_info nondf_kernel_heat_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/nondf_kernel_heat_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_x1_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0_x1.entry6 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1_entry6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_x1_entry6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 775.036 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0_x1.entry6 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_kernel0_x1_entry6 
Execute         gen_rtl kernel0_x1.entry6 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_kernel0_x1_entry6 
Execute         syn_report -csynth -model kernel0_x1.entry6 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/kernel0_x1_entry6_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel0_x1.entry6 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/kernel0_x1_entry6_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel0_x1.entry6 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1_entry6.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model kernel0_x1.entry6 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1_entry6.adb 
Execute         gen_tb_info kernel0_x1.entry6 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1_entry6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_x1_entry15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0_x1.entry15 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1_entry15.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_x1_entry15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 775.594 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0_x1.entry15 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_kernel0_x1_entry15 
Execute         gen_rtl kernel0_x1.entry15 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_kernel0_x1_entry15 
Execute         syn_report -csynth -model kernel0_x1.entry15 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/kernel0_x1_entry15_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel0_x1.entry15 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/kernel0_x1_entry15_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel0_x1.entry15 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1_entry15.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model kernel0_x1.entry15 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1_entry15.adb 
Execute         gen_tb_info kernel0_x1.entry15 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1_entry15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in_serialize_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L3_in_serialize_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_serialize_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'add_11ns_11ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in_serialize_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 776.101 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L3_in_serialize_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_A_IO_L3_in_serialize_x1 
Execute         gen_rtl A_IO_L3_in_serialize_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_A_IO_L3_in_serialize_x1 
Execute         syn_report -csynth -model A_IO_L3_in_serialize_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_IO_L3_in_serialize_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L3_in_serialize_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_IO_L3_in_serialize_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L3_in_serialize_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_serialize_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L3_in_serialize_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_serialize_x1.adb 
Execute         gen_tb_info A_IO_L3_in_serialize_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_serialize_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L3_in_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 776.936 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L3_in_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_A_IO_L3_in_x1 
Execute         gen_rtl A_IO_L3_in_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_A_IO_L3_in_x1 
Execute         syn_report -csynth -model A_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_IO_L3_in_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_IO_L3_in_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_IO_L3_in_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_x1.adb 
Execute         gen_tb_info A_IO_L3_in_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 779.827 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_A_IO_L2_in_0_x1 
Execute         gen_rtl A_IO_L2_in_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_A_IO_L2_in_0_x1 
Execute         syn_report -csynth -model A_IO_L2_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_IO_L2_in_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model A_IO_L2_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_IO_L2_in_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.25 sec.
Execute         db_write -model A_IO_L2_in_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_0_x1.adb 
Execute         gen_tb_info A_IO_L2_in_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 787.176 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_A_IO_L2_in_1_x1 
Execute         gen_rtl A_IO_L2_in_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_A_IO_L2_in_1_x1 
Execute         syn_report -csynth -model A_IO_L2_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_IO_L2_in_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model A_IO_L2_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_IO_L2_in_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.25 sec.
Execute         db_write -model A_IO_L2_in_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_1_x1.adb 
Execute         gen_tb_info A_IO_L2_in_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 794.524 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_A_IO_L2_in_2_x1 
Execute         gen_rtl A_IO_L2_in_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_A_IO_L2_in_2_x1 
Execute         syn_report -csynth -model A_IO_L2_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_IO_L2_in_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model A_IO_L2_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_IO_L2_in_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.25 sec.
Execute         db_write -model A_IO_L2_in_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_2_x1.adb 
Execute         gen_tb_info A_IO_L2_in_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_boundary_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_IO_L2_in_boundary_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_boundary_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 801.563 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_IO_L2_in_boundary_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_A_IO_L2_in_boundary_x1 
Execute         gen_rtl A_IO_L2_in_boundary_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_A_IO_L2_in_boundary_x1 
Execute         syn_report -csynth -model A_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_IO_L2_in_boundary_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_IO_L2_in_boundary_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -model A_IO_L2_in_boundary_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.adb 
Execute         gen_tb_info A_IO_L2_in_boundary_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in_serialize_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L3_in_serialize_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_serialize_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in_serialize_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 806.393 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L3_in_serialize_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_IO_L3_in_serialize_x1 
Execute         gen_rtl B_IO_L3_in_serialize_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_IO_L3_in_serialize_x1 
Execute         syn_report -csynth -model B_IO_L3_in_serialize_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L3_in_serialize_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L3_in_serialize_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L3_in_serialize_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L3_in_serialize_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_serialize_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L3_in_serialize_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_serialize_x1.adb 
Execute         gen_tb_info B_IO_L3_in_serialize_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_serialize_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L3_in_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 807.326 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L3_in_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_IO_L3_in_x1 
Execute         gen_rtl B_IO_L3_in_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_IO_L3_in_x1 
Execute         syn_report -csynth -model B_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L3_in_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L3_in_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_IO_L3_in_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_x1.adb 
Execute         gen_tb_info B_IO_L3_in_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 809.732 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_IO_L2_in_0_x1 
Execute         gen_rtl B_IO_L2_in_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_IO_L2_in_0_x1 
Execute         syn_report -csynth -model B_IO_L2_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.19 sec.
Execute         db_write -model B_IO_L2_in_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_0_x1.adb 
Execute         gen_tb_info B_IO_L2_in_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 815.499 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_IO_L2_in_1_x1 
Execute         gen_rtl B_IO_L2_in_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_IO_L2_in_1_x1 
Execute         syn_report -csynth -model B_IO_L2_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model B_IO_L2_in_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_1_x1.adb 
Execute         gen_tb_info B_IO_L2_in_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 821.248 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_IO_L2_in_2_x1 
Execute         gen_rtl B_IO_L2_in_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_IO_L2_in_2_x1 
Execute         syn_report -csynth -model B_IO_L2_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model B_IO_L2_in_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_2_x1.adb 
Execute         gen_tb_info B_IO_L2_in_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_3_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_3_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 827.022 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_IO_L2_in_3_x1 
Execute         gen_rtl B_IO_L2_in_3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_IO_L2_in_3_x1 
Execute         syn_report -csynth -model B_IO_L2_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model B_IO_L2_in_3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_3_x1.adb 
Execute         gen_tb_info B_IO_L2_in_3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_4_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_4_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_4_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 832.756 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_4_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_IO_L2_in_4_x1 
Execute         gen_rtl B_IO_L2_in_4_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_IO_L2_in_4_x1 
Execute         syn_report -csynth -model B_IO_L2_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_4_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_4_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_4_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.19 sec.
Execute         db_write -model B_IO_L2_in_4_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_4_x1.adb 
Execute         gen_tb_info B_IO_L2_in_4_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_4_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_5_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_5_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_5_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 838.529 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_5_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_IO_L2_in_5_x1 
Execute         gen_rtl B_IO_L2_in_5_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_IO_L2_in_5_x1 
Execute         syn_report -csynth -model B_IO_L2_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_5_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_5_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_5_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.19 sec.
Execute         db_write -model B_IO_L2_in_5_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_5_x1.adb 
Execute         gen_tb_info B_IO_L2_in_5_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_5_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_6_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_6_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_6_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 844.279 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_6_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_IO_L2_in_6_x1 
Execute         gen_rtl B_IO_L2_in_6_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_IO_L2_in_6_x1 
Execute         syn_report -csynth -model B_IO_L2_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_6_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_6_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_6_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.19 sec.
Execute         db_write -model B_IO_L2_in_6_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_6_x1.adb 
Execute         gen_tb_info B_IO_L2_in_6_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_6_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_boundary_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_IO_L2_in_boundary_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_boundary_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 849.864 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_IO_L2_in_boundary_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_IO_L2_in_boundary_x1 
Execute         gen_rtl B_IO_L2_in_boundary_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_IO_L2_in_boundary_x1 
Execute         syn_report -csynth -model B_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_boundary_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_IO_L2_in_boundary_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model B_IO_L2_in_boundary_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.adb 
Execute         gen_tb_info B_IO_L2_in_boundary_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L3_in_serialize_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L3_in_serialize_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_serialize_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L3_in_serialize_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 854.466 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L3_in_serialize_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_IO_L3_in_serialize_x1 
Execute         gen_rtl C_IO_L3_in_serialize_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_IO_L3_in_serialize_x1 
Execute         syn_report -csynth -model C_IO_L3_in_serialize_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L3_in_serialize_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_IO_L3_in_serialize_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L3_in_serialize_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L3_in_serialize_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_serialize_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_IO_L3_in_serialize_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_serialize_x1.adb 
Execute         gen_tb_info C_IO_L3_in_serialize_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_serialize_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L3_in_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L3_in_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L3_in_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 855.492 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L3_in_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_IO_L3_in_x1 
Execute         gen_rtl C_IO_L3_in_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_IO_L3_in_x1 
Execute         syn_report -csynth -model C_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L3_in_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L3_in_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L3_in_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_IO_L3_in_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_x1.adb 
Execute         gen_tb_info C_IO_L3_in_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 858.189 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_IO_L2_in_0_x1 
Execute         gen_rtl C_IO_L2_in_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_IO_L2_in_0_x1 
Execute         syn_report -csynth -model C_IO_L2_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model C_IO_L2_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model C_IO_L2_in_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_0_x1.adb 
Execute         gen_tb_info C_IO_L2_in_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 865.060 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_IO_L2_in_1_x1 
Execute         gen_rtl C_IO_L2_in_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_IO_L2_in_1_x1 
Execute         syn_report -csynth -model C_IO_L2_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_IO_L2_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -model C_IO_L2_in_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_1_x1.adb 
Execute         gen_tb_info C_IO_L2_in_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 871.922 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_IO_L2_in_2_x1 
Execute         gen_rtl C_IO_L2_in_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_IO_L2_in_2_x1 
Execute         syn_report -csynth -model C_IO_L2_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model C_IO_L2_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -model C_IO_L2_in_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_2_x1.adb 
Execute         gen_tb_info C_IO_L2_in_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_3_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_3_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 878.799 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_IO_L2_in_3_x1 
Execute         gen_rtl C_IO_L2_in_3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_IO_L2_in_3_x1 
Execute         syn_report -csynth -model C_IO_L2_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model C_IO_L2_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -model C_IO_L2_in_3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_3_x1.adb 
Execute         gen_tb_info C_IO_L2_in_3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_4_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_4_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_4_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 885.679 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_4_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_IO_L2_in_4_x1 
Execute         gen_rtl C_IO_L2_in_4_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_IO_L2_in_4_x1 
Execute         syn_report -csynth -model C_IO_L2_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_4_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model C_IO_L2_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_4_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_4_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -model C_IO_L2_in_4_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_4_x1.adb 
Execute         gen_tb_info C_IO_L2_in_4_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_4_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_5_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_5_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_5_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 892.584 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_5_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_IO_L2_in_5_x1 
Execute         gen_rtl C_IO_L2_in_5_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_IO_L2_in_5_x1 
Execute         syn_report -csynth -model C_IO_L2_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_5_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model C_IO_L2_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_5_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_5_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -model C_IO_L2_in_5_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_5_x1.adb 
Execute         gen_tb_info C_IO_L2_in_5_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_5_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_6_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_6_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_6_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 899.491 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_6_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_IO_L2_in_6_x1 
Execute         gen_rtl C_IO_L2_in_6_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_IO_L2_in_6_x1 
Execute         syn_report -csynth -model C_IO_L2_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_6_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_IO_L2_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_6_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_6_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -model C_IO_L2_in_6_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_6_x1.adb 
Execute         gen_tb_info C_IO_L2_in_6_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_6_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_IO_L2_in_boundary_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_IO_L2_in_boundary_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_boundary_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_IO_L2_in_boundary_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 906.159 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_IO_L2_in_boundary_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_IO_L2_in_boundary_x1 
Execute         gen_rtl C_IO_L2_in_boundary_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_IO_L2_in_boundary_x1 
Execute         syn_report -csynth -model C_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_boundary_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_IO_L2_in_boundary_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_IO_L2_in_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_boundary_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model C_IO_L2_in_boundary_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_boundary_x1.adb 
Execute         gen_tb_info C_IO_L2_in_boundary_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_boundary_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_0_x1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 911.786 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_0_0_x1 
Execute         gen_rtl PE_wrapper_0_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_0_0_x1 
Execute         syn_report -csynth -model PE_wrapper_0_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_0_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_0_x1.adb 
Execute         gen_tb_info PE_wrapper_0_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_1_x1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 916.397 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_0_1_x1 
Execute         gen_rtl PE_wrapper_0_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_0_1_x1 
Execute         syn_report -csynth -model PE_wrapper_0_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         db_write -model PE_wrapper_0_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_1_x1.adb 
Execute         gen_tb_info PE_wrapper_0_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_2_x1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 921.004 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_0_2_x1 
Execute         gen_rtl PE_wrapper_0_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_0_2_x1 
Execute         syn_report -csynth -model PE_wrapper_0_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_0_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_2_x1.adb 
Execute         gen_tb_info PE_wrapper_0_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_3_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_3_x1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 925.744 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_0_3_x1 
Execute         gen_rtl PE_wrapper_0_3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_0_3_x1 
Execute         syn_report -csynth -model PE_wrapper_0_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model PE_wrapper_0_3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_3_x1.adb 
Execute         gen_tb_info PE_wrapper_0_3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_4_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_4_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_4_x1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 930.395 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_4_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_0_4_x1 
Execute         gen_rtl PE_wrapper_0_4_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_0_4_x1 
Execute         syn_report -csynth -model PE_wrapper_0_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_4_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_4_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_4_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_0_4_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_4_x1.adb 
Execute         gen_tb_info PE_wrapper_0_4_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_4_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_5_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_5_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_5_x1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 935.137 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_5_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_0_5_x1 
Execute         gen_rtl PE_wrapper_0_5_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_0_5_x1 
Execute         syn_report -csynth -model PE_wrapper_0_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_5_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_5_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_5_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_0_5_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_5_x1.adb 
Execute         gen_tb_info PE_wrapper_0_5_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_5_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_6_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_6_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_6_x1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 939.818 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_6_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_0_6_x1 
Execute         gen_rtl PE_wrapper_0_6_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_0_6_x1 
Execute         syn_report -csynth -model PE_wrapper_0_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_6_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_6_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_6_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_0_6_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_6_x1.adb 
Execute         gen_tb_info PE_wrapper_0_6_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_6_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_0_7_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_7_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_7_x1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 944.557 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_0_7_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_0_7_x1 
Execute         gen_rtl PE_wrapper_0_7_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_0_7_x1 
Execute         syn_report -csynth -model PE_wrapper_0_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_7_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_0_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_0_7_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_0_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_7_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_0_7_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_7_x1.adb 
Execute         gen_tb_info PE_wrapper_0_7_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_7_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_0_x1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 949.242 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_1_0_x1 
Execute         gen_rtl PE_wrapper_1_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_1_0_x1 
Execute         syn_report -csynth -model PE_wrapper_1_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_1_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_0_x1.adb 
Execute         gen_tb_info PE_wrapper_1_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_1_x1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 953.852 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_1_1_x1 
Execute         gen_rtl PE_wrapper_1_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_1_1_x1 
Execute         syn_report -csynth -model PE_wrapper_1_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_1_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_1_x1.adb 
Execute         gen_tb_info PE_wrapper_1_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_2_x1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 958.459 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_1_2_x1 
Execute         gen_rtl PE_wrapper_1_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_1_2_x1 
Execute         syn_report -csynth -model PE_wrapper_1_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model PE_wrapper_1_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_2_x1.adb 
Execute         gen_tb_info PE_wrapper_1_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_3_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_3_x1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 963.170 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_1_3_x1 
Execute         gen_rtl PE_wrapper_1_3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_1_3_x1 
Execute         syn_report -csynth -model PE_wrapper_1_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model PE_wrapper_1_3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_3_x1.adb 
Execute         gen_tb_info PE_wrapper_1_3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_4_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_4_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_4_x1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 967.850 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_4_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_1_4_x1 
Execute         gen_rtl PE_wrapper_1_4_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_1_4_x1 
Execute         syn_report -csynth -model PE_wrapper_1_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_4_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_4_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_4_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_1_4_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_4_x1.adb 
Execute         gen_tb_info PE_wrapper_1_4_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_4_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_5_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_5_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_5_x1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 972.590 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_5_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_1_5_x1 
Execute         gen_rtl PE_wrapper_1_5_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_1_5_x1 
Execute         syn_report -csynth -model PE_wrapper_1_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_5_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_5_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_5_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_1_5_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_5_x1.adb 
Execute         gen_tb_info PE_wrapper_1_5_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_5_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_6_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_6_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_6_x1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 977.273 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_6_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_1_6_x1 
Execute         gen_rtl PE_wrapper_1_6_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_1_6_x1 
Execute         syn_report -csynth -model PE_wrapper_1_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_6_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_6_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_6_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model PE_wrapper_1_6_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_6_x1.adb 
Execute         gen_tb_info PE_wrapper_1_6_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_6_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_1_7_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_7_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_7_x1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 982.015 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_1_7_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_1_7_x1 
Execute         gen_rtl PE_wrapper_1_7_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_1_7_x1 
Execute         syn_report -csynth -model PE_wrapper_1_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_7_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_1_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_1_7_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_1_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_7_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model PE_wrapper_1_7_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_7_x1.adb 
Execute         gen_tb_info PE_wrapper_1_7_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_7_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_0_x1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 986.713 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_2_0_x1 
Execute         gen_rtl PE_wrapper_2_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_2_0_x1 
Execute         syn_report -csynth -model PE_wrapper_2_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model PE_wrapper_2_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_0_x1.adb 
Execute         gen_tb_info PE_wrapper_2_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_1_x1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 991.324 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_2_1_x1 
Execute         gen_rtl PE_wrapper_2_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_2_1_x1 
Execute         syn_report -csynth -model PE_wrapper_2_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model PE_wrapper_2_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_1_x1.adb 
Execute         gen_tb_info PE_wrapper_2_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_2_x1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 995.959 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_2_2_x1 
Execute         gen_rtl PE_wrapper_2_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_2_2_x1 
Execute         syn_report -csynth -model PE_wrapper_2_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model PE_wrapper_2_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_2_x1.adb 
Execute         gen_tb_info PE_wrapper_2_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_3_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_3_x1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1000.610 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_2_3_x1 
Execute         gen_rtl PE_wrapper_2_3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_2_3_x1 
Execute         syn_report -csynth -model PE_wrapper_2_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_2_3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_3_x1.adb 
Execute         gen_tb_info PE_wrapper_2_3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_4_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_4_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_4_x1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1005.325 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_4_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_2_4_x1 
Execute         gen_rtl PE_wrapper_2_4_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_2_4_x1 
Execute         syn_report -csynth -model PE_wrapper_2_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_4_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_4_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_4_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_2_4_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_4_x1.adb 
Execute         gen_tb_info PE_wrapper_2_4_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_4_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_5_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_5_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_5_x1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1010.065 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_5_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_2_5_x1 
Execute         gen_rtl PE_wrapper_2_5_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_2_5_x1 
Execute         syn_report -csynth -model PE_wrapper_2_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_5_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_5_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_5_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_2_5_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_5_x1.adb 
Execute         gen_tb_info PE_wrapper_2_5_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_5_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_6_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_6_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_6_x1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1014.746 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_6_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_2_6_x1 
Execute         gen_rtl PE_wrapper_2_6_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_2_6_x1 
Execute         syn_report -csynth -model PE_wrapper_2_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_6_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_6_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_6_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_2_6_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_6_x1.adb 
Execute         gen_tb_info PE_wrapper_2_6_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_6_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_2_7_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_7_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_7_x1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1019.501 MB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_2_7_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_2_7_x1 
Execute         gen_rtl PE_wrapper_2_7_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_2_7_x1 
Execute         syn_report -csynth -model PE_wrapper_2_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_7_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_2_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_2_7_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_2_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_7_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_2_7_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_7_x1.adb 
Execute         gen_tb_info PE_wrapper_2_7_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_7_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_0_x1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.000 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_3_0_x1 
Execute         gen_rtl PE_wrapper_3_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_3_0_x1 
Execute         syn_report -csynth -model PE_wrapper_3_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model PE_wrapper_3_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_0_x1.adb 
Execute         gen_tb_info PE_wrapper_3_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_1_x1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.005 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_3_1_x1 
Execute         gen_rtl PE_wrapper_3_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_3_1_x1 
Execute         syn_report -csynth -model PE_wrapper_3_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_3_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_1_x1.adb 
Execute         gen_tb_info PE_wrapper_3_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_2_x1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.009 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_3_2_x1 
Execute         gen_rtl PE_wrapper_3_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_3_2_x1 
Execute         syn_report -csynth -model PE_wrapper_3_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model PE_wrapper_3_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_2_x1.adb 
Execute         gen_tb_info PE_wrapper_3_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_3_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_3_x1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.014 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_3_3_x1 
Execute         gen_rtl PE_wrapper_3_3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_3_3_x1 
Execute         syn_report -csynth -model PE_wrapper_3_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_3_3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_3_x1.adb 
Execute         gen_tb_info PE_wrapper_3_3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_4_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_4_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_4_x1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.018 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_4_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_3_4_x1 
Execute         gen_rtl PE_wrapper_3_4_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_3_4_x1 
Execute         syn_report -csynth -model PE_wrapper_3_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_4_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_4_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_4_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_3_4_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_4_x1.adb 
Execute         gen_tb_info PE_wrapper_3_4_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_4_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_5_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_5_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_5_x1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.023 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_5_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_3_5_x1 
Execute         gen_rtl PE_wrapper_3_5_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_3_5_x1 
Execute         syn_report -csynth -model PE_wrapper_3_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_5_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_5_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_5_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_3_5_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_5_x1.adb 
Execute         gen_tb_info PE_wrapper_3_5_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_5_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_6_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_6_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_6_x1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.028 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_6_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_3_6_x1 
Execute         gen_rtl PE_wrapper_3_6_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_3_6_x1 
Execute         syn_report -csynth -model PE_wrapper_3_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_6_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_6_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_6_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_3_6_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_6_x1.adb 
Execute         gen_tb_info PE_wrapper_3_6_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_6_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE_wrapper_3_7_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_7_x1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_7_x1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.032 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE_wrapper_3_7_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_PE_wrapper_3_7_x1 
Execute         gen_rtl PE_wrapper_3_7_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_PE_wrapper_3_7_x1 
Execute         syn_report -csynth -model PE_wrapper_3_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_7_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE_wrapper_3_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/PE_wrapper_3_7_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE_wrapper_3_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_7_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model PE_wrapper_3_7_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_7_x1.adb 
Execute         gen_tb_info PE_wrapper_3_7_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_7_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_in_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.036 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_in_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_A_PE_dummy_in_0_x1 
Execute         gen_rtl A_PE_dummy_in_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_A_PE_dummy_in_0_x1 
Execute         syn_report -csynth -model A_PE_dummy_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_PE_dummy_in_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_PE_dummy_in_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_in_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_0_x1.adb 
Execute         gen_tb_info A_PE_dummy_in_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_in_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.037 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_in_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_A_PE_dummy_in_1_x1 
Execute         gen_rtl A_PE_dummy_in_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_A_PE_dummy_in_1_x1 
Execute         syn_report -csynth -model A_PE_dummy_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_PE_dummy_in_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_PE_dummy_in_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_in_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_1_x1.adb 
Execute         gen_tb_info A_PE_dummy_in_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_in_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.039 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_in_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_A_PE_dummy_in_2_x1 
Execute         gen_rtl A_PE_dummy_in_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_A_PE_dummy_in_2_x1 
Execute         syn_report -csynth -model A_PE_dummy_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_PE_dummy_in_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_PE_dummy_in_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_in_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_2_x1.adb 
Execute         gen_tb_info A_PE_dummy_in_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model A_PE_dummy_in_3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_3_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_3_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.041 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl A_PE_dummy_in_3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_A_PE_dummy_in_3_x1 
Execute         gen_rtl A_PE_dummy_in_3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_A_PE_dummy_in_3_x1 
Execute         syn_report -csynth -model A_PE_dummy_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_PE_dummy_in_3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model A_PE_dummy_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/A_PE_dummy_in_3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model A_PE_dummy_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model A_PE_dummy_in_3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_3_x1.adb 
Execute         gen_tb_info A_PE_dummy_in_3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.042 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_PE_dummy_in_0_x1 
Execute         gen_rtl B_PE_dummy_in_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_PE_dummy_in_0_x1 
Execute         syn_report -csynth -model B_PE_dummy_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_0_x1.adb 
Execute         gen_tb_info B_PE_dummy_in_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.044 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_PE_dummy_in_1_x1 
Execute         gen_rtl B_PE_dummy_in_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_PE_dummy_in_1_x1 
Execute         syn_report -csynth -model B_PE_dummy_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_1_x1.adb 
Execute         gen_tb_info B_PE_dummy_in_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.045 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_PE_dummy_in_2_x1 
Execute         gen_rtl B_PE_dummy_in_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_PE_dummy_in_2_x1 
Execute         syn_report -csynth -model B_PE_dummy_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_2_x1.adb 
Execute         gen_tb_info B_PE_dummy_in_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_3_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_3_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.047 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_PE_dummy_in_3_x1 
Execute         gen_rtl B_PE_dummy_in_3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_PE_dummy_in_3_x1 
Execute         syn_report -csynth -model B_PE_dummy_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_3_x1.adb 
Execute         gen_tb_info B_PE_dummy_in_3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_4_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_4_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_4_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.048 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_4_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_PE_dummy_in_4_x1 
Execute         gen_rtl B_PE_dummy_in_4_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_PE_dummy_in_4_x1 
Execute         syn_report -csynth -model B_PE_dummy_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_4_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_4_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_4_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_4_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_4_x1.adb 
Execute         gen_tb_info B_PE_dummy_in_4_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_4_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_5_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_5_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_5_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.050 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_5_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_PE_dummy_in_5_x1 
Execute         gen_rtl B_PE_dummy_in_5_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_PE_dummy_in_5_x1 
Execute         syn_report -csynth -model B_PE_dummy_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_5_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_5_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_5_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_5_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_5_x1.adb 
Execute         gen_tb_info B_PE_dummy_in_5_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_5_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_6_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_6_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_6_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.051 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_6_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_PE_dummy_in_6_x1 
Execute         gen_rtl B_PE_dummy_in_6_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_PE_dummy_in_6_x1 
Execute         syn_report -csynth -model B_PE_dummy_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_6_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_6_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_6_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_6_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_6_x1.adb 
Execute         gen_tb_info B_PE_dummy_in_6_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_6_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model B_PE_dummy_in_7_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_7_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_7_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.053 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl B_PE_dummy_in_7_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_B_PE_dummy_in_7_x1 
Execute         gen_rtl B_PE_dummy_in_7_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_B_PE_dummy_in_7_x1 
Execute         syn_report -csynth -model B_PE_dummy_in_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_7_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model B_PE_dummy_in_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/B_PE_dummy_in_7_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model B_PE_dummy_in_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_7_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model B_PE_dummy_in_7_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_7_x1.adb 
Execute         gen_tb_info B_PE_dummy_in_7_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_7_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.055 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_PE_dummy_in_0_x1 
Execute         gen_rtl C_PE_dummy_in_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_PE_dummy_in_0_x1 
Execute         syn_report -csynth -model C_PE_dummy_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_0_x1.adb 
Execute         gen_tb_info C_PE_dummy_in_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.056 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_PE_dummy_in_1_x1 
Execute         gen_rtl C_PE_dummy_in_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_PE_dummy_in_1_x1 
Execute         syn_report -csynth -model C_PE_dummy_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_1_x1.adb 
Execute         gen_tb_info C_PE_dummy_in_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.058 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_PE_dummy_in_2_x1 
Execute         gen_rtl C_PE_dummy_in_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_PE_dummy_in_2_x1 
Execute         syn_report -csynth -model C_PE_dummy_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_2_x1.adb 
Execute         gen_tb_info C_PE_dummy_in_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_3_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_3_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.059 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_PE_dummy_in_3_x1 
Execute         gen_rtl C_PE_dummy_in_3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_PE_dummy_in_3_x1 
Execute         syn_report -csynth -model C_PE_dummy_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_3_x1.adb 
Execute         gen_tb_info C_PE_dummy_in_3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_4_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_4_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_4_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.061 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_4_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_PE_dummy_in_4_x1 
Execute         gen_rtl C_PE_dummy_in_4_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_PE_dummy_in_4_x1 
Execute         syn_report -csynth -model C_PE_dummy_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_4_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_4_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_4_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_4_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_4_x1.adb 
Execute         gen_tb_info C_PE_dummy_in_4_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_4_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_5_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_5_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_5_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.062 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_5_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_PE_dummy_in_5_x1 
Execute         gen_rtl C_PE_dummy_in_5_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_PE_dummy_in_5_x1 
Execute         syn_report -csynth -model C_PE_dummy_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_5_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_5_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_5_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_5_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_5_x1.adb 
Execute         gen_tb_info C_PE_dummy_in_5_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_5_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_6_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_6_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_6_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.064 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_6_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_PE_dummy_in_6_x1 
Execute         gen_rtl C_PE_dummy_in_6_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_PE_dummy_in_6_x1 
Execute         syn_report -csynth -model C_PE_dummy_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_6_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_6_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_6_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_6_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_6_x1.adb 
Execute         gen_tb_info C_PE_dummy_in_6_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_6_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_PE_dummy_in_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model C_PE_dummy_in_7_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_7_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_PE_dummy_in_7_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.066 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl C_PE_dummy_in_7_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_C_PE_dummy_in_7_x1 
Execute         gen_rtl C_PE_dummy_in_7_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_C_PE_dummy_in_7_x1 
Execute         syn_report -csynth -model C_PE_dummy_in_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_7_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model C_PE_dummy_in_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/C_PE_dummy_in_7_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model C_PE_dummy_in_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_7_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model C_PE_dummy_in_7_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_7_x1.adb 
Execute         gen_tb_info C_PE_dummy_in_7_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_7_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.067 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_0_x1 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_0_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_0_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_0_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_0_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.070 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_0_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_0_2_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_0_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_0_2_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_0_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_0_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_0_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_0_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_0_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_0_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_0_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_0_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_0_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_0_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.072 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_0_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_0_1_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_0_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_0_1_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_0_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_0_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_0_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_0_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_0_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_0_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_0_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_0_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_0_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_0_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.075 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_0_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_0_0_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_0_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_0_0_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_0_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_0_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_0_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_0_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_0_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_0_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_0_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.078 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_1_x1 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_1_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_1_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_1_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_1_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.080 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_1_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_1_2_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_1_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_1_2_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_1_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_1_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_1_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_1_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_1_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_1_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_1_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_1_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_1_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_1_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.083 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_1_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_1_1_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_1_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_1_1_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_1_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_1_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_1_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_1_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_1_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_1_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_1_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_1_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_1_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_1_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.085 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_1_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_1_0_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_1_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_1_0_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_1_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_1_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_1_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_1_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_1_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_1_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_1_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.088 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_2_x1 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_2_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_2_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_2_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_2_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.091 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_2_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_2_2_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_2_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_2_2_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_2_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_2_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_2_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_2_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_2_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_2_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_2_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_2_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_2_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_2_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.093 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_2_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_2_1_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_2_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_2_1_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_2_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_2_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_2_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_2_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_2_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_2_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_2_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_2_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_2_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_2_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.096 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_2_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_2_0_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_2_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_2_0_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_2_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_2_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_2_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_2_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_2_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_2_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_2_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_3_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.099 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_3_x1 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_3_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_3_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_3_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_3_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.101 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_3_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_3_2_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_3_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_3_2_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_3_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_3_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_3_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_3_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_3_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_3_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_3_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_3_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_3_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_3_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.104 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_3_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_3_1_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_3_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_3_1_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_3_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_3_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_3_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_3_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_3_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_3_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_3_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_3_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_3_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_3_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.107 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_3_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_3_0_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_3_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_3_0_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_3_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_3_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_3_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_3_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_3_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_3_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_3_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_4_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_4_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.110 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_4_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_4_x1 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_4_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_4_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_4_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_4_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_4_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_4_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_4_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_4_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_4_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.112 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_4_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_4_2_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_4_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_4_2_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_4_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_4_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_4_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_4_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_4_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_4_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_4_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_4_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_4_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_4_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.115 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_4_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_4_1_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_4_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_4_1_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_4_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_4_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_4_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_4_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_4_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_4_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_4_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_4_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_4_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_4_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.118 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_4_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_4_0_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_4_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_4_0_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_4_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_4_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_4_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_4_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_4_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_4_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_4_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_5_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_5_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.121 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_5_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_5_x1 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_5_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_5_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_5_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_5_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_5_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_5_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_5_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_5_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_5_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.123 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_5_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_5_2_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_5_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_5_2_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_5_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_5_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_5_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_5_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_5_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_5_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_5_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_5_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_5_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_5_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.126 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_5_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_5_1_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_5_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_5_1_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_5_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_5_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_5_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_5_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_5_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_5_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_5_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_5_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_5_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_5_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.129 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_5_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_5_0_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_5_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_5_0_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_5_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_5_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_5_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_5_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_5_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_5_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_5_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_6_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_6_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.131 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_6_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_6_x1 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_6_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_6_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_6_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_6_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_6_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_6_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_6_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_6_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_6_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.134 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_6_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_6_2_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_6_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_6_2_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_6_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_6_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_6_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_6_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_6_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_6_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_6_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_6_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_6_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_6_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.137 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_6_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_6_1_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_6_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_6_1_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_6_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_6_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_6_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_6_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_6_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_6_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_6_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_6_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_6_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_6_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.140 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_6_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_6_0_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_6_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_6_0_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_6_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_6_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_6_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_6_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_6_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_6_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_6_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_boundary_wrapper_7_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_boundary_wrapper_7_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_boundary_wrapper_7_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.142 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_7_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_boundary_wrapper_7_x1 
Execute         gen_rtl D_drain_IO_L1_out_boundary_wrapper_7_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_boundary_wrapper_7_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_boundary_wrapper_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_7_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_boundary_wrapper_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_boundary_wrapper_7_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_boundary_wrapper_7_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_boundary_wrapper_7_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_boundary_wrapper_7_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_7_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_7_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_7_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.145 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_7_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_7_2_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_7_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_7_2_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_7_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_7_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_7_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_7_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_7_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_7_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_7_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_7_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_7_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_7_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.148 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_7_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_7_1_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_7_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_7_1_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_7_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_7_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_7_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_7_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_7_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_7_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_7_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L1_out_wrapper_7_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L1_out_wrapper_7_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L1_out_wrapper_7_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.150 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_7_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L1_out_wrapper_7_0_x1 
Execute         gen_rtl D_drain_IO_L1_out_wrapper_7_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L1_out_wrapper_7_0_x1 
Execute         syn_report -csynth -model D_drain_IO_L1_out_wrapper_7_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_7_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L1_out_wrapper_7_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L1_out_wrapper_7_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L1_out_wrapper_7_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L1_out_wrapper_7_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x1.adb 
Execute         gen_tb_info D_drain_IO_L1_out_wrapper_7_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_boundary_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_boundary_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_boundary_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.153 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_boundary_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L2_out_boundary_x1 
Execute         gen_rtl D_drain_IO_L2_out_boundary_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L2_out_boundary_x1 
Execute         syn_report -csynth -model D_drain_IO_L2_out_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_boundary_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_boundary_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_boundary_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_boundary_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x1.adb 
Execute         gen_tb_info D_drain_IO_L2_out_boundary_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_6_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_6_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_6_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.154 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_6_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L2_out_6_x1 
Execute         gen_rtl D_drain_IO_L2_out_6_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L2_out_6_x1 
Execute         syn_report -csynth -model D_drain_IO_L2_out_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_6_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_6_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_6_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_6_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x1.adb 
Execute         gen_tb_info D_drain_IO_L2_out_6_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_5_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_5_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_5_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.156 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_5_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L2_out_5_x1 
Execute         gen_rtl D_drain_IO_L2_out_5_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L2_out_5_x1 
Execute         syn_report -csynth -model D_drain_IO_L2_out_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_5_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_5_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_5_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_5_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x1.adb 
Execute         gen_tb_info D_drain_IO_L2_out_5_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_4_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_4_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_4_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.158 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_4_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L2_out_4_x1 
Execute         gen_rtl D_drain_IO_L2_out_4_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L2_out_4_x1 
Execute         syn_report -csynth -model D_drain_IO_L2_out_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_4_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_4_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_4_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_4_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x1.adb 
Execute         gen_tb_info D_drain_IO_L2_out_4_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_3_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_3_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_3_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.161 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_3_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L2_out_3_x1 
Execute         gen_rtl D_drain_IO_L2_out_3_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L2_out_3_x1 
Execute         syn_report -csynth -model D_drain_IO_L2_out_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_3_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_3_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_3_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_3_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x1.adb 
Execute         gen_tb_info D_drain_IO_L2_out_3_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_2_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_2_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_2_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.163 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_2_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L2_out_2_x1 
Execute         gen_rtl D_drain_IO_L2_out_2_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L2_out_2_x1 
Execute         syn_report -csynth -model D_drain_IO_L2_out_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_2_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_2_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_2_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_2_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x1.adb 
Execute         gen_tb_info D_drain_IO_L2_out_2_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_1_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_1_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_1_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.165 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_1_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L2_out_1_x1 
Execute         gen_rtl D_drain_IO_L2_out_1_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L2_out_1_x1 
Execute         syn_report -csynth -model D_drain_IO_L2_out_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_1_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_1_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_1_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_1_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x1.adb 
Execute         gen_tb_info D_drain_IO_L2_out_1_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L2_out_0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L2_out_0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L2_out_0_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.167 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L2_out_0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L2_out_0_x1 
Execute         gen_rtl D_drain_IO_L2_out_0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L2_out_0_x1 
Execute         syn_report -csynth -model D_drain_IO_L2_out_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L2_out_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L2_out_0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L2_out_0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L2_out_0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x1.adb 
Execute         gen_tb_info D_drain_IO_L2_out_0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L3_out_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L3_out_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L3_out_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.168 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L3_out_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L3_out_x1 
Execute         gen_rtl D_drain_IO_L3_out_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L3_out_x1 
Execute         syn_report -csynth -model D_drain_IO_L3_out_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L3_out_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L3_out_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L3_out_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L3_out_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L3_out_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_x1.adb 
Execute         gen_tb_info D_drain_IO_L3_out_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'D_drain_IO_L3_out_serialize_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model D_drain_IO_L3_out_serialize_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'D_drain_IO_L3_out_serialize_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.170 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl D_drain_IO_L3_out_serialize_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_D_drain_IO_L3_out_serialize_x1 
Execute         gen_rtl D_drain_IO_L3_out_serialize_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_D_drain_IO_L3_out_serialize_x1 
Execute         syn_report -csynth -model D_drain_IO_L3_out_serialize_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L3_out_serialize_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model D_drain_IO_L3_out_serialize_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/D_drain_IO_L3_out_serialize_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model D_drain_IO_L3_out_serialize_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model D_drain_IO_L3_out_serialize_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x1.adb 
Execute         gen_tb_info D_drain_IO_L3_out_serialize_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel0_x1 -top_prefix top_ -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w512_d2_S' is changed to 'fifo_w512_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w256_d2_S' is changed to 'fifo_w256_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d2_S' is changed to 'fifo_w128_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_C_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_D_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_D_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_D_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_D_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_D_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_D_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_D_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_D_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_D_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_D_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_D_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_D_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x1/m_axi_gmem_D_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_x1'.
Command         create_rtl_model done; 1.94 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.13 seconds; current allocated memory: 1.183 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel0_x1 -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top_kernel0_x1 
Execute         gen_rtl kernel0_x1 -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top_kernel0_x1 
Execute         syn_report -csynth -model kernel0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/kernel0_x1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.3 sec.
Execute         syn_report -rtlxml -model kernel0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/kernel0_x1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         syn_report -verbosereport -model kernel0_x1 -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 7.21 sec.
Execute         db_write -model kernel0_x1 -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1.adb 
Command         db_write done; 0.18 sec.
Execute         gen_tb_info kernel0_x1 -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top -top_prefix  -sub_prefix top_ -mg_file /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_D' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/D' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'C', 'D' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
Command         create_rtl_model done; 0.46 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.49 seconds; current allocated memory: 1.195 GB.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl top -istop -style xilinx -f -lang vhdl -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/vhdl/top 
Execute         gen_rtl top -istop -style xilinx -f -lang vlog -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/verilog/top 
Execute         syn_report -csynth -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/top_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/top_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 14.48 sec.
Execute         db_write -model top -f -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.adb 
Execute         gen_tb_info top -p /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top 
Execute         export_constraint_db -f -tool general -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.constraint.tcl 
Execute         syn_report -designview -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.design.xml 
Command         syn_report done; 12.36 sec.
Execute         syn_report -csynthDesign -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top -o /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top 
INFO-FLOW: Model list for RTL component generation: kernel0_x0.entry3 kernel0_x0.entry11 A_IO_L3_in_serialize_x0 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_serialize_x0 B_IO_L3_in_x0 B_IO_L2_in_0_x0 B_IO_L2_in_1_x0 B_IO_L2_in_2_x0 B_IO_L2_in_3_x0 B_IO_L2_in_4_x0 B_IO_L2_in_5_x0 B_IO_L2_in_6_x0 B_IO_L2_in_boundary_x0 C_IO_L3_in_serialize_x0 C_IO_L3_in_x0 C_IO_L2_in_0_x0 C_IO_L2_in_1_x0 C_IO_L2_in_2_x0 C_IO_L2_in_3_x0 C_IO_L2_in_4_x0 C_IO_L2_in_5_x0 C_IO_L2_in_6_x0 C_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_0_2_x0 PE_wrapper_0_3_x0 PE_wrapper_0_4_x0 PE_wrapper_0_5_x0 PE_wrapper_0_6_x0 PE_wrapper_0_7_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_1_2_x0 PE_wrapper_1_3_x0 PE_wrapper_1_4_x0 PE_wrapper_1_5_x0 PE_wrapper_1_6_x0 PE_wrapper_1_7_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_2_2_x0 PE_wrapper_2_3_x0 PE_wrapper_2_4_x0 PE_wrapper_2_5_x0 PE_wrapper_2_6_x0 PE_wrapper_2_7_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_3_2_x0 PE_wrapper_3_3_x0 PE_wrapper_3_4_x0 PE_wrapper_3_5_x0 PE_wrapper_3_6_x0 PE_wrapper_3_7_x0 A_PE_dummy_in_0_x0 A_PE_dummy_in_1_x0 A_PE_dummy_in_2_x0 A_PE_dummy_in_3_x0 B_PE_dummy_in_0_x0 B_PE_dummy_in_1_x0 B_PE_dummy_in_2_x0 B_PE_dummy_in_3_x0 B_PE_dummy_in_4_x0 B_PE_dummy_in_5_x0 B_PE_dummy_in_6_x0 B_PE_dummy_in_7_x0 C_PE_dummy_in_0_x0 C_PE_dummy_in_1_x0 C_PE_dummy_in_2_x0 C_PE_dummy_in_3_x0 C_PE_dummy_in_4_x0 C_PE_dummy_in_5_x0 C_PE_dummy_in_6_x0 C_PE_dummy_in_7_x0 D_drain_IO_L1_out_boundary_wrapper_0_x0 D_drain_IO_L1_out_wrapper_0_2_x0 D_drain_IO_L1_out_wrapper_0_1_x0 D_drain_IO_L1_out_wrapper_0_0_x0 D_drain_IO_L1_out_boundary_wrapper_1_x0 D_drain_IO_L1_out_wrapper_1_2_x0 D_drain_IO_L1_out_wrapper_1_1_x0 D_drain_IO_L1_out_wrapper_1_0_x0 D_drain_IO_L1_out_boundary_wrapper_2_x0 D_drain_IO_L1_out_wrapper_2_2_x0 D_drain_IO_L1_out_wrapper_2_1_x0 D_drain_IO_L1_out_wrapper_2_0_x0 D_drain_IO_L1_out_boundary_wrapper_3_x0 D_drain_IO_L1_out_wrapper_3_2_x0 D_drain_IO_L1_out_wrapper_3_1_x0 D_drain_IO_L1_out_wrapper_3_0_x0 D_drain_IO_L1_out_boundary_wrapper_4_x0 D_drain_IO_L1_out_wrapper_4_2_x0 D_drain_IO_L1_out_wrapper_4_1_x0 D_drain_IO_L1_out_wrapper_4_0_x0 D_drain_IO_L1_out_boundary_wrapper_5_x0 D_drain_IO_L1_out_wrapper_5_2_x0 D_drain_IO_L1_out_wrapper_5_1_x0 D_drain_IO_L1_out_wrapper_5_0_x0 D_drain_IO_L1_out_boundary_wrapper_6_x0 D_drain_IO_L1_out_wrapper_6_2_x0 D_drain_IO_L1_out_wrapper_6_1_x0 D_drain_IO_L1_out_wrapper_6_0_x0 D_drain_IO_L1_out_boundary_wrapper_7_x0 D_drain_IO_L1_out_wrapper_7_2_x0 D_drain_IO_L1_out_wrapper_7_1_x0 D_drain_IO_L1_out_wrapper_7_0_x0 D_drain_IO_L2_out_boundary_x0 D_drain_IO_L2_out_6_x0 D_drain_IO_L2_out_5_x0 D_drain_IO_L2_out_4_x0 D_drain_IO_L2_out_3_x0 D_drain_IO_L2_out_2_x0 D_drain_IO_L2_out_1_x0 D_drain_IO_L2_out_0_x0 D_drain_IO_L3_out_x0 D_drain_IO_L3_out_serialize_x0 kernel0_x0 nondf_kernel_heat_x0 nondf_kernel_heat_x1 kernel0_x1.entry6 kernel0_x1.entry15 A_IO_L3_in_serialize_x1 A_IO_L3_in_x1 A_IO_L2_in_0_x1 A_IO_L2_in_1_x1 A_IO_L2_in_2_x1 A_IO_L2_in_boundary_x1 B_IO_L3_in_serialize_x1 B_IO_L3_in_x1 B_IO_L2_in_0_x1 B_IO_L2_in_1_x1 B_IO_L2_in_2_x1 B_IO_L2_in_3_x1 B_IO_L2_in_4_x1 B_IO_L2_in_5_x1 B_IO_L2_in_6_x1 B_IO_L2_in_boundary_x1 C_IO_L3_in_serialize_x1 C_IO_L3_in_x1 C_IO_L2_in_0_x1 C_IO_L2_in_1_x1 C_IO_L2_in_2_x1 C_IO_L2_in_3_x1 C_IO_L2_in_4_x1 C_IO_L2_in_5_x1 C_IO_L2_in_6_x1 C_IO_L2_in_boundary_x1 PE_wrapper_0_0_x1 PE_wrapper_0_1_x1 PE_wrapper_0_2_x1 PE_wrapper_0_3_x1 PE_wrapper_0_4_x1 PE_wrapper_0_5_x1 PE_wrapper_0_6_x1 PE_wrapper_0_7_x1 PE_wrapper_1_0_x1 PE_wrapper_1_1_x1 PE_wrapper_1_2_x1 PE_wrapper_1_3_x1 PE_wrapper_1_4_x1 PE_wrapper_1_5_x1 PE_wrapper_1_6_x1 PE_wrapper_1_7_x1 PE_wrapper_2_0_x1 PE_wrapper_2_1_x1 PE_wrapper_2_2_x1 PE_wrapper_2_3_x1 PE_wrapper_2_4_x1 PE_wrapper_2_5_x1 PE_wrapper_2_6_x1 PE_wrapper_2_7_x1 PE_wrapper_3_0_x1 PE_wrapper_3_1_x1 PE_wrapper_3_2_x1 PE_wrapper_3_3_x1 PE_wrapper_3_4_x1 PE_wrapper_3_5_x1 PE_wrapper_3_6_x1 PE_wrapper_3_7_x1 A_PE_dummy_in_0_x1 A_PE_dummy_in_1_x1 A_PE_dummy_in_2_x1 A_PE_dummy_in_3_x1 B_PE_dummy_in_0_x1 B_PE_dummy_in_1_x1 B_PE_dummy_in_2_x1 B_PE_dummy_in_3_x1 B_PE_dummy_in_4_x1 B_PE_dummy_in_5_x1 B_PE_dummy_in_6_x1 B_PE_dummy_in_7_x1 C_PE_dummy_in_0_x1 C_PE_dummy_in_1_x1 C_PE_dummy_in_2_x1 C_PE_dummy_in_3_x1 C_PE_dummy_in_4_x1 C_PE_dummy_in_5_x1 C_PE_dummy_in_6_x1 C_PE_dummy_in_7_x1 D_drain_IO_L1_out_boundary_wrapper_0_x1 D_drain_IO_L1_out_wrapper_0_2_x1 D_drain_IO_L1_out_wrapper_0_1_x1 D_drain_IO_L1_out_wrapper_0_0_x1 D_drain_IO_L1_out_boundary_wrapper_1_x1 D_drain_IO_L1_out_wrapper_1_2_x1 D_drain_IO_L1_out_wrapper_1_1_x1 D_drain_IO_L1_out_wrapper_1_0_x1 D_drain_IO_L1_out_boundary_wrapper_2_x1 D_drain_IO_L1_out_wrapper_2_2_x1 D_drain_IO_L1_out_wrapper_2_1_x1 D_drain_IO_L1_out_wrapper_2_0_x1 D_drain_IO_L1_out_boundary_wrapper_3_x1 D_drain_IO_L1_out_wrapper_3_2_x1 D_drain_IO_L1_out_wrapper_3_1_x1 D_drain_IO_L1_out_wrapper_3_0_x1 D_drain_IO_L1_out_boundary_wrapper_4_x1 D_drain_IO_L1_out_wrapper_4_2_x1 D_drain_IO_L1_out_wrapper_4_1_x1 D_drain_IO_L1_out_wrapper_4_0_x1 D_drain_IO_L1_out_boundary_wrapper_5_x1 D_drain_IO_L1_out_wrapper_5_2_x1 D_drain_IO_L1_out_wrapper_5_1_x1 D_drain_IO_L1_out_wrapper_5_0_x1 D_drain_IO_L1_out_boundary_wrapper_6_x1 D_drain_IO_L1_out_wrapper_6_2_x1 D_drain_IO_L1_out_wrapper_6_1_x1 D_drain_IO_L1_out_wrapper_6_0_x1 D_drain_IO_L1_out_boundary_wrapper_7_x1 D_drain_IO_L1_out_wrapper_7_2_x1 D_drain_IO_L1_out_wrapper_7_1_x1 D_drain_IO_L1_out_wrapper_7_0_x1 D_drain_IO_L2_out_boundary_x1 D_drain_IO_L2_out_6_x1 D_drain_IO_L2_out_5_x1 D_drain_IO_L2_out_4_x1 D_drain_IO_L2_out_3_x1 D_drain_IO_L2_out_2_x1 D_drain_IO_L2_out_1_x1 D_drain_IO_L2_out_0_x1 D_drain_IO_L3_out_x1 D_drain_IO_L3_out_serialize_x1 kernel0_x1 top
INFO-FLOW: Handling components in module [kernel0_x0_entry3] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0_entry3.compgen.tcl 
INFO-FLOW: Handling components in module [kernel0_x0_entry11] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0_entry11.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L3_in_serialize_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.compgen.tcl 
INFO-FLOW: Found component top_add_11ns_11ns_11_1_1.
INFO-FLOW: Append model top_add_11ns_11ns_11_1_1
INFO-FLOW: Handling components in module [A_IO_L3_in_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
INFO-FLOW: Found component top_A_IO_L2_in_0_x0_local_A_ping_V.
INFO-FLOW: Append model top_A_IO_L2_in_0_x0_local_A_ping_V
INFO-FLOW: Found component top_A_IO_L2_in_0_x0_data_split_V_80.
INFO-FLOW: Append model top_A_IO_L2_in_0_x0_data_split_V_80
INFO-FLOW: Handling components in module [A_IO_L2_in_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_boundary_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L3_in_serialize_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L3_in_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_0_x0.compgen.tcl 
INFO-FLOW: Found component top_B_IO_L2_in_0_x0_data_split_V_64.
INFO-FLOW: Append model top_B_IO_L2_in_0_x0_data_split_V_64
INFO-FLOW: Handling components in module [B_IO_L2_in_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_boundary_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L3_in_serialize_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_serialize_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L3_in_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_0_x0.compgen.tcl 
INFO-FLOW: Found component top_C_IO_L2_in_0_x0_local_C_ping_V.
INFO-FLOW: Append model top_C_IO_L2_in_0_x0_local_C_ping_V
INFO-FLOW: Handling components in module [C_IO_L2_in_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_boundary_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_boundary_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
INFO-FLOW: Found component top_fadd_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model top_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component top_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model top_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component top_PE_wrapper_0_0_x0_local_A_0_0.
INFO-FLOW: Append model top_PE_wrapper_0_0_x0_local_A_0_0
INFO-FLOW: Found component top_PE_wrapper_0_0_x0_local_D.
INFO-FLOW: Append model top_PE_wrapper_0_0_x0_local_D
INFO-FLOW: Handling components in module [PE_wrapper_0_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x0.compgen.tcl 
INFO-FLOW: Found component top_D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V.
INFO-FLOW: Append model top_D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V
INFO-FLOW: Found component top_D_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V.
INFO-FLOW: Append model top_D_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_0_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_0_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_0_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_1_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_1_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_1_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_2_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_2_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_2_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_3_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_3_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_3_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_4_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_4_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_4_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_5_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_5_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_5_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_6_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_6_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_6_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_7_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_7_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_7_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_7_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_boundary_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_6_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_5_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_4_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_3_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_2_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_1_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L3_out_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_x0.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L3_out_serialize_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x0.compgen.tcl 
INFO-FLOW: Found component top_D_drain_IO_L3_out_serialize_x0_mem_data_split_V.
INFO-FLOW: Append model top_D_drain_IO_L3_out_serialize_x0_mem_data_split_V
INFO-FLOW: Handling components in module [kernel0_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0.compgen.tcl 
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w64_d2_S.
INFO-FLOW: Append model top_fifo_w64_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w512_d2_S.
INFO-FLOW: Append model top_fifo_w512_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w256_d2_S.
INFO-FLOW: Append model top_fifo_w256_d2_S
INFO-FLOW: Found component top_fifo_w32_d2_S.
INFO-FLOW: Append model top_fifo_w32_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Found component top_fifo_w128_d2_S.
INFO-FLOW: Append model top_fifo_w128_d2_S
INFO-FLOW: Handling components in module [nondf_kernel_heat_x0] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/nondf_kernel_heat_x0.compgen.tcl 
INFO-FLOW: Found component top_dadddsub_64ns_64ns_64_8_full_dsp_1.
INFO-FLOW: Append model top_dadddsub_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: Found component top_dsub_64ns_64ns_64_8_full_dsp_1.
INFO-FLOW: Append model top_dsub_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: Found component top_dmul_64ns_64ns_64_8_max_dsp_1.
INFO-FLOW: Append model top_dmul_64ns_64ns_64_8_max_dsp_1
INFO-FLOW: Found component top_uitodp_64ns_64_5_no_dsp_1.
INFO-FLOW: Append model top_uitodp_64ns_64_5_no_dsp_1
INFO-FLOW: Found component top_sub_512ns_512ns_512_2_1.
INFO-FLOW: Append model top_sub_512ns_512ns_512_2_1
INFO-FLOW: Found component top_add_512ns_512ns_512_2_1.
INFO-FLOW: Append model top_add_512ns_512ns_512_2_1
INFO-FLOW: Found component top_nondf_kernel_heat_x0_A_V.
INFO-FLOW: Append model top_nondf_kernel_heat_x0_A_V
INFO-FLOW: Handling components in module [nondf_kernel_heat_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/nondf_kernel_heat_x1.compgen.tcl 
INFO-FLOW: Found component top_add_6ns_6ns_6_1_1.
INFO-FLOW: Append model top_add_6ns_6ns_6_1_1
INFO-FLOW: Found component top_add_10ns_10ns_10_1_1.
INFO-FLOW: Append model top_add_10ns_10ns_10_1_1
INFO-FLOW: Found component top_add_15ns_15ns_15_1_1.
INFO-FLOW: Append model top_add_15ns_15ns_15_1_1
INFO-FLOW: Found component top_add_4ns_4ns_4_1_1.
INFO-FLOW: Append model top_add_4ns_4ns_4_1_1
INFO-FLOW: Found component top_add_5ns_5ns_5_1_1.
INFO-FLOW: Append model top_add_5ns_5ns_5_1_1
INFO-FLOW: Found component top_add_5ns_5s_5_1_1.
INFO-FLOW: Append model top_add_5ns_5s_5_1_1
INFO-FLOW: Found component top_sub_12ns_12ns_12_1_1.
INFO-FLOW: Append model top_sub_12ns_12ns_12_1_1
INFO-FLOW: Found component top_sub_10ns_10ns_10_1_1.
INFO-FLOW: Append model top_sub_10ns_10ns_10_1_1
INFO-FLOW: Found component top_add_12ns_12ns_12_1_1.
INFO-FLOW: Append model top_add_12ns_12ns_12_1_1
INFO-FLOW: Handling components in module [kernel0_x1_entry6] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1_entry6.compgen.tcl 
INFO-FLOW: Handling components in module [kernel0_x1_entry15] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1_entry15.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L3_in_serialize_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_serialize_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L3_in_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_boundary_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L3_in_serialize_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_serialize_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L3_in_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_3_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_4_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_4_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_5_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_5_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_6_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_6_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_boundary_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L3_in_serialize_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_serialize_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L3_in_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_3_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_4_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_4_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_5_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_5_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_6_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_6_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_IO_L2_in_boundary_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_boundary_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_3_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_4_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_4_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_5_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_5_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_6_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_6_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_0_7_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_7_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_3_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_4_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_4_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_5_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_5_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_6_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_6_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_1_7_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_7_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_3_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_4_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_4_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_5_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_5_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_6_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_6_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_2_7_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_7_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_3_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_4_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_4_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_5_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_5_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_6_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_6_x1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3_7_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_7_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in_3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_3_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_3_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_4_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_4_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_5_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_5_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_6_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_6_x1.compgen.tcl 
INFO-FLOW: Handling components in module [B_PE_dummy_in_7_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_7_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_3_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_4_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_4_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_5_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_5_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_6_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_6_x1.compgen.tcl 
INFO-FLOW: Handling components in module [C_PE_dummy_in_7_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_7_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_0_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_0_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_0_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_1_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_1_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_1_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_2_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_2_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_2_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_3_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_3_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_3_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_4_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_4_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_4_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_4_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_5_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_5_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_5_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_5_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_6_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_6_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_6_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_6_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_boundary_wrapper_7_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_7_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_7_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L1_out_wrapper_7_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_boundary_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_6_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_5_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_4_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_3_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_2_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_1_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L2_out_0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L3_out_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_x1.compgen.tcl 
INFO-FLOW: Handling components in module [D_drain_IO_L3_out_serialize_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x1.compgen.tcl 
INFO-FLOW: Handling components in module [kernel0_x1] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1.compgen.tcl 
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d2_S_x.
INFO-FLOW: Append model top_fifo_w64_d2_S_x
INFO-FLOW: Found component top_fifo_w64_d29_A.
INFO-FLOW: Append model top_fifo_w64_d29_A
INFO-FLOW: Found component top_fifo_w512_d2_S_x.
INFO-FLOW: Append model top_fifo_w512_d2_S_x
INFO-FLOW: Found component top_fifo_w512_d2_S_x.
INFO-FLOW: Append model top_fifo_w512_d2_S_x
INFO-FLOW: Found component top_fifo_w512_d2_S_x.
INFO-FLOW: Append model top_fifo_w512_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w512_d2_S_x.
INFO-FLOW: Append model top_fifo_w512_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w512_d2_S_x.
INFO-FLOW: Append model top_fifo_w512_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w512_d2_S_x.
INFO-FLOW: Append model top_fifo_w512_d2_S_x
INFO-FLOW: Found component top_fifo_w512_d2_S_x.
INFO-FLOW: Append model top_fifo_w512_d2_S_x
INFO-FLOW: Found component top_fifo_w512_d2_S_x.
INFO-FLOW: Append model top_fifo_w512_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w512_d2_S_x.
INFO-FLOW: Append model top_fifo_w512_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w512_d2_S_x.
INFO-FLOW: Append model top_fifo_w512_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w512_d2_S_x.
INFO-FLOW: Append model top_fifo_w512_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w512_d2_S_x.
INFO-FLOW: Append model top_fifo_w512_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w512_d2_S_x.
INFO-FLOW: Append model top_fifo_w512_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w512_d2_S_x.
INFO-FLOW: Append model top_fifo_w512_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w256_d2_S_x.
INFO-FLOW: Append model top_fifo_w256_d2_S_x
INFO-FLOW: Found component top_fifo_w32_d2_S_x.
INFO-FLOW: Append model top_fifo_w32_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Found component top_fifo_w128_d2_S_x.
INFO-FLOW: Append model top_fifo_w128_d2_S_x
INFO-FLOW: Handling components in module [top] ... 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.compgen.tcl 
INFO-FLOW: Found component top_temp_C1_V.
INFO-FLOW: Append model top_temp_C1_V
INFO-FLOW: Found component top_temp_D1_V.
INFO-FLOW: Append model top_temp_D1_V
INFO-FLOW: Found component top_control_s_axi.
INFO-FLOW: Append model top_control_s_axi
INFO-FLOW: Found component top_gmem_A_m_axi.
INFO-FLOW: Append model top_gmem_A_m_axi
INFO-FLOW: Found component top_gmem_B_m_axi.
INFO-FLOW: Append model top_gmem_B_m_axi
INFO-FLOW: Found component top_gmem_C_m_axi.
INFO-FLOW: Append model top_gmem_C_m_axi
INFO-FLOW: Found component top_gmem_D_m_axi.
INFO-FLOW: Append model top_gmem_D_m_axi
INFO-FLOW: Append model kernel0_x0_entry3
INFO-FLOW: Append model kernel0_x0_entry11
INFO-FLOW: Append model A_IO_L3_in_serialize_x0
INFO-FLOW: Append model A_IO_L3_in_x0
INFO-FLOW: Append model A_IO_L2_in_0_x0
INFO-FLOW: Append model A_IO_L2_in_1_x0
INFO-FLOW: Append model A_IO_L2_in_2_x0
INFO-FLOW: Append model A_IO_L2_in_boundary_x0
INFO-FLOW: Append model B_IO_L3_in_serialize_x0
INFO-FLOW: Append model B_IO_L3_in_x0
INFO-FLOW: Append model B_IO_L2_in_0_x0
INFO-FLOW: Append model B_IO_L2_in_1_x0
INFO-FLOW: Append model B_IO_L2_in_2_x0
INFO-FLOW: Append model B_IO_L2_in_3_x0
INFO-FLOW: Append model B_IO_L2_in_4_x0
INFO-FLOW: Append model B_IO_L2_in_5_x0
INFO-FLOW: Append model B_IO_L2_in_6_x0
INFO-FLOW: Append model B_IO_L2_in_boundary_x0
INFO-FLOW: Append model C_IO_L3_in_serialize_x0
INFO-FLOW: Append model C_IO_L3_in_x0
INFO-FLOW: Append model C_IO_L2_in_0_x0
INFO-FLOW: Append model C_IO_L2_in_1_x0
INFO-FLOW: Append model C_IO_L2_in_2_x0
INFO-FLOW: Append model C_IO_L2_in_3_x0
INFO-FLOW: Append model C_IO_L2_in_4_x0
INFO-FLOW: Append model C_IO_L2_in_5_x0
INFO-FLOW: Append model C_IO_L2_in_6_x0
INFO-FLOW: Append model C_IO_L2_in_boundary_x0
INFO-FLOW: Append model PE_wrapper_0_0_x0
INFO-FLOW: Append model PE_wrapper_0_1_x0
INFO-FLOW: Append model PE_wrapper_0_2_x0
INFO-FLOW: Append model PE_wrapper_0_3_x0
INFO-FLOW: Append model PE_wrapper_0_4_x0
INFO-FLOW: Append model PE_wrapper_0_5_x0
INFO-FLOW: Append model PE_wrapper_0_6_x0
INFO-FLOW: Append model PE_wrapper_0_7_x0
INFO-FLOW: Append model PE_wrapper_1_0_x0
INFO-FLOW: Append model PE_wrapper_1_1_x0
INFO-FLOW: Append model PE_wrapper_1_2_x0
INFO-FLOW: Append model PE_wrapper_1_3_x0
INFO-FLOW: Append model PE_wrapper_1_4_x0
INFO-FLOW: Append model PE_wrapper_1_5_x0
INFO-FLOW: Append model PE_wrapper_1_6_x0
INFO-FLOW: Append model PE_wrapper_1_7_x0
INFO-FLOW: Append model PE_wrapper_2_0_x0
INFO-FLOW: Append model PE_wrapper_2_1_x0
INFO-FLOW: Append model PE_wrapper_2_2_x0
INFO-FLOW: Append model PE_wrapper_2_3_x0
INFO-FLOW: Append model PE_wrapper_2_4_x0
INFO-FLOW: Append model PE_wrapper_2_5_x0
INFO-FLOW: Append model PE_wrapper_2_6_x0
INFO-FLOW: Append model PE_wrapper_2_7_x0
INFO-FLOW: Append model PE_wrapper_3_0_x0
INFO-FLOW: Append model PE_wrapper_3_1_x0
INFO-FLOW: Append model PE_wrapper_3_2_x0
INFO-FLOW: Append model PE_wrapper_3_3_x0
INFO-FLOW: Append model PE_wrapper_3_4_x0
INFO-FLOW: Append model PE_wrapper_3_5_x0
INFO-FLOW: Append model PE_wrapper_3_6_x0
INFO-FLOW: Append model PE_wrapper_3_7_x0
INFO-FLOW: Append model A_PE_dummy_in_0_x0
INFO-FLOW: Append model A_PE_dummy_in_1_x0
INFO-FLOW: Append model A_PE_dummy_in_2_x0
INFO-FLOW: Append model A_PE_dummy_in_3_x0
INFO-FLOW: Append model B_PE_dummy_in_0_x0
INFO-FLOW: Append model B_PE_dummy_in_1_x0
INFO-FLOW: Append model B_PE_dummy_in_2_x0
INFO-FLOW: Append model B_PE_dummy_in_3_x0
INFO-FLOW: Append model B_PE_dummy_in_4_x0
INFO-FLOW: Append model B_PE_dummy_in_5_x0
INFO-FLOW: Append model B_PE_dummy_in_6_x0
INFO-FLOW: Append model B_PE_dummy_in_7_x0
INFO-FLOW: Append model C_PE_dummy_in_0_x0
INFO-FLOW: Append model C_PE_dummy_in_1_x0
INFO-FLOW: Append model C_PE_dummy_in_2_x0
INFO-FLOW: Append model C_PE_dummy_in_3_x0
INFO-FLOW: Append model C_PE_dummy_in_4_x0
INFO-FLOW: Append model C_PE_dummy_in_5_x0
INFO-FLOW: Append model C_PE_dummy_in_6_x0
INFO-FLOW: Append model C_PE_dummy_in_7_x0
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_0_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_0_2_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_0_1_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_0_0_x0
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_1_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_1_2_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_1_1_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_1_0_x0
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_2_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_2_2_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_2_1_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_2_0_x0
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_3_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_3_2_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_3_1_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_3_0_x0
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_4_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_4_2_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_4_1_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_4_0_x0
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_5_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_5_2_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_5_1_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_5_0_x0
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_6_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_6_2_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_6_1_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_6_0_x0
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_7_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_7_2_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_7_1_x0
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_7_0_x0
INFO-FLOW: Append model D_drain_IO_L2_out_boundary_x0
INFO-FLOW: Append model D_drain_IO_L2_out_6_x0
INFO-FLOW: Append model D_drain_IO_L2_out_5_x0
INFO-FLOW: Append model D_drain_IO_L2_out_4_x0
INFO-FLOW: Append model D_drain_IO_L2_out_3_x0
INFO-FLOW: Append model D_drain_IO_L2_out_2_x0
INFO-FLOW: Append model D_drain_IO_L2_out_1_x0
INFO-FLOW: Append model D_drain_IO_L2_out_0_x0
INFO-FLOW: Append model D_drain_IO_L3_out_x0
INFO-FLOW: Append model D_drain_IO_L3_out_serialize_x0
INFO-FLOW: Append model kernel0_x0
INFO-FLOW: Append model nondf_kernel_heat_x0
INFO-FLOW: Append model nondf_kernel_heat_x1
INFO-FLOW: Append model kernel0_x1_entry6
INFO-FLOW: Append model kernel0_x1_entry15
INFO-FLOW: Append model A_IO_L3_in_serialize_x1
INFO-FLOW: Append model A_IO_L3_in_x1
INFO-FLOW: Append model A_IO_L2_in_0_x1
INFO-FLOW: Append model A_IO_L2_in_1_x1
INFO-FLOW: Append model A_IO_L2_in_2_x1
INFO-FLOW: Append model A_IO_L2_in_boundary_x1
INFO-FLOW: Append model B_IO_L3_in_serialize_x1
INFO-FLOW: Append model B_IO_L3_in_x1
INFO-FLOW: Append model B_IO_L2_in_0_x1
INFO-FLOW: Append model B_IO_L2_in_1_x1
INFO-FLOW: Append model B_IO_L2_in_2_x1
INFO-FLOW: Append model B_IO_L2_in_3_x1
INFO-FLOW: Append model B_IO_L2_in_4_x1
INFO-FLOW: Append model B_IO_L2_in_5_x1
INFO-FLOW: Append model B_IO_L2_in_6_x1
INFO-FLOW: Append model B_IO_L2_in_boundary_x1
INFO-FLOW: Append model C_IO_L3_in_serialize_x1
INFO-FLOW: Append model C_IO_L3_in_x1
INFO-FLOW: Append model C_IO_L2_in_0_x1
INFO-FLOW: Append model C_IO_L2_in_1_x1
INFO-FLOW: Append model C_IO_L2_in_2_x1
INFO-FLOW: Append model C_IO_L2_in_3_x1
INFO-FLOW: Append model C_IO_L2_in_4_x1
INFO-FLOW: Append model C_IO_L2_in_5_x1
INFO-FLOW: Append model C_IO_L2_in_6_x1
INFO-FLOW: Append model C_IO_L2_in_boundary_x1
INFO-FLOW: Append model PE_wrapper_0_0_x1
INFO-FLOW: Append model PE_wrapper_0_1_x1
INFO-FLOW: Append model PE_wrapper_0_2_x1
INFO-FLOW: Append model PE_wrapper_0_3_x1
INFO-FLOW: Append model PE_wrapper_0_4_x1
INFO-FLOW: Append model PE_wrapper_0_5_x1
INFO-FLOW: Append model PE_wrapper_0_6_x1
INFO-FLOW: Append model PE_wrapper_0_7_x1
INFO-FLOW: Append model PE_wrapper_1_0_x1
INFO-FLOW: Append model PE_wrapper_1_1_x1
INFO-FLOW: Append model PE_wrapper_1_2_x1
INFO-FLOW: Append model PE_wrapper_1_3_x1
INFO-FLOW: Append model PE_wrapper_1_4_x1
INFO-FLOW: Append model PE_wrapper_1_5_x1
INFO-FLOW: Append model PE_wrapper_1_6_x1
INFO-FLOW: Append model PE_wrapper_1_7_x1
INFO-FLOW: Append model PE_wrapper_2_0_x1
INFO-FLOW: Append model PE_wrapper_2_1_x1
INFO-FLOW: Append model PE_wrapper_2_2_x1
INFO-FLOW: Append model PE_wrapper_2_3_x1
INFO-FLOW: Append model PE_wrapper_2_4_x1
INFO-FLOW: Append model PE_wrapper_2_5_x1
INFO-FLOW: Append model PE_wrapper_2_6_x1
INFO-FLOW: Append model PE_wrapper_2_7_x1
INFO-FLOW: Append model PE_wrapper_3_0_x1
INFO-FLOW: Append model PE_wrapper_3_1_x1
INFO-FLOW: Append model PE_wrapper_3_2_x1
INFO-FLOW: Append model PE_wrapper_3_3_x1
INFO-FLOW: Append model PE_wrapper_3_4_x1
INFO-FLOW: Append model PE_wrapper_3_5_x1
INFO-FLOW: Append model PE_wrapper_3_6_x1
INFO-FLOW: Append model PE_wrapper_3_7_x1
INFO-FLOW: Append model A_PE_dummy_in_0_x1
INFO-FLOW: Append model A_PE_dummy_in_1_x1
INFO-FLOW: Append model A_PE_dummy_in_2_x1
INFO-FLOW: Append model A_PE_dummy_in_3_x1
INFO-FLOW: Append model B_PE_dummy_in_0_x1
INFO-FLOW: Append model B_PE_dummy_in_1_x1
INFO-FLOW: Append model B_PE_dummy_in_2_x1
INFO-FLOW: Append model B_PE_dummy_in_3_x1
INFO-FLOW: Append model B_PE_dummy_in_4_x1
INFO-FLOW: Append model B_PE_dummy_in_5_x1
INFO-FLOW: Append model B_PE_dummy_in_6_x1
INFO-FLOW: Append model B_PE_dummy_in_7_x1
INFO-FLOW: Append model C_PE_dummy_in_0_x1
INFO-FLOW: Append model C_PE_dummy_in_1_x1
INFO-FLOW: Append model C_PE_dummy_in_2_x1
INFO-FLOW: Append model C_PE_dummy_in_3_x1
INFO-FLOW: Append model C_PE_dummy_in_4_x1
INFO-FLOW: Append model C_PE_dummy_in_5_x1
INFO-FLOW: Append model C_PE_dummy_in_6_x1
INFO-FLOW: Append model C_PE_dummy_in_7_x1
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_0_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_0_2_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_0_1_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_0_0_x1
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_1_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_1_2_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_1_1_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_1_0_x1
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_2_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_2_2_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_2_1_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_2_0_x1
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_3_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_3_2_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_3_1_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_3_0_x1
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_4_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_4_2_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_4_1_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_4_0_x1
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_5_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_5_2_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_5_1_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_5_0_x1
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_6_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_6_2_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_6_1_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_6_0_x1
INFO-FLOW: Append model D_drain_IO_L1_out_boundary_wrapper_7_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_7_2_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_7_1_x1
INFO-FLOW: Append model D_drain_IO_L1_out_wrapper_7_0_x1
INFO-FLOW: Append model D_drain_IO_L2_out_boundary_x1
INFO-FLOW: Append model D_drain_IO_L2_out_6_x1
INFO-FLOW: Append model D_drain_IO_L2_out_5_x1
INFO-FLOW: Append model D_drain_IO_L2_out_4_x1
INFO-FLOW: Append model D_drain_IO_L2_out_3_x1
INFO-FLOW: Append model D_drain_IO_L2_out_2_x1
INFO-FLOW: Append model D_drain_IO_L2_out_1_x1
INFO-FLOW: Append model D_drain_IO_L2_out_0_x1
INFO-FLOW: Append model D_drain_IO_L3_out_x1
INFO-FLOW: Append model D_drain_IO_L3_out_serialize_x1
INFO-FLOW: Append model kernel0_x1
INFO-FLOW: Append model top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_add_11ns_11ns_11_1_1 top_A_IO_L2_in_0_x0_local_A_ping_V top_A_IO_L2_in_0_x0_data_split_V_80 top_B_IO_L2_in_0_x0_data_split_V_64 top_C_IO_L2_in_0_x0_local_C_ping_V top_fadd_32ns_32ns_32_7_full_dsp_1 top_fmul_32ns_32ns_32_4_max_dsp_1 top_PE_wrapper_0_0_x0_local_A_0_0 top_PE_wrapper_0_0_x0_local_D top_D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V top_D_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V top_D_drain_IO_L3_out_serialize_x0_mem_data_split_V top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w64_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w256_d2_S top_fifo_w512_d2_S top_fifo_w256_d2_S top_fifo_w512_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w32_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w512_d2_S top_fifo_w256_d2_S top_fifo_w512_d2_S top_fifo_w256_d2_S top_fifo_w512_d2_S top_fifo_w256_d2_S top_fifo_w512_d2_S top_fifo_w256_d2_S top_fifo_w512_d2_S top_fifo_w256_d2_S top_fifo_w512_d2_S top_fifo_w256_d2_S top_fifo_w512_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w256_d2_S top_fifo_w32_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_fifo_w128_d2_S top_dadddsub_64ns_64ns_64_8_full_dsp_1 top_dsub_64ns_64ns_64_8_full_dsp_1 top_dmul_64ns_64ns_64_8_max_dsp_1 top_uitodp_64ns_64_5_no_dsp_1 top_sub_512ns_512ns_512_2_1 top_add_512ns_512ns_512_2_1 top_nondf_kernel_heat_x0_A_V top_add_6ns_6ns_6_1_1 top_add_10ns_10ns_10_1_1 top_add_15ns_15ns_15_1_1 top_add_4ns_4ns_4_1_1 top_add_5ns_5ns_5_1_1 top_add_5ns_5s_5_1_1 top_sub_12ns_12ns_12_1_1 top_sub_10ns_10ns_10_1_1 top_add_12ns_12ns_12_1_1 top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d2_S_x top_fifo_w64_d29_A top_fifo_w512_d2_S_x top_fifo_w512_d2_S_x top_fifo_w512_d2_S_x top_fifo_w256_d2_S_x top_fifo_w512_d2_S_x top_fifo_w256_d2_S_x top_fifo_w512_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w32_d2_S_x top_fifo_w512_d2_S_x top_fifo_w512_d2_S_x top_fifo_w512_d2_S_x top_fifo_w256_d2_S_x top_fifo_w512_d2_S_x top_fifo_w256_d2_S_x top_fifo_w512_d2_S_x top_fifo_w256_d2_S_x top_fifo_w512_d2_S_x top_fifo_w256_d2_S_x top_fifo_w512_d2_S_x top_fifo_w256_d2_S_x top_fifo_w512_d2_S_x top_fifo_w256_d2_S_x top_fifo_w512_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w256_d2_S_x top_fifo_w32_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_fifo_w128_d2_S_x top_temp_C1_V top_temp_D1_V top_control_s_axi top_gmem_A_m_axi top_gmem_B_m_axi top_gmem_C_m_axi top_gmem_D_m_axi kernel0_x0_entry3 kernel0_x0_entry11 A_IO_L3_in_serialize_x0 A_IO_L3_in_x0 A_IO_L2_in_0_x0 A_IO_L2_in_1_x0 A_IO_L2_in_2_x0 A_IO_L2_in_boundary_x0 B_IO_L3_in_serialize_x0 B_IO_L3_in_x0 B_IO_L2_in_0_x0 B_IO_L2_in_1_x0 B_IO_L2_in_2_x0 B_IO_L2_in_3_x0 B_IO_L2_in_4_x0 B_IO_L2_in_5_x0 B_IO_L2_in_6_x0 B_IO_L2_in_boundary_x0 C_IO_L3_in_serialize_x0 C_IO_L3_in_x0 C_IO_L2_in_0_x0 C_IO_L2_in_1_x0 C_IO_L2_in_2_x0 C_IO_L2_in_3_x0 C_IO_L2_in_4_x0 C_IO_L2_in_5_x0 C_IO_L2_in_6_x0 C_IO_L2_in_boundary_x0 PE_wrapper_0_0_x0 PE_wrapper_0_1_x0 PE_wrapper_0_2_x0 PE_wrapper_0_3_x0 PE_wrapper_0_4_x0 PE_wrapper_0_5_x0 PE_wrapper_0_6_x0 PE_wrapper_0_7_x0 PE_wrapper_1_0_x0 PE_wrapper_1_1_x0 PE_wrapper_1_2_x0 PE_wrapper_1_3_x0 PE_wrapper_1_4_x0 PE_wrapper_1_5_x0 PE_wrapper_1_6_x0 PE_wrapper_1_7_x0 PE_wrapper_2_0_x0 PE_wrapper_2_1_x0 PE_wrapper_2_2_x0 PE_wrapper_2_3_x0 PE_wrapper_2_4_x0 PE_wrapper_2_5_x0 PE_wrapper_2_6_x0 PE_wrapper_2_7_x0 PE_wrapper_3_0_x0 PE_wrapper_3_1_x0 PE_wrapper_3_2_x0 PE_wrapper_3_3_x0 PE_wrapper_3_4_x0 PE_wrapper_3_5_x0 PE_wrapper_3_6_x0 PE_wrapper_3_7_x0 A_PE_dummy_in_0_x0 A_PE_dummy_in_1_x0 A_PE_dummy_in_2_x0 A_PE_dummy_in_3_x0 B_PE_dummy_in_0_x0 B_PE_dummy_in_1_x0 B_PE_dummy_in_2_x0 B_PE_dummy_in_3_x0 B_PE_dummy_in_4_x0 B_PE_dummy_in_5_x0 B_PE_dummy_in_6_x0 B_PE_dummy_in_7_x0 C_PE_dummy_in_0_x0 C_PE_dummy_in_1_x0 C_PE_dummy_in_2_x0 C_PE_dummy_in_3_x0 C_PE_dummy_in_4_x0 C_PE_dummy_in_5_x0 C_PE_dummy_in_6_x0 C_PE_dummy_in_7_x0 D_drain_IO_L1_out_boundary_wrapper_0_x0 D_drain_IO_L1_out_wrapper_0_2_x0 D_drain_IO_L1_out_wrapper_0_1_x0 D_drain_IO_L1_out_wrapper_0_0_x0 D_drain_IO_L1_out_boundary_wrapper_1_x0 D_drain_IO_L1_out_wrapper_1_2_x0 D_drain_IO_L1_out_wrapper_1_1_x0 D_drain_IO_L1_out_wrapper_1_0_x0 D_drain_IO_L1_out_boundary_wrapper_2_x0 D_drain_IO_L1_out_wrapper_2_2_x0 D_drain_IO_L1_out_wrapper_2_1_x0 D_drain_IO_L1_out_wrapper_2_0_x0 D_drain_IO_L1_out_boundary_wrapper_3_x0 D_drain_IO_L1_out_wrapper_3_2_x0 D_drain_IO_L1_out_wrapper_3_1_x0 D_drain_IO_L1_out_wrapper_3_0_x0 D_drain_IO_L1_out_boundary_wrapper_4_x0 D_drain_IO_L1_out_wrapper_4_2_x0 D_drain_IO_L1_out_wrapper_4_1_x0 D_drain_IO_L1_out_wrapper_4_0_x0 D_drain_IO_L1_out_boundary_wrapper_5_x0 D_drain_IO_L1_out_wrapper_5_2_x0 D_drain_IO_L1_out_wrapper_5_1_x0 D_drain_IO_L1_out_wrapper_5_0_x0 D_drain_IO_L1_out_boundary_wrapper_6_x0 D_drain_IO_L1_out_wrapper_6_2_x0 D_drain_IO_L1_out_wrapper_6_1_x0 D_drain_IO_L1_out_wrapper_6_0_x0 D_drain_IO_L1_out_boundary_wrapper_7_x0 D_drain_IO_L1_out_wrapper_7_2_x0 D_drain_IO_L1_out_wrapper_7_1_x0 D_drain_IO_L1_out_wrapper_7_0_x0 D_drain_IO_L2_out_boundary_x0 D_drain_IO_L2_out_6_x0 D_drain_IO_L2_out_5_x0 D_drain_IO_L2_out_4_x0 D_drain_IO_L2_out_3_x0 D_drain_IO_L2_out_2_x0 D_drain_IO_L2_out_1_x0 D_drain_IO_L2_out_0_x0 D_drain_IO_L3_out_x0 D_drain_IO_L3_out_serialize_x0 kernel0_x0 nondf_kernel_heat_x0 nondf_kernel_heat_x1 kernel0_x1_entry6 kernel0_x1_entry15 A_IO_L3_in_serialize_x1 A_IO_L3_in_x1 A_IO_L2_in_0_x1 A_IO_L2_in_1_x1 A_IO_L2_in_2_x1 A_IO_L2_in_boundary_x1 B_IO_L3_in_serialize_x1 B_IO_L3_in_x1 B_IO_L2_in_0_x1 B_IO_L2_in_1_x1 B_IO_L2_in_2_x1 B_IO_L2_in_3_x1 B_IO_L2_in_4_x1 B_IO_L2_in_5_x1 B_IO_L2_in_6_x1 B_IO_L2_in_boundary_x1 C_IO_L3_in_serialize_x1 C_IO_L3_in_x1 C_IO_L2_in_0_x1 C_IO_L2_in_1_x1 C_IO_L2_in_2_x1 C_IO_L2_in_3_x1 C_IO_L2_in_4_x1 C_IO_L2_in_5_x1 C_IO_L2_in_6_x1 C_IO_L2_in_boundary_x1 PE_wrapper_0_0_x1 PE_wrapper_0_1_x1 PE_wrapper_0_2_x1 PE_wrapper_0_3_x1 PE_wrapper_0_4_x1 PE_wrapper_0_5_x1 PE_wrapper_0_6_x1 PE_wrapper_0_7_x1 PE_wrapper_1_0_x1 PE_wrapper_1_1_x1 PE_wrapper_1_2_x1 PE_wrapper_1_3_x1 PE_wrapper_1_4_x1 PE_wrapper_1_5_x1 PE_wrapper_1_6_x1 PE_wrapper_1_7_x1 PE_wrapper_2_0_x1 PE_wrapper_2_1_x1 PE_wrapper_2_2_x1 PE_wrapper_2_3_x1 PE_wrapper_2_4_x1 PE_wrapper_2_5_x1 PE_wrapper_2_6_x1 PE_wrapper_2_7_x1 PE_wrapper_3_0_x1 PE_wrapper_3_1_x1 PE_wrapper_3_2_x1 PE_wrapper_3_3_x1 PE_wrapper_3_4_x1 PE_wrapper_3_5_x1 PE_wrapper_3_6_x1 PE_wrapper_3_7_x1 A_PE_dummy_in_0_x1 A_PE_dummy_in_1_x1 A_PE_dummy_in_2_x1 A_PE_dummy_in_3_x1 B_PE_dummy_in_0_x1 B_PE_dummy_in_1_x1 B_PE_dummy_in_2_x1 B_PE_dummy_in_3_x1 B_PE_dummy_in_4_x1 B_PE_dummy_in_5_x1 B_PE_dummy_in_6_x1 B_PE_dummy_in_7_x1 C_PE_dummy_in_0_x1 C_PE_dummy_in_1_x1 C_PE_dummy_in_2_x1 C_PE_dummy_in_3_x1 C_PE_dummy_in_4_x1 C_PE_dummy_in_5_x1 C_PE_dummy_in_6_x1 C_PE_dummy_in_7_x1 D_drain_IO_L1_out_boundary_wrapper_0_x1 D_drain_IO_L1_out_wrapper_0_2_x1 D_drain_IO_L1_out_wrapper_0_1_x1 D_drain_IO_L1_out_wrapper_0_0_x1 D_drain_IO_L1_out_boundary_wrapper_1_x1 D_drain_IO_L1_out_wrapper_1_2_x1 D_drain_IO_L1_out_wrapper_1_1_x1 D_drain_IO_L1_out_wrapper_1_0_x1 D_drain_IO_L1_out_boundary_wrapper_2_x1 D_drain_IO_L1_out_wrapper_2_2_x1 D_drain_IO_L1_out_wrapper_2_1_x1 D_drain_IO_L1_out_wrapper_2_0_x1 D_drain_IO_L1_out_boundary_wrapper_3_x1 D_drain_IO_L1_out_wrapper_3_2_x1 D_drain_IO_L1_out_wrapper_3_1_x1 D_drain_IO_L1_out_wrapper_3_0_x1 D_drain_IO_L1_out_boundary_wrapper_4_x1 D_drain_IO_L1_out_wrapper_4_2_x1 D_drain_IO_L1_out_wrapper_4_1_x1 D_drain_IO_L1_out_wrapper_4_0_x1 D_drain_IO_L1_out_boundary_wrapper_5_x1 D_drain_IO_L1_out_wrapper_5_2_x1 D_drain_IO_L1_out_wrapper_5_1_x1 D_drain_IO_L1_out_wrapper_5_0_x1 D_drain_IO_L1_out_boundary_wrapper_6_x1 D_drain_IO_L1_out_wrapper_6_2_x1 D_drain_IO_L1_out_wrapper_6_1_x1 D_drain_IO_L1_out_wrapper_6_0_x1 D_drain_IO_L1_out_boundary_wrapper_7_x1 D_drain_IO_L1_out_wrapper_7_2_x1 D_drain_IO_L1_out_wrapper_7_1_x1 D_drain_IO_L1_out_wrapper_7_0_x1 D_drain_IO_L2_out_boundary_x1 D_drain_IO_L2_out_6_x1 D_drain_IO_L2_out_5_x1 D_drain_IO_L2_out_4_x1 D_drain_IO_L2_out_3_x1 D_drain_IO_L2_out_2_x1 D_drain_IO_L2_out_1_x1 D_drain_IO_L2_out_0_x1 D_drain_IO_L3_out_x1 D_drain_IO_L3_out_serialize_x1 kernel0_x1 top
INFO-FLOW: To file: write model top_add_11ns_11ns_11_1_1
INFO-FLOW: To file: write model top_A_IO_L2_in_0_x0_local_A_ping_V
INFO-FLOW: To file: write model top_A_IO_L2_in_0_x0_data_split_V_80
INFO-FLOW: To file: write model top_B_IO_L2_in_0_x0_data_split_V_64
INFO-FLOW: To file: write model top_C_IO_L2_in_0_x0_local_C_ping_V
INFO-FLOW: To file: write model top_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model top_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model top_PE_wrapper_0_0_x0_local_A_0_0
INFO-FLOW: To file: write model top_PE_wrapper_0_0_x0_local_D
INFO-FLOW: To file: write model top_D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V
INFO-FLOW: To file: write model top_D_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V
INFO-FLOW: To file: write model top_D_drain_IO_L3_out_serialize_x0_mem_data_split_V
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w64_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w512_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w256_d2_S
INFO-FLOW: To file: write model top_fifo_w32_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_fifo_w128_d2_S
INFO-FLOW: To file: write model top_dadddsub_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: To file: write model top_dsub_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: To file: write model top_dmul_64ns_64ns_64_8_max_dsp_1
INFO-FLOW: To file: write model top_uitodp_64ns_64_5_no_dsp_1
INFO-FLOW: To file: write model top_sub_512ns_512ns_512_2_1
INFO-FLOW: To file: write model top_add_512ns_512ns_512_2_1
INFO-FLOW: To file: write model top_nondf_kernel_heat_x0_A_V
INFO-FLOW: To file: write model top_add_6ns_6ns_6_1_1
INFO-FLOW: To file: write model top_add_10ns_10ns_10_1_1
INFO-FLOW: To file: write model top_add_15ns_15ns_15_1_1
INFO-FLOW: To file: write model top_add_4ns_4ns_4_1_1
INFO-FLOW: To file: write model top_add_5ns_5ns_5_1_1
INFO-FLOW: To file: write model top_add_5ns_5s_5_1_1
INFO-FLOW: To file: write model top_sub_12ns_12ns_12_1_1
INFO-FLOW: To file: write model top_sub_10ns_10ns_10_1_1
INFO-FLOW: To file: write model top_add_12ns_12ns_12_1_1
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d2_S_x
INFO-FLOW: To file: write model top_fifo_w64_d29_A
INFO-FLOW: To file: write model top_fifo_w512_d2_S_x
INFO-FLOW: To file: write model top_fifo_w512_d2_S_x
INFO-FLOW: To file: write model top_fifo_w512_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w512_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w512_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w512_d2_S_x
INFO-FLOW: To file: write model top_fifo_w512_d2_S_x
INFO-FLOW: To file: write model top_fifo_w512_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w512_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w512_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w512_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w512_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w512_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w512_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w256_d2_S_x
INFO-FLOW: To file: write model top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_fifo_w128_d2_S_x
INFO-FLOW: To file: write model top_temp_C1_V
INFO-FLOW: To file: write model top_temp_D1_V
INFO-FLOW: To file: write model top_control_s_axi
INFO-FLOW: To file: write model top_gmem_A_m_axi
INFO-FLOW: To file: write model top_gmem_B_m_axi
INFO-FLOW: To file: write model top_gmem_C_m_axi
INFO-FLOW: To file: write model top_gmem_D_m_axi
INFO-FLOW: To file: write model kernel0_x0_entry3
INFO-FLOW: To file: write model kernel0_x0_entry11
INFO-FLOW: To file: write model A_IO_L3_in_serialize_x0
INFO-FLOW: To file: write model A_IO_L3_in_x0
INFO-FLOW: To file: write model A_IO_L2_in_0_x0
INFO-FLOW: To file: write model A_IO_L2_in_1_x0
INFO-FLOW: To file: write model A_IO_L2_in_2_x0
INFO-FLOW: To file: write model A_IO_L2_in_boundary_x0
INFO-FLOW: To file: write model B_IO_L3_in_serialize_x0
INFO-FLOW: To file: write model B_IO_L3_in_x0
INFO-FLOW: To file: write model B_IO_L2_in_0_x0
INFO-FLOW: To file: write model B_IO_L2_in_1_x0
INFO-FLOW: To file: write model B_IO_L2_in_2_x0
INFO-FLOW: To file: write model B_IO_L2_in_3_x0
INFO-FLOW: To file: write model B_IO_L2_in_4_x0
INFO-FLOW: To file: write model B_IO_L2_in_5_x0
INFO-FLOW: To file: write model B_IO_L2_in_6_x0
INFO-FLOW: To file: write model B_IO_L2_in_boundary_x0
INFO-FLOW: To file: write model C_IO_L3_in_serialize_x0
INFO-FLOW: To file: write model C_IO_L3_in_x0
INFO-FLOW: To file: write model C_IO_L2_in_0_x0
INFO-FLOW: To file: write model C_IO_L2_in_1_x0
INFO-FLOW: To file: write model C_IO_L2_in_2_x0
INFO-FLOW: To file: write model C_IO_L2_in_3_x0
INFO-FLOW: To file: write model C_IO_L2_in_4_x0
INFO-FLOW: To file: write model C_IO_L2_in_5_x0
INFO-FLOW: To file: write model C_IO_L2_in_6_x0
INFO-FLOW: To file: write model C_IO_L2_in_boundary_x0
INFO-FLOW: To file: write model PE_wrapper_0_0_x0
INFO-FLOW: To file: write model PE_wrapper_0_1_x0
INFO-FLOW: To file: write model PE_wrapper_0_2_x0
INFO-FLOW: To file: write model PE_wrapper_0_3_x0
INFO-FLOW: To file: write model PE_wrapper_0_4_x0
INFO-FLOW: To file: write model PE_wrapper_0_5_x0
INFO-FLOW: To file: write model PE_wrapper_0_6_x0
INFO-FLOW: To file: write model PE_wrapper_0_7_x0
INFO-FLOW: To file: write model PE_wrapper_1_0_x0
INFO-FLOW: To file: write model PE_wrapper_1_1_x0
INFO-FLOW: To file: write model PE_wrapper_1_2_x0
INFO-FLOW: To file: write model PE_wrapper_1_3_x0
INFO-FLOW: To file: write model PE_wrapper_1_4_x0
INFO-FLOW: To file: write model PE_wrapper_1_5_x0
INFO-FLOW: To file: write model PE_wrapper_1_6_x0
INFO-FLOW: To file: write model PE_wrapper_1_7_x0
INFO-FLOW: To file: write model PE_wrapper_2_0_x0
INFO-FLOW: To file: write model PE_wrapper_2_1_x0
INFO-FLOW: To file: write model PE_wrapper_2_2_x0
INFO-FLOW: To file: write model PE_wrapper_2_3_x0
INFO-FLOW: To file: write model PE_wrapper_2_4_x0
INFO-FLOW: To file: write model PE_wrapper_2_5_x0
INFO-FLOW: To file: write model PE_wrapper_2_6_x0
INFO-FLOW: To file: write model PE_wrapper_2_7_x0
INFO-FLOW: To file: write model PE_wrapper_3_0_x0
INFO-FLOW: To file: write model PE_wrapper_3_1_x0
INFO-FLOW: To file: write model PE_wrapper_3_2_x0
INFO-FLOW: To file: write model PE_wrapper_3_3_x0
INFO-FLOW: To file: write model PE_wrapper_3_4_x0
INFO-FLOW: To file: write model PE_wrapper_3_5_x0
INFO-FLOW: To file: write model PE_wrapper_3_6_x0
INFO-FLOW: To file: write model PE_wrapper_3_7_x0
INFO-FLOW: To file: write model A_PE_dummy_in_0_x0
INFO-FLOW: To file: write model A_PE_dummy_in_1_x0
INFO-FLOW: To file: write model A_PE_dummy_in_2_x0
INFO-FLOW: To file: write model A_PE_dummy_in_3_x0
INFO-FLOW: To file: write model B_PE_dummy_in_0_x0
INFO-FLOW: To file: write model B_PE_dummy_in_1_x0
INFO-FLOW: To file: write model B_PE_dummy_in_2_x0
INFO-FLOW: To file: write model B_PE_dummy_in_3_x0
INFO-FLOW: To file: write model B_PE_dummy_in_4_x0
INFO-FLOW: To file: write model B_PE_dummy_in_5_x0
INFO-FLOW: To file: write model B_PE_dummy_in_6_x0
INFO-FLOW: To file: write model B_PE_dummy_in_7_x0
INFO-FLOW: To file: write model C_PE_dummy_in_0_x0
INFO-FLOW: To file: write model C_PE_dummy_in_1_x0
INFO-FLOW: To file: write model C_PE_dummy_in_2_x0
INFO-FLOW: To file: write model C_PE_dummy_in_3_x0
INFO-FLOW: To file: write model C_PE_dummy_in_4_x0
INFO-FLOW: To file: write model C_PE_dummy_in_5_x0
INFO-FLOW: To file: write model C_PE_dummy_in_6_x0
INFO-FLOW: To file: write model C_PE_dummy_in_7_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_0_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_0_2_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_0_1_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_0_0_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_1_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_1_2_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_1_1_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_1_0_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_2_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_2_2_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_2_1_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_2_0_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_3_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_3_2_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_3_1_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_3_0_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_4_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_4_2_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_4_1_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_4_0_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_5_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_5_2_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_5_1_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_5_0_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_6_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_6_2_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_6_1_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_6_0_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_7_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_7_2_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_7_1_x0
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_7_0_x0
INFO-FLOW: To file: write model D_drain_IO_L2_out_boundary_x0
INFO-FLOW: To file: write model D_drain_IO_L2_out_6_x0
INFO-FLOW: To file: write model D_drain_IO_L2_out_5_x0
INFO-FLOW: To file: write model D_drain_IO_L2_out_4_x0
INFO-FLOW: To file: write model D_drain_IO_L2_out_3_x0
INFO-FLOW: To file: write model D_drain_IO_L2_out_2_x0
INFO-FLOW: To file: write model D_drain_IO_L2_out_1_x0
INFO-FLOW: To file: write model D_drain_IO_L2_out_0_x0
INFO-FLOW: To file: write model D_drain_IO_L3_out_x0
INFO-FLOW: To file: write model D_drain_IO_L3_out_serialize_x0
INFO-FLOW: To file: write model kernel0_x0
INFO-FLOW: To file: write model nondf_kernel_heat_x0
INFO-FLOW: To file: write model nondf_kernel_heat_x1
INFO-FLOW: To file: write model kernel0_x1_entry6
INFO-FLOW: To file: write model kernel0_x1_entry15
INFO-FLOW: To file: write model A_IO_L3_in_serialize_x1
INFO-FLOW: To file: write model A_IO_L3_in_x1
INFO-FLOW: To file: write model A_IO_L2_in_0_x1
INFO-FLOW: To file: write model A_IO_L2_in_1_x1
INFO-FLOW: To file: write model A_IO_L2_in_2_x1
INFO-FLOW: To file: write model A_IO_L2_in_boundary_x1
INFO-FLOW: To file: write model B_IO_L3_in_serialize_x1
INFO-FLOW: To file: write model B_IO_L3_in_x1
INFO-FLOW: To file: write model B_IO_L2_in_0_x1
INFO-FLOW: To file: write model B_IO_L2_in_1_x1
INFO-FLOW: To file: write model B_IO_L2_in_2_x1
INFO-FLOW: To file: write model B_IO_L2_in_3_x1
INFO-FLOW: To file: write model B_IO_L2_in_4_x1
INFO-FLOW: To file: write model B_IO_L2_in_5_x1
INFO-FLOW: To file: write model B_IO_L2_in_6_x1
INFO-FLOW: To file: write model B_IO_L2_in_boundary_x1
INFO-FLOW: To file: write model C_IO_L3_in_serialize_x1
INFO-FLOW: To file: write model C_IO_L3_in_x1
INFO-FLOW: To file: write model C_IO_L2_in_0_x1
INFO-FLOW: To file: write model C_IO_L2_in_1_x1
INFO-FLOW: To file: write model C_IO_L2_in_2_x1
INFO-FLOW: To file: write model C_IO_L2_in_3_x1
INFO-FLOW: To file: write model C_IO_L2_in_4_x1
INFO-FLOW: To file: write model C_IO_L2_in_5_x1
INFO-FLOW: To file: write model C_IO_L2_in_6_x1
INFO-FLOW: To file: write model C_IO_L2_in_boundary_x1
INFO-FLOW: To file: write model PE_wrapper_0_0_x1
INFO-FLOW: To file: write model PE_wrapper_0_1_x1
INFO-FLOW: To file: write model PE_wrapper_0_2_x1
INFO-FLOW: To file: write model PE_wrapper_0_3_x1
INFO-FLOW: To file: write model PE_wrapper_0_4_x1
INFO-FLOW: To file: write model PE_wrapper_0_5_x1
INFO-FLOW: To file: write model PE_wrapper_0_6_x1
INFO-FLOW: To file: write model PE_wrapper_0_7_x1
INFO-FLOW: To file: write model PE_wrapper_1_0_x1
INFO-FLOW: To file: write model PE_wrapper_1_1_x1
INFO-FLOW: To file: write model PE_wrapper_1_2_x1
INFO-FLOW: To file: write model PE_wrapper_1_3_x1
INFO-FLOW: To file: write model PE_wrapper_1_4_x1
INFO-FLOW: To file: write model PE_wrapper_1_5_x1
INFO-FLOW: To file: write model PE_wrapper_1_6_x1
INFO-FLOW: To file: write model PE_wrapper_1_7_x1
INFO-FLOW: To file: write model PE_wrapper_2_0_x1
INFO-FLOW: To file: write model PE_wrapper_2_1_x1
INFO-FLOW: To file: write model PE_wrapper_2_2_x1
INFO-FLOW: To file: write model PE_wrapper_2_3_x1
INFO-FLOW: To file: write model PE_wrapper_2_4_x1
INFO-FLOW: To file: write model PE_wrapper_2_5_x1
INFO-FLOW: To file: write model PE_wrapper_2_6_x1
INFO-FLOW: To file: write model PE_wrapper_2_7_x1
INFO-FLOW: To file: write model PE_wrapper_3_0_x1
INFO-FLOW: To file: write model PE_wrapper_3_1_x1
INFO-FLOW: To file: write model PE_wrapper_3_2_x1
INFO-FLOW: To file: write model PE_wrapper_3_3_x1
INFO-FLOW: To file: write model PE_wrapper_3_4_x1
INFO-FLOW: To file: write model PE_wrapper_3_5_x1
INFO-FLOW: To file: write model PE_wrapper_3_6_x1
INFO-FLOW: To file: write model PE_wrapper_3_7_x1
INFO-FLOW: To file: write model A_PE_dummy_in_0_x1
INFO-FLOW: To file: write model A_PE_dummy_in_1_x1
INFO-FLOW: To file: write model A_PE_dummy_in_2_x1
INFO-FLOW: To file: write model A_PE_dummy_in_3_x1
INFO-FLOW: To file: write model B_PE_dummy_in_0_x1
INFO-FLOW: To file: write model B_PE_dummy_in_1_x1
INFO-FLOW: To file: write model B_PE_dummy_in_2_x1
INFO-FLOW: To file: write model B_PE_dummy_in_3_x1
INFO-FLOW: To file: write model B_PE_dummy_in_4_x1
INFO-FLOW: To file: write model B_PE_dummy_in_5_x1
INFO-FLOW: To file: write model B_PE_dummy_in_6_x1
INFO-FLOW: To file: write model B_PE_dummy_in_7_x1
INFO-FLOW: To file: write model C_PE_dummy_in_0_x1
INFO-FLOW: To file: write model C_PE_dummy_in_1_x1
INFO-FLOW: To file: write model C_PE_dummy_in_2_x1
INFO-FLOW: To file: write model C_PE_dummy_in_3_x1
INFO-FLOW: To file: write model C_PE_dummy_in_4_x1
INFO-FLOW: To file: write model C_PE_dummy_in_5_x1
INFO-FLOW: To file: write model C_PE_dummy_in_6_x1
INFO-FLOW: To file: write model C_PE_dummy_in_7_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_0_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_0_2_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_0_1_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_0_0_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_1_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_1_2_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_1_1_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_1_0_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_2_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_2_2_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_2_1_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_2_0_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_3_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_3_2_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_3_1_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_3_0_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_4_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_4_2_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_4_1_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_4_0_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_5_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_5_2_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_5_1_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_5_0_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_6_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_6_2_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_6_1_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_6_0_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_boundary_wrapper_7_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_7_2_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_7_1_x1
INFO-FLOW: To file: write model D_drain_IO_L1_out_wrapper_7_0_x1
INFO-FLOW: To file: write model D_drain_IO_L2_out_boundary_x1
INFO-FLOW: To file: write model D_drain_IO_L2_out_6_x1
INFO-FLOW: To file: write model D_drain_IO_L2_out_5_x1
INFO-FLOW: To file: write model D_drain_IO_L2_out_4_x1
INFO-FLOW: To file: write model D_drain_IO_L2_out_3_x1
INFO-FLOW: To file: write model D_drain_IO_L2_out_2_x1
INFO-FLOW: To file: write model D_drain_IO_L2_out_1_x1
INFO-FLOW: To file: write model D_drain_IO_L2_out_0_x1
INFO-FLOW: To file: write model D_drain_IO_L3_out_x1
INFO-FLOW: To file: write model D_drain_IO_L3_out_serialize_x1
INFO-FLOW: To file: write model kernel0_x1
INFO-FLOW: To file: write model top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution
Execute         get_solution -flow_target 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/global.setting.tcl
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=3.333 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0_entry3.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0_entry11.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_A_IO_L2_in_0_x0_local_A_ping_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_A_IO_L2_in_0_x0_data_split_V_80_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_0_x0.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_B_IO_L2_in_0_x0_data_split_V_64_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_0_x0.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_C_IO_L2_in_0_x0_local_C_ping_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_PE_wrapper_0_0_x0_local_A_0_0_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_PE_wrapper_0_0_x0_local_D_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command         ap_source done; 0.17 sec.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x0.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_D_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x0.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_D_drain_IO_L3_out_serialize_x0_mem_data_split_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_c1_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_c2_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_c_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_c_U(top_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L3_in_serialize_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L3_in_serialize_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_3_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_2_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_4_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_3_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_5_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_4_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_6_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_5_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_7_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_6_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_7_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L3_in_serialize_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_3_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_4_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_5_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_6_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_7_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_3_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_2_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_2_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_4_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_3_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_3_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_3_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_5_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_4_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_4_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_4_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_6_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_5_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_5_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_5_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_7_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_6_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_6_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_6_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_8_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_7_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_7_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_7_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_3_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_2_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_2_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_4_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_3_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_3_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_3_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_5_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_4_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_4_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_4_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_6_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_5_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_5_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_5_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_7_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_6_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_6_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_6_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_8_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_7_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_7_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_7_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_3_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_2_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_2_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_4_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_3_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_3_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_3_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_5_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_4_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_4_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_4_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_6_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_5_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_5_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_5_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_7_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_6_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_6_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_6_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_8_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_7_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_7_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_7_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_0_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_0_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_1_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_1_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_3_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_2_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_2_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_2_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_4_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_3_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_3_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_3_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_5_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_4_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_4_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_4_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_6_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_5_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_5_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_5_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_7_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_6_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_6_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_6_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_8_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_7_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_7_x0_U(top_fifo_w256_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_7_x0_U(top_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_0_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_0_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_0_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_0_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_1_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_1_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_1_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_1_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_2_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_2_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_2_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_2_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_3_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_3_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_3_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_3_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_4_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_4_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_4_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_4_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_5_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_5_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_5_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_5_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_6_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_6_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_6_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_6_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_7_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_7_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_7_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_7_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_7_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_6_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_5_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_4_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L3_out_serialize_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
Command         ap_source done; 11.96 sec.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/nondf_kernel_heat_x0.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_sub_512ns_512ns_512_2_1_Adder_1'
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'top_add_512ns_512ns_512_2_1_Adder_2'
INFO: [RTMG 210-278] Implementing memory 'top_nondf_kernel_heat_x0_A_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command         ap_source done; 0.27 sec.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/nondf_kernel_heat_x1.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command         ap_source done; 0.13 sec.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1_entry6.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1_entry15.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_c1_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'D_c2_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_c_U(top_fifo_w64_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'D_c_U(top_fifo_w64_d29_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L3_in_serialize_x1_U(top_fifo_w512_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_0_x1_U(top_fifo_w512_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_1_x1_U(top_fifo_w512_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_2_x1_U(top_fifo_w512_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_3_x1_U(top_fifo_w512_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L3_in_serialize_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_3_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_2_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_4_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_3_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_5_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_4_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_6_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_5_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_7_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_6_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_7_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L3_in_serialize_x1_U(top_fifo_w512_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_0_x1_U(top_fifo_w512_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_1_x1_U(top_fifo_w512_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_2_x1_U(top_fifo_w512_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_3_x1_U(top_fifo_w512_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_4_x1_U(top_fifo_w512_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_3_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_5_x1_U(top_fifo_w512_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_4_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_6_x1_U(top_fifo_w512_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_5_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_C_IO_L2_in_7_x1_U(top_fifo_w512_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_6_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_0_7_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_3_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_2_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_2_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_4_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_3_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_3_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_3_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_5_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_4_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_4_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_4_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_6_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_5_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_5_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_5_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_7_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_6_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_6_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_6_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_8_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_7_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_1_7_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_0_7_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_3_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_2_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_2_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_4_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_3_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_3_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_3_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_5_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_4_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_4_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_4_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_6_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_5_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_5_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_5_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_7_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_6_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_6_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_6_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_8_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_7_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_2_7_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_1_7_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_3_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_2_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_2_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_4_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_3_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_3_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_3_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_5_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_4_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_4_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_4_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_6_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_5_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_5_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_5_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_7_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_6_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_6_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_6_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_8_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_7_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_3_7_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_2_7_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_0_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_0_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_1_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_1_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_3_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_2_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_2_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_2_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_4_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_3_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_3_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_3_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_5_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_4_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_4_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_4_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_6_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_5_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_5_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_5_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_7_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_6_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_6_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_6_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_8_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_7_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_PE_4_7_x1_U(top_fifo_w256_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_PE_3_7_x1_U(top_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_0_3_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_0_2_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_0_1_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_0_0_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_1_3_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_1_2_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_1_1_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_1_0_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_2_3_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_2_2_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_2_1_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_2_0_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_3_3_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_3_2_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_3_1_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_3_0_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_4_3_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_4_2_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_4_1_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_4_0_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_5_3_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_5_2_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_5_1_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_5_0_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_6_3_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_6_2_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_6_1_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_6_0_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_7_3_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_7_2_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_7_1_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L1_out_7_0_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_7_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_6_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_5_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_4_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_3_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_2_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_1_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L2_out_0_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fifo_D_drain_D_drain_IO_L3_out_serialize_x1_U(top_fifo_w128_d2_S_x)' using Shift Registers.
Command         ap_source done; 13.56 sec.
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.compgen.tcl 
WARNING: [RTMG 210-274] Memory 'top_temp_C1_V' is read-only, switch it to a ROM.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_temp_C1_V_rom' using auto ROMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_temp_D1_V_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command         ap_source done; 0.31 sec.
Execute         get_solution -flow_target 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel.internal.xml srclang=c top=top
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/../../../kernel.xml
Execute         get_config_debug -enable 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name top vlnv xilinx.com:hls:top:1.0
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution
Execute         get_solution -flow_target 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/global.setting.tcl
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top xml_exists=0
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0_entry3.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0_entry11.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/nondf_kernel_heat_x0.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/nondf_kernel_heat_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1_entry6.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1_entry15.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0_entry3.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0_entry11.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/nondf_kernel_heat_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/nondf_kernel_heat_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1_entry6.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1_entry15.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0_entry3.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0_entry11.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/nondf_kernel_heat_x0.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/nondf_kernel_heat_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1_entry6.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1_entry15.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1.compgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.constraint.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
Execute         get_solution -flow_target 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel.internal.xml srclang=c top=top
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/../../../kernel.xml
Execute         get_config_debug -enable 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name top vlnv xilinx.com:hls:top:1.0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=716 #gSsdmPorts=0
Execute         source /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top-io-be.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.compgen.dataonly.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.compgen.dataonly.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0_entry3.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0_entry11.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_serialize_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_boundary_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_serialize_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_boundary_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_serialize_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_boundary_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/nondf_kernel_heat_x0.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/nondf_kernel_heat_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1_entry6.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1_entry15.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_serialize_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L3_in_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_IO_L2_in_boundary_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_serialize_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L3_in_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_4_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_5_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_6_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_IO_L2_in_boundary_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_serialize_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L3_in_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_4_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_5_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_6_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_IO_L2_in_boundary_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_4_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_5_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_6_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_0_7_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_4_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_5_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_6_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_1_7_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_4_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_5_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_6_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_2_7_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_4_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_5_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_6_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/PE_wrapper_3_7_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/A_PE_dummy_in_3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_4_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_5_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_6_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/B_PE_dummy_in_7_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_4_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_5_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_6_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/C_PE_dummy_in_7_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_0_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_1_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_2_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_3_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_4_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_4_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_5_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_5_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_6_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_6_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_boundary_wrapper_7_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L1_out_wrapper_7_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_boundary_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_6_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_5_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_4_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_3_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_2_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_1_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L2_out_0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/D_drain_IO_L3_out_serialize_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/kernel0_x1.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.constraint.tcl 
Execute         sc_get_clocks top 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/impl/misc/top_ap_dadddsub_6_full_dsp_64_ip.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/impl/misc/top_ap_dmul_6_max_dsp_64_ip.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/impl/misc/top_ap_dsub_6_full_dsp_64_ip.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/impl/misc/top_ap_fadd_5_full_dsp_32_ip.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/impl/misc/top_ap_fmul_2_max_dsp_32_ip.tcl 
Execute         source /home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/impl/misc/top_ap_uitodp_3_no_dsp_64_ip.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 241.54 seconds. CPU system time: 1.05 seconds. Elapsed time: 242.62 seconds; current allocated memory: 1.233 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/x/linfeng-du/Projects/MFPD/benchmarks/DSETest/AutoSA/mttkrp_dse/top/solution/.autopilot/db/top.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 379.64 MHz
Command       autosyn done; 634.06 sec.
Command     csynth_design done; 13377.2 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13366.8 seconds. CPU system time: 10.57 seconds. Elapsed time: 13377.2 seconds; current allocated memory: 1.265 GB.
Execute     close_project 
Execute       cleanup_all -project 
Execute     cleanup_all 
Command     cleanup_all done; 0.46 sec.
