#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jul 29 14:36:06 2021
# Process ID: 16992
# Current directory: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1
# Command line: vivado.exe -log softMC_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source softMC_top.tcl -notrace
# Log file: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.vdi
# Journal file: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source softMC_top.tcl -notrace
Command: link_design -top softMC_top -part xcvu095-ffvb2104-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcvu095-ffvb2104-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0.dcp' for cell 'u_ddr4_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/.Xil/Vivado-16992-DESKTOP-ILOVGO9/xdma_0/xdma_0.dcp' for cell 'EP/xdma_0_i'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/.Xil/Vivado-16992-DESKTOP-ILOVGO9/axis_clock_converter_c2h/axis_clock_converter_c2h.dcp' for cell 'EP/xdma_app_i/C2H_CONVERT'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/.Xil/Vivado-16992-DESKTOP-ILOVGO9/axis_clock_converter_0/axis_clock_converter_0.dcp' for cell 'EP/xdma_app_i/H2C_CONVERT'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.dcp' for cell 'i_softmc/i_rdback_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1445.895 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: u_ddr4_0 UUID: 3fd6d934-2c58-576c-8b83-36d6fdf59d81 
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt.xdc] for cell 'EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt.xdc] for cell 'EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc] for cell 'EP/xdma_0_i/inst/pcie3_ip_i/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc:200]
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc] for cell 'EP/xdma_0_i/inst/pcie3_ip_i/inst'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0_board.xdc] for cell 'EP/xdma_0_i/inst'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0_board.xdc] for cell 'EP/xdma_0_i/inst'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/source/xdma_0_pcie3_us_ip.xdc] for cell 'EP/xdma_0_i/inst'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/source/xdma_0_pcie3_us_ip.xdc] for cell 'EP/xdma_0_i/inst'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr0_fifo/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr0_fifo/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr1_fifo/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr1_fifo/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc] for cell 'u_ddr4_0/inst'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc] for cell 'u_ddr4_0/inst'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'i_softmc/i_rdback_fifo/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'i_softmc/i_rdback_fifo/U0'
Parsing XDC File [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc]
WARNING: [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:47]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:49]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:49]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1960.270 ; gain = 302.684
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:77]
Finished Parsing XDC File [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc]
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst'
INFO: [Project 1-1715] 5 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'softMC_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1963.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 387 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUF => IBUF_ANALOG: 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 33 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 201 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 10 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances

19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1963.914 ; gain = 856.492
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1963.914 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e86a5416

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1963.934 ; gain = 0.020

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
INFO: [Mig 66-454] Using cached IP synthesis design for IP xilinx.com:ip:ddr4_phy:2.2, cache-ID = 780b5a76edcb9509.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2258.031 ; gain = 0.000
Phase 1 Generate And Synthesize MIG Cores | Checksum: 144af5217

Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 2258.031 ; gain = 69.004

Phase 2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 13ad87c1e83703d5.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2274.875 ; gain = 0.000
Phase 2 Generate And Synthesize Debug Cores | Checksum: 8f0a4975

Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 2274.875 ; gain = 85.848

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 109 inverter(s) to 5336 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 492be70a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 2274.875 ; gain = 85.848
INFO: [Opt 31-389] Phase Retarget created 505 cells and removed 2129 cells
INFO: [Opt 31-1021] In phase Retarget, 87 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 6 load pin(s).
Phase 4 Constant propagation | Checksum: 6a096bba

Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 2274.875 ; gain = 85.848
INFO: [Opt 31-389] Phase Constant propagation created 329 cells and removed 838 cells
INFO: [Opt 31-1021] In phase Constant propagation, 76 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 316576f3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 2274.875 ; gain = 85.848
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 3585 cells
INFO: [Opt 31-1021] In phase Sweep, 2081 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 316576f3

Time (s): cpu = 00:00:50 ; elapsed = 00:00:58 . Memory (MB): peak = 2274.875 ; gain = 85.848
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 316576f3

Time (s): cpu = 00:00:50 ; elapsed = 00:00:58 . Memory (MB): peak = 2274.875 ; gain = 85.848
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: c6457944

Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 2274.875 ; gain = 85.848
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 186 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             505  |            2129  |                                             87  |
|  Constant propagation         |             329  |             838  |                                             76  |
|  Sweep                        |               1  |            3585  |                                           2081  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            186  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 2274.875 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 166426e3e

Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 2274.875 ; gain = 85.848

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for xiphy_riu_or
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 10 BRAM(s) out of a total of 59 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 18 newly gated: 16 Total Ports: 118
Ending PowerOpt Patch Enables Task | Checksum: 89bee07a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.550 . Memory (MB): peak = 4088.691 ; gain = 0.000
Ending Power Optimization Task | Checksum: 89bee07a

Time (s): cpu = 00:01:00 ; elapsed = 00:00:47 . Memory (MB): peak = 4088.691 ; gain = 1813.816

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: b4a632f8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4088.691 ; gain = 0.000
Ending Final Cleanup Task | Checksum: b4a632f8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4088.691 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 4088.691 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: b4a632f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 4088.691 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:12 ; elapsed = 00:02:03 . Memory (MB): peak = 4088.691 ; gain = 2124.777
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.245 . Memory (MB): peak = 4088.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 4088.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file softMC_top_drc_opted.rpt -pb softMC_top_drc_opted.pb -rpx softMC_top_drc_opted.rpx
Command: report_drc -file softMC_top_drc_opted.rpt -pb softMC_top_drc_opted.pb -rpx softMC_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 4088.691 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 4088.691 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 457a4135

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 4088.691 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fd1caf3d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14960f5d8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14960f5d8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 4088.691 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 14960f5d8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1be06e0fe

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a9658e4b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 7 LUTNM shape to break, 1005 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 7, two critical 0, total 7, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 412 nets or cells. Created 7 new cells, deleted 405 existing cells and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal. Replicated 7 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 7 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 4088.691 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.022 . Memory (MB): peak = 4088.691 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            7  |            405  |                   412  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            7  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           14  |            405  |                   413  |           0  |           8  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 12d422129

Time (s): cpu = 00:01:56 ; elapsed = 00:01:11 . Memory (MB): peak = 4088.691 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1431861db

Time (s): cpu = 00:01:58 ; elapsed = 00:01:12 . Memory (MB): peak = 4088.691 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1431861db

Time (s): cpu = 00:01:58 ; elapsed = 00:01:12 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10ea3141a

Time (s): cpu = 00:02:02 ; elapsed = 00:01:15 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1abfc2c50

Time (s): cpu = 00:02:07 ; elapsed = 00:01:18 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1f39ee9e2

Time (s): cpu = 00:02:17 ; elapsed = 00:01:25 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 3.3.2 DP Optimization
Phase 3.3.2 DP Optimization | Checksum: 14846e503

Time (s): cpu = 00:02:34 ; elapsed = 00:01:35 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 3.3.3 Flow Legalize Slice Clusters
Phase 3.3.3 Flow Legalize Slice Clusters | Checksum: 1faf8b8c3

Time (s): cpu = 00:02:34 ; elapsed = 00:01:35 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 3.3.4 Slice Area Swap
Phase 3.3.4 Slice Area Swap | Checksum: 178c48dff

Time (s): cpu = 00:02:38 ; elapsed = 00:01:38 . Memory (MB): peak = 4088.691 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: 2674680dd

Time (s): cpu = 00:02:48 ; elapsed = 00:01:43 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 279e54efd

Time (s): cpu = 00:02:50 ; elapsed = 00:01:46 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 15390ac93

Time (s): cpu = 00:02:50 ; elapsed = 00:01:46 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1c3ee777d

Time (s): cpu = 00:03:09 ; elapsed = 00:01:57 . Memory (MB): peak = 4088.691 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c3ee777d

Time (s): cpu = 00:03:10 ; elapsed = 00:01:57 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16d2c5afa

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.333 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 204f262ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4088.691 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1f6f85f32

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4088.691 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 16d2c5afa

Time (s): cpu = 00:03:36 ; elapsed = 00:02:14 . Memory (MB): peak = 4088.691 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.460. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:03:39 ; elapsed = 00:02:17 . Memory (MB): peak = 4088.691 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 163d0bc26

Time (s): cpu = 00:03:39 ; elapsed = 00:02:17 . Memory (MB): peak = 4088.691 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1889a8800

Time (s): cpu = 00:03:41 ; elapsed = 00:02:19 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                8x8|                8x8|
|___________|___________________|___________________|
|      South|                8x8|                8x8|
|___________|___________________|___________________|
|       East|                4x4|                8x8|
|___________|___________________|___________________|
|       West|                4x4|                8x8|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1889a8800

Time (s): cpu = 00:03:41 ; elapsed = 00:02:19 . Memory (MB): peak = 4088.691 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1889a8800

Time (s): cpu = 00:03:41 ; elapsed = 00:02:19 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 4088.691 ; gain = 0.000

Time (s): cpu = 00:03:41 ; elapsed = 00:02:19 . Memory (MB): peak = 4088.691 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a66ab24c

Time (s): cpu = 00:03:42 ; elapsed = 00:02:19 . Memory (MB): peak = 4088.691 ; gain = 0.000
Ending Placer Task | Checksum: 123038401

Time (s): cpu = 00:03:42 ; elapsed = 00:02:19 . Memory (MB): peak = 4088.691 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:50 ; elapsed = 00:02:25 . Memory (MB): peak = 4088.691 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4088.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 4088.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file softMC_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.242 . Memory (MB): peak = 4088.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file softMC_top_utilization_placed.rpt -pb softMC_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file softMC_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 4088.691 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 4088.691 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4088.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 4088.691 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1b42f861 ConstDB: 0 ShapeSum: e2f6bfc6 RouteDB: 24c9cbda

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4088.691 ; gain = 0.000
Phase 1 Build RT Design | Checksum: 647803d8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4088.691 ; gain = 0.000
Post Restoration Checksum: NetGraph: e1972043 NumContArr: 2a790575 Constraints: 71da84db Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17deaaa93

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 17deaaa93

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 17deaaa93

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 18a88488b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1abe28ab5

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 4088.691 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.445  | TNS=0.000  | WHS=-0.337 | THS=-22.306|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 214d26c7f

Time (s): cpu = 00:01:01 ; elapsed = 00:00:38 . Memory (MB): peak = 4088.691 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.445  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 161dfdf73

Time (s): cpu = 00:01:01 ; elapsed = 00:00:38 . Memory (MB): peak = 4088.691 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 19e4e0e34

Time (s): cpu = 00:01:01 ; elapsed = 00:00:38 . Memory (MB): peak = 4088.691 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000254252 %
  Global Horizontal Routing Utilization  = 0.000284349 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 51911
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 46786
  Number of Partially Routed Nets     = 5125
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 19e4e0e34

Time (s): cpu = 00:01:04 ; elapsed = 00:00:40 . Memory (MB): peak = 4088.691 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 24e085136

Time (s): cpu = 00:02:50 ; elapsed = 00:01:37 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_4_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 5560
 Number of Nodes with overlaps = 315
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.281  | TNS=0.000  | WHS=-0.046 | THS=-0.084 |

Phase 4.1 Global Iteration 0 | Checksum: 17e86337f

Time (s): cpu = 00:06:22 ; elapsed = 00:03:37 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1812d85e1

Time (s): cpu = 00:06:23 ; elapsed = 00:03:38 . Memory (MB): peak = 4088.691 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1812d85e1

Time (s): cpu = 00:06:23 ; elapsed = 00:03:38 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d05124f6

Time (s): cpu = 00:06:30 ; elapsed = 00:03:42 . Memory (MB): peak = 4088.691 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.281  | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 128fe8e13

Time (s): cpu = 00:06:30 ; elapsed = 00:03:42 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 128fe8e13

Time (s): cpu = 00:06:30 ; elapsed = 00:03:42 . Memory (MB): peak = 4088.691 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 128fe8e13

Time (s): cpu = 00:06:31 ; elapsed = 00:03:43 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bf0b33b4

Time (s): cpu = 00:06:38 ; elapsed = 00:03:47 . Memory (MB): peak = 4088.691 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.281  | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 174ff279a

Time (s): cpu = 00:06:38 ; elapsed = 00:03:47 . Memory (MB): peak = 4088.691 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 174ff279a

Time (s): cpu = 00:06:38 ; elapsed = 00:03:47 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.29 %
  Global Horizontal Routing Utilization  = 0.918449 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2e80189d5

Time (s): cpu = 00:06:42 ; elapsed = 00:03:50 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2e80189d5

Time (s): cpu = 00:06:42 ; elapsed = 00:03:50 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y0/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y1/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y2/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y3/SOUTHREFCLK1
Phase 9 Depositing Routes | Checksum: 2e80189d5

Time (s): cpu = 00:06:45 ; elapsed = 00:03:53 . Memory (MB): peak = 4088.691 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.281  | TNS=0.000  | WHS=0.029  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2e80189d5

Time (s): cpu = 00:06:45 ; elapsed = 00:03:53 . Memory (MB): peak = 4088.691 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:45 ; elapsed = 00:03:53 . Memory (MB): peak = 4088.691 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
135 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:55 ; elapsed = 00:03:59 . Memory (MB): peak = 4088.691 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 4088.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 4088.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file softMC_top_drc_routed.rpt -pb softMC_top_drc_routed.pb -rpx softMC_top_drc_routed.rpx
Command: report_drc -file softMC_top_drc_routed.rpt -pb softMC_top_drc_routed.pb -rpx softMC_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 4088.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file softMC_top_methodology_drc_routed.rpt -pb softMC_top_methodology_drc_routed.pb -rpx softMC_top_methodology_drc_routed.rpx
Command: report_methodology -file softMC_top_methodology_drc_routed.rpt -pb softMC_top_methodology_drc_routed.pb -rpx softMC_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 4088.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file softMC_top_power_routed.rpt -pb softMC_top_power_summary_routed.pb -rpx softMC_top_power_routed.rpx
Command: report_power -file softMC_top_power_routed.rpt -pb softMC_top_power_summary_routed.pb -rpx softMC_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
147 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 4088.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file softMC_top_route_status.rpt -pb softMC_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file softMC_top_timing_summary_routed.rpt -pb softMC_top_timing_summary_routed.pb -rpx softMC_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
INFO: [runtcl-4] Executing : report_incremental_reuse -file softMC_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file softMC_top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4088.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file softMC_top_bus_skew_routed.rpt -pb softMC_top_bus_skew_routed.pb -rpx softMC_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Jul 29 14:47:21 2021...
