{
  "module_name": "ov4689.c",
  "hash_id": "adb067573a7730b6dd3ac69da0fea643b01b6491ac449a6068d028286c924c7e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/i2c/ov4689.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/delay.h>\n#include <linux/gpio/consumer.h>\n#include <linux/i2c.h>\n#include <linux/module.h>\n#include <linux/pm_runtime.h>\n#include <linux/regulator/consumer.h>\n#include <media/media-entity.h>\n#include <media/v4l2-async.h>\n#include <media/v4l2-ctrls.h>\n#include <media/v4l2-subdev.h>\n#include <media/v4l2-fwnode.h>\n\n#define CHIP_ID\t\t\t\t0x004688\n#define OV4689_REG_CHIP_ID\t\t0x300a\n\n#define OV4689_XVCLK_FREQ\t\t24000000\n\n#define OV4689_REG_CTRL_MODE\t\t0x0100\n#define OV4689_MODE_SW_STANDBY\t\t0x0\n#define OV4689_MODE_STREAMING\t\tBIT(0)\n\n#define OV4689_REG_EXPOSURE\t\t0x3500\n#define OV4689_EXPOSURE_MIN\t\t4\n#define OV4689_EXPOSURE_STEP\t\t1\n#define OV4689_VTS_MAX\t\t\t0x7fff\n\n#define OV4689_REG_GAIN_H\t\t0x3508\n#define OV4689_REG_GAIN_L\t\t0x3509\n#define OV4689_GAIN_H_MASK\t\t0x07\n#define OV4689_GAIN_H_SHIFT\t\t8\n#define OV4689_GAIN_L_MASK\t\t0xff\n#define OV4689_GAIN_STEP\t\t1\n#define OV4689_GAIN_DEFAULT\t\t0x80\n\n#define OV4689_REG_TEST_PATTERN\t\t0x5040\n#define OV4689_TEST_PATTERN_ENABLE\t0x80\n#define OV4689_TEST_PATTERN_DISABLE\t0x0\n\n#define OV4689_REG_VTS\t\t\t0x380e\n\n#define REG_NULL\t\t\t0xFFFF\n\n#define OV4689_REG_VALUE_08BIT\t\t1\n#define OV4689_REG_VALUE_16BIT\t\t2\n#define OV4689_REG_VALUE_24BIT\t\t3\n\n#define OV4689_LANES\t\t\t4\n\nstatic const char *const ov4689_supply_names[] = {\n\t\"avdd\",  \n\t\"dovdd\",  \n\t\"dvdd\",  \n};\n\nstruct regval {\n\tu16 addr;\n\tu8 val;\n};\n\nenum ov4689_mode_id {\n\tOV4689_MODE_2688_1520 = 0,\n\tOV4689_NUM_MODES,\n};\n\nstruct ov4689_mode {\n\tenum ov4689_mode_id id;\n\tu32 width;\n\tu32 height;\n\tu32 max_fps;\n\tu32 hts_def;\n\tu32 vts_def;\n\tu32 exp_def;\n\tu32 pixel_rate;\n\tu32 sensor_width;\n\tu32 sensor_height;\n\tu32 crop_top;\n\tu32 crop_left;\n\tconst struct regval *reg_list;\n};\n\nstruct ov4689 {\n\tstruct i2c_client *client;\n\tstruct clk *xvclk;\n\tstruct gpio_desc *reset_gpio;\n\tstruct gpio_desc *pwdn_gpio;\n\tstruct regulator_bulk_data supplies[ARRAY_SIZE(ov4689_supply_names)];\n\n\tstruct v4l2_subdev subdev;\n\tstruct media_pad pad;\n\n\tu32 clock_rate;\n\n\tstruct mutex mutex;  \n\tbool streaming;\n\tstruct v4l2_ctrl_handler ctrl_handler;\n\tstruct v4l2_ctrl *exposure;\n\n\tconst struct ov4689_mode *cur_mode;\n};\n\n#define to_ov4689(sd) container_of(sd, struct ov4689, subdev)\n\nstruct ov4689_gain_range {\n\tu32 logical_min;\n\tu32 logical_max;\n\tu32 offset;\n\tu32 divider;\n\tu32 physical_min;\n\tu32 physical_max;\n};\n\n \nstatic const struct regval ov4689_2688x1520_regs[] = {\n\t{0x0103, 0x01}, {0x3638, 0x00}, {0x0300, 0x00},\n\t{0x0302, 0x2a}, {0x0303, 0x00}, {0x0304, 0x03},\n\t{0x030b, 0x00}, {0x030d, 0x1e}, {0x030e, 0x04},\n\t{0x030f, 0x01}, {0x0312, 0x01}, {0x031e, 0x00},\n\t{0x3000, 0x20}, {0x3002, 0x00}, {0x3018, 0x72},\n\t{0x3020, 0x93}, {0x3021, 0x03}, {0x3022, 0x01},\n\t{0x3031, 0x0a}, {0x303f, 0x0c}, {0x3305, 0xf1},\n\t{0x3307, 0x04}, {0x3309, 0x29}, {0x3500, 0x00},\n\t{0x3501, 0x60}, {0x3502, 0x00}, {0x3503, 0x04},\n\t{0x3504, 0x00}, {0x3505, 0x00}, {0x3506, 0x00},\n\t{0x3507, 0x00}, {0x3508, 0x00}, {0x3509, 0x80},\n\t{0x350a, 0x00}, {0x350b, 0x00}, {0x350c, 0x00},\n\t{0x350d, 0x00}, {0x350e, 0x00}, {0x350f, 0x80},\n\t{0x3510, 0x00}, {0x3511, 0x00}, {0x3512, 0x00},\n\t{0x3513, 0x00}, {0x3514, 0x00}, {0x3515, 0x80},\n\t{0x3516, 0x00}, {0x3517, 0x00}, {0x3518, 0x00},\n\t{0x3519, 0x00}, {0x351a, 0x00}, {0x351b, 0x80},\n\t{0x351c, 0x00}, {0x351d, 0x00}, {0x351e, 0x00},\n\t{0x351f, 0x00}, {0x3520, 0x00}, {0x3521, 0x80},\n\t{0x3522, 0x08}, {0x3524, 0x08}, {0x3526, 0x08},\n\t{0x3528, 0x08}, {0x352a, 0x08}, {0x3602, 0x00},\n\t{0x3603, 0x40}, {0x3604, 0x02}, {0x3605, 0x00},\n\t{0x3606, 0x00}, {0x3607, 0x00}, {0x3609, 0x12},\n\t{0x360a, 0x40}, {0x360c, 0x08}, {0x360f, 0xe5},\n\t{0x3608, 0x8f}, {0x3611, 0x00}, {0x3613, 0xf7},\n\t{0x3616, 0x58}, {0x3619, 0x99}, {0x361b, 0x60},\n\t{0x361c, 0x7a}, {0x361e, 0x79}, {0x361f, 0x02},\n\t{0x3632, 0x00}, {0x3633, 0x10}, {0x3634, 0x10},\n\t{0x3635, 0x10}, {0x3636, 0x15}, {0x3646, 0x86},\n\t{0x364a, 0x0b}, {0x3700, 0x17}, {0x3701, 0x22},\n\t{0x3703, 0x10}, {0x370a, 0x37}, {0x3705, 0x00},\n\t{0x3706, 0x63}, {0x3709, 0x3c}, {0x370b, 0x01},\n\t{0x370c, 0x30}, {0x3710, 0x24}, {0x3711, 0x0c},\n\t{0x3716, 0x00}, {0x3720, 0x28}, {0x3729, 0x7b},\n\t{0x372a, 0x84}, {0x372b, 0xbd}, {0x372c, 0xbc},\n\t{0x372e, 0x52}, {0x373c, 0x0e}, {0x373e, 0x33},\n\t{0x3743, 0x10}, {0x3744, 0x88}, {0x3745, 0xc0},\n\t{0x374a, 0x43}, {0x374c, 0x00}, {0x374e, 0x23},\n\t{0x3751, 0x7b}, {0x3752, 0x84}, {0x3753, 0xbd},\n\t{0x3754, 0xbc}, {0x3756, 0x52}, {0x375c, 0x00},\n\t{0x3760, 0x00}, {0x3761, 0x00}, {0x3762, 0x00},\n\t{0x3763, 0x00}, {0x3764, 0x00}, {0x3767, 0x04},\n\t{0x3768, 0x04}, {0x3769, 0x08}, {0x376a, 0x08},\n\t{0x376b, 0x20}, {0x376c, 0x00}, {0x376d, 0x00},\n\t{0x376e, 0x00}, {0x3773, 0x00}, {0x3774, 0x51},\n\t{0x3776, 0xbd}, {0x3777, 0xbd}, {0x3781, 0x18},\n\t{0x3783, 0x25}, {0x3798, 0x1b}, {0x3800, 0x00},\n\t{0x3801, 0x08}, {0x3802, 0x00}, {0x3803, 0x04},\n\t{0x3804, 0x0a}, {0x3805, 0x97}, {0x3806, 0x05},\n\t{0x3807, 0xfb}, {0x3808, 0x0a}, {0x3809, 0x80},\n\t{0x380a, 0x05}, {0x380b, 0xf0}, {0x380c, 0x0a},\n\t{0x380d, 0x0e}, {0x380e, 0x06}, {0x380f, 0x12},\n\t{0x3810, 0x00}, {0x3811, 0x08}, {0x3812, 0x00},\n\t{0x3813, 0x04}, {0x3814, 0x01}, {0x3815, 0x01},\n\t{0x3819, 0x01}, {0x3820, 0x00}, {0x3821, 0x06},\n\t{0x3829, 0x00}, {0x382a, 0x01}, {0x382b, 0x01},\n\t{0x382d, 0x7f}, {0x3830, 0x04}, {0x3836, 0x01},\n\t{0x3837, 0x00}, {0x3841, 0x02}, {0x3846, 0x08},\n\t{0x3847, 0x07}, {0x3d85, 0x36}, {0x3d8c, 0x71},\n\t{0x3d8d, 0xcb}, {0x3f0a, 0x00}, {0x4000, 0xf1},\n\t{0x4001, 0x40}, {0x4002, 0x04}, {0x4003, 0x14},\n\t{0x400e, 0x00}, {0x4011, 0x00}, {0x401a, 0x00},\n\t{0x401b, 0x00}, {0x401c, 0x00}, {0x401d, 0x00},\n\t{0x401f, 0x00}, {0x4020, 0x00}, {0x4021, 0x10},\n\t{0x4022, 0x07}, {0x4023, 0xcf}, {0x4024, 0x09},\n\t{0x4025, 0x60}, {0x4026, 0x09}, {0x4027, 0x6f},\n\t{0x4028, 0x00}, {0x4029, 0x02}, {0x402a, 0x06},\n\t{0x402b, 0x04}, {0x402c, 0x02}, {0x402d, 0x02},\n\t{0x402e, 0x0e}, {0x402f, 0x04}, {0x4302, 0xff},\n\t{0x4303, 0xff}, {0x4304, 0x00}, {0x4305, 0x00},\n\t{0x4306, 0x00}, {0x4308, 0x02}, {0x4500, 0x6c},\n\t{0x4501, 0xc4}, {0x4502, 0x40}, {0x4503, 0x01},\n\t{0x4601, 0xa7}, {0x4800, 0x04}, {0x4813, 0x08},\n\t{0x481f, 0x40}, {0x4829, 0x78}, {0x4837, 0x10},\n\t{0x4b00, 0x2a}, {0x4b0d, 0x00}, {0x4d00, 0x04},\n\t{0x4d01, 0x42}, {0x4d02, 0xd1}, {0x4d03, 0x93},\n\t{0x4d04, 0xf5}, {0x4d05, 0xc1}, {0x5000, 0xf3},\n\t{0x5001, 0x11}, {0x5004, 0x00}, {0x500a, 0x00},\n\t{0x500b, 0x00}, {0x5032, 0x00}, {0x5040, 0x00},\n\t{0x5050, 0x0c}, {0x5500, 0x00}, {0x5501, 0x10},\n\t{0x5502, 0x01}, {0x5503, 0x0f}, {0x8000, 0x00},\n\t{0x8001, 0x00}, {0x8002, 0x00}, {0x8003, 0x00},\n\t{0x8004, 0x00}, {0x8005, 0x00}, {0x8006, 0x00},\n\t{0x8007, 0x00}, {0x8008, 0x00}, {0x3638, 0x00},\n\t{REG_NULL, 0x00},\n};\n\nstatic const struct ov4689_mode supported_modes[] = {\n\t{\n\t\t.id = OV4689_MODE_2688_1520,\n\t\t.width = 2688,\n\t\t.height = 1520,\n\t\t.sensor_width = 2720,\n\t\t.sensor_height = 1536,\n\t\t.crop_top = 8,\n\t\t.crop_left = 16,\n\t\t.max_fps = 30,\n\t\t.exp_def = 1536,\n\t\t.hts_def = 4 * 2574,\n\t\t.vts_def = 1554,\n\t\t.pixel_rate = 480000000,\n\t\t.reg_list = ov4689_2688x1520_regs,\n\t},\n};\n\nstatic const u64 link_freq_menu_items[] = { 504000000 };\n\nstatic const char *const ov4689_test_pattern_menu[] = {\n\t\"Disabled\",\n\t\"Vertical Color Bar Type 1\",\n\t\"Vertical Color Bar Type 2\",\n\t\"Vertical Color Bar Type 3\",\n\t\"Vertical Color Bar Type 4\"\n};\n\n \nstatic const struct ov4689_gain_range ov4689_gain_ranges[] = {\n\t{\n\t\t.logical_min = 0,\n\t\t.logical_max = 255,\n\t\t.offset = 0,\n\t\t.divider = 1,\n\t\t.physical_min = 0,\n\t\t.physical_max = 255,\n\t},\n\t{\n\t\t.logical_min = 256,\n\t\t.logical_max = 511,\n\t\t.offset = 252,\n\t\t.divider = 2,\n\t\t.physical_min = 376,\n\t\t.physical_max = 504,\n\t},\n\t{\n\t\t.logical_min = 512,\n\t\t.logical_max = 1023,\n\t\t.offset = 758,\n\t\t.divider = 4,\n\t\t.physical_min = 884,\n\t\t.physical_max = 1012,\n\t},\n\t{\n\t\t.logical_min = 1024,\n\t\t.logical_max = 2047,\n\t\t.offset = 1788,\n\t\t.divider = 8,\n\t\t.physical_min = 1912,\n\t\t.physical_max = 2047,\n\t},\n};\n\n \nstatic int ov4689_write_reg(struct i2c_client *client, u16 reg, u32 len,\n\t\t\t    u32 val)\n{\n\tu32 buf_i, val_i;\n\t__be32 val_be;\n\tu8 *val_p;\n\tu8 buf[6];\n\n\tif (len > 4)\n\t\treturn -EINVAL;\n\n\tbuf[0] = reg >> 8;\n\tbuf[1] = reg & 0xff;\n\n\tval_be = cpu_to_be32(val);\n\tval_p = (u8 *)&val_be;\n\tbuf_i = 2;\n\tval_i = 4 - len;\n\n\twhile (val_i < 4)\n\t\tbuf[buf_i++] = val_p[val_i++];\n\n\tif (i2c_master_send(client, buf, len + 2) != len + 2)\n\t\treturn -EIO;\n\n\treturn 0;\n}\n\nstatic int ov4689_write_array(struct i2c_client *client,\n\t\t\t      const struct regval *regs)\n{\n\tint ret = 0;\n\tu32 i;\n\n\tfor (i = 0; ret == 0 && regs[i].addr != REG_NULL; i++)\n\t\tret = ov4689_write_reg(client, regs[i].addr,\n\t\t\t\t       OV4689_REG_VALUE_08BIT, regs[i].val);\n\n\treturn ret;\n}\n\n \nstatic int ov4689_read_reg(struct i2c_client *client, u16 reg, unsigned int len,\n\t\t\t   u32 *val)\n{\n\t__be16 reg_addr_be = cpu_to_be16(reg);\n\tstruct i2c_msg msgs[2];\n\t__be32 data_be = 0;\n\tu8 *data_be_p;\n\tint ret;\n\n\tif (len > 4 || !len)\n\t\treturn -EINVAL;\n\n\tdata_be_p = (u8 *)&data_be;\n\t \n\tmsgs[0].addr = client->addr;\n\tmsgs[0].flags = 0;\n\tmsgs[0].len = 2;\n\tmsgs[0].buf = (u8 *)&reg_addr_be;\n\n\t \n\tmsgs[1].addr = client->addr;\n\tmsgs[1].flags = I2C_M_RD;\n\tmsgs[1].len = len;\n\tmsgs[1].buf = &data_be_p[4 - len];\n\n\tret = i2c_transfer(client->adapter, msgs, ARRAY_SIZE(msgs));\n\tif (ret != ARRAY_SIZE(msgs))\n\t\treturn -EIO;\n\n\t*val = be32_to_cpu(data_be);\n\n\treturn 0;\n}\n\nstatic void ov4689_fill_fmt(const struct ov4689_mode *mode,\n\t\t\t    struct v4l2_mbus_framefmt *fmt)\n{\n\tfmt->code = MEDIA_BUS_FMT_SBGGR10_1X10;\n\tfmt->width = mode->width;\n\tfmt->height = mode->height;\n\tfmt->field = V4L2_FIELD_NONE;\n}\n\nstatic int ov4689_set_fmt(struct v4l2_subdev *sd,\n\t\t\t  struct v4l2_subdev_state *sd_state,\n\t\t\t  struct v4l2_subdev_format *fmt)\n{\n\tstruct v4l2_mbus_framefmt *mbus_fmt = &fmt->format;\n\tstruct ov4689 *ov4689 = to_ov4689(sd);\n\n\t \n\tov4689_fill_fmt(ov4689->cur_mode, mbus_fmt);\n\n\treturn 0;\n}\n\nstatic int ov4689_get_fmt(struct v4l2_subdev *sd,\n\t\t\t  struct v4l2_subdev_state *sd_state,\n\t\t\t  struct v4l2_subdev_format *fmt)\n{\n\tstruct v4l2_mbus_framefmt *mbus_fmt = &fmt->format;\n\tstruct ov4689 *ov4689 = to_ov4689(sd);\n\n\t \n\tov4689_fill_fmt(ov4689->cur_mode, mbus_fmt);\n\n\treturn 0;\n}\n\nstatic int ov4689_enum_mbus_code(struct v4l2_subdev *sd,\n\t\t\t\t struct v4l2_subdev_state *sd_state,\n\t\t\t\t struct v4l2_subdev_mbus_code_enum *code)\n{\n\tif (code->index != 0)\n\t\treturn -EINVAL;\n\tcode->code = MEDIA_BUS_FMT_SBGGR10_1X10;\n\n\treturn 0;\n}\n\nstatic int ov4689_enum_frame_sizes(struct v4l2_subdev *sd,\n\t\t\t\t   struct v4l2_subdev_state *sd_state,\n\t\t\t\t   struct v4l2_subdev_frame_size_enum *fse)\n{\n\tif (fse->index >= ARRAY_SIZE(supported_modes))\n\t\treturn -EINVAL;\n\n\tif (fse->code != MEDIA_BUS_FMT_SBGGR10_1X10)\n\t\treturn -EINVAL;\n\n\tfse->min_width = supported_modes[fse->index].width;\n\tfse->max_width = supported_modes[fse->index].width;\n\tfse->max_height = supported_modes[fse->index].height;\n\tfse->min_height = supported_modes[fse->index].height;\n\n\treturn 0;\n}\n\nstatic int ov4689_enable_test_pattern(struct ov4689 *ov4689, u32 pattern)\n{\n\tu32 val;\n\n\tif (pattern)\n\t\tval = (pattern - 1) | OV4689_TEST_PATTERN_ENABLE;\n\telse\n\t\tval = OV4689_TEST_PATTERN_DISABLE;\n\n\treturn ov4689_write_reg(ov4689->client, OV4689_REG_TEST_PATTERN,\n\t\t\t\tOV4689_REG_VALUE_08BIT, val);\n}\n\nstatic int ov4689_get_selection(struct v4l2_subdev *sd,\n\t\t\t\tstruct v4l2_subdev_state *state,\n\t\t\t\tstruct v4l2_subdev_selection *sel)\n{\n\tconst struct ov4689_mode *mode = to_ov4689(sd)->cur_mode;\n\n\tif (sel->which != V4L2_SUBDEV_FORMAT_ACTIVE)\n\t\treturn -EINVAL;\n\n\tswitch (sel->target) {\n\tcase V4L2_SEL_TGT_CROP_BOUNDS:\n\t\tsel->r.top = 0;\n\t\tsel->r.left = 0;\n\t\tsel->r.width = mode->sensor_width;\n\t\tsel->r.height = mode->sensor_height;\n\t\treturn 0;\n\tcase V4L2_SEL_TGT_CROP:\n\tcase V4L2_SEL_TGT_CROP_DEFAULT:\n\t\tsel->r.top = mode->crop_top;\n\t\tsel->r.left = mode->crop_left;\n\t\tsel->r.width = mode->width;\n\t\tsel->r.height = mode->height;\n\t\treturn 0;\n\t}\n\n\treturn -EINVAL;\n}\n\nstatic int ov4689_s_stream(struct v4l2_subdev *sd, int on)\n{\n\tstruct ov4689 *ov4689 = to_ov4689(sd);\n\tstruct i2c_client *client = ov4689->client;\n\tint ret = 0;\n\n\tmutex_lock(&ov4689->mutex);\n\n\ton = !!on;\n\tif (on == ov4689->streaming)\n\t\tgoto unlock_and_return;\n\n\tif (on) {\n\t\tret = pm_runtime_resume_and_get(&client->dev);\n\t\tif (ret < 0)\n\t\t\tgoto unlock_and_return;\n\n\t\tret = ov4689_write_array(ov4689->client,\n\t\t\t\t\t ov4689->cur_mode->reg_list);\n\t\tif (ret) {\n\t\t\tpm_runtime_put(&client->dev);\n\t\t\tgoto unlock_and_return;\n\t\t}\n\n\t\tret = __v4l2_ctrl_handler_setup(&ov4689->ctrl_handler);\n\t\tif (ret) {\n\t\t\tpm_runtime_put(&client->dev);\n\t\t\tgoto unlock_and_return;\n\t\t}\n\n\t\tret = ov4689_write_reg(ov4689->client, OV4689_REG_CTRL_MODE,\n\t\t\t\t       OV4689_REG_VALUE_08BIT,\n\t\t\t\t       OV4689_MODE_STREAMING);\n\t\tif (ret) {\n\t\t\tpm_runtime_put(&client->dev);\n\t\t\tgoto unlock_and_return;\n\t\t}\n\t} else {\n\t\tov4689_write_reg(ov4689->client, OV4689_REG_CTRL_MODE,\n\t\t\t\t OV4689_REG_VALUE_08BIT,\n\t\t\t\t OV4689_MODE_SW_STANDBY);\n\t\tpm_runtime_put(&client->dev);\n\t}\n\n\tov4689->streaming = on;\n\nunlock_and_return:\n\tmutex_unlock(&ov4689->mutex);\n\n\treturn ret;\n}\n\n \nstatic inline u32 ov4689_cal_delay(struct ov4689 *ov4689, u32 cycles)\n{\n\treturn DIV_ROUND_UP(cycles * 1000,\n\t\t\t    DIV_ROUND_UP(ov4689->clock_rate, 1000));\n}\n\nstatic int __maybe_unused ov4689_power_on(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct ov4689 *ov4689 = to_ov4689(sd);\n\tu32 delay_us;\n\tint ret;\n\n\tret = clk_prepare_enable(ov4689->xvclk);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"Failed to enable xvclk\\n\");\n\t\treturn ret;\n\t}\n\n\tgpiod_set_value_cansleep(ov4689->reset_gpio, 1);\n\n\tret = regulator_bulk_enable(ARRAY_SIZE(ov4689_supply_names),\n\t\t\t\t    ov4689->supplies);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"Failed to enable regulators\\n\");\n\t\tgoto disable_clk;\n\t}\n\n\tgpiod_set_value_cansleep(ov4689->reset_gpio, 0);\n\tusleep_range(500, 1000);\n\tgpiod_set_value_cansleep(ov4689->pwdn_gpio, 0);\n\n\t \n\tdelay_us = ov4689_cal_delay(ov4689, 8192);\n\tusleep_range(delay_us, delay_us * 2);\n\n\treturn 0;\n\ndisable_clk:\n\tclk_disable_unprepare(ov4689->xvclk);\n\n\treturn ret;\n}\n\nstatic int __maybe_unused ov4689_power_off(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct ov4689 *ov4689 = to_ov4689(sd);\n\n\tgpiod_set_value_cansleep(ov4689->pwdn_gpio, 1);\n\tclk_disable_unprepare(ov4689->xvclk);\n\tgpiod_set_value_cansleep(ov4689->reset_gpio, 1);\n\tregulator_bulk_disable(ARRAY_SIZE(ov4689_supply_names),\n\t\t\t       ov4689->supplies);\n\treturn 0;\n}\n\nstatic int ov4689_open(struct v4l2_subdev *sd, struct v4l2_subdev_fh *fh)\n{\n\tstruct ov4689 *ov4689 = to_ov4689(sd);\n\tstruct v4l2_mbus_framefmt *try_fmt;\n\n\tmutex_lock(&ov4689->mutex);\n\n\ttry_fmt = v4l2_subdev_get_try_format(sd, fh->state, 0);\n\t \n\tov4689_fill_fmt(&supported_modes[OV4689_MODE_2688_1520], try_fmt);\n\n\tmutex_unlock(&ov4689->mutex);\n\n\treturn 0;\n}\n\nstatic const struct dev_pm_ops ov4689_pm_ops = {\n\tSET_RUNTIME_PM_OPS(ov4689_power_off, ov4689_power_on, NULL)\n};\n\nstatic const struct v4l2_subdev_internal_ops ov4689_internal_ops = {\n\t.open = ov4689_open,\n};\n\nstatic const struct v4l2_subdev_video_ops ov4689_video_ops = {\n\t.s_stream = ov4689_s_stream,\n};\n\nstatic const struct v4l2_subdev_pad_ops ov4689_pad_ops = {\n\t.enum_mbus_code = ov4689_enum_mbus_code,\n\t.enum_frame_size = ov4689_enum_frame_sizes,\n\t.get_fmt = ov4689_get_fmt,\n\t.set_fmt = ov4689_set_fmt,\n\t.get_selection = ov4689_get_selection,\n};\n\nstatic const struct v4l2_subdev_ops ov4689_subdev_ops = {\n\t.video = &ov4689_video_ops,\n\t.pad = &ov4689_pad_ops,\n};\n\n \nstatic int ov4689_map_gain(struct ov4689 *ov4689, int logical_gain, int *result)\n{\n\tconst struct device *dev = &ov4689->client->dev;\n\tconst struct ov4689_gain_range *range;\n\tunsigned int n;\n\n\tfor (n = 0; n < ARRAY_SIZE(ov4689_gain_ranges); n++) {\n\t\tif (logical_gain >= ov4689_gain_ranges[n].logical_min &&\n\t\t    logical_gain <= ov4689_gain_ranges[n].logical_max)\n\t\t\tbreak;\n\t}\n\n\tif (n == ARRAY_SIZE(ov4689_gain_ranges)) {\n\t\tdev_warn_ratelimited(dev, \"no mapping found for gain %d\\n\",\n\t\t\t\t     logical_gain);\n\t\treturn -EINVAL;\n\t}\n\n\trange = &ov4689_gain_ranges[n];\n\n\t*result = clamp(range->offset + (logical_gain) / range->divider,\n\t\t\trange->physical_min, range->physical_max);\n\treturn 0;\n}\n\nstatic int ov4689_set_ctrl(struct v4l2_ctrl *ctrl)\n{\n\tstruct ov4689 *ov4689 =\n\t\tcontainer_of(ctrl->handler, struct ov4689, ctrl_handler);\n\tstruct i2c_client *client = ov4689->client;\n\tint sensor_gain;\n\ts64 max_expo;\n\tint ret;\n\n\t \n\tswitch (ctrl->id) {\n\tcase V4L2_CID_VBLANK:\n\t\t \n\t\tmax_expo = ov4689->cur_mode->height + ctrl->val - 4;\n\t\t__v4l2_ctrl_modify_range(ov4689->exposure,\n\t\t\t\t\t ov4689->exposure->minimum, max_expo,\n\t\t\t\t\t ov4689->exposure->step,\n\t\t\t\t\t ov4689->exposure->default_value);\n\t\tbreak;\n\t}\n\n\tif (!pm_runtime_get_if_in_use(&client->dev))\n\t\treturn 0;\n\n\tswitch (ctrl->id) {\n\tcase V4L2_CID_EXPOSURE:\n\t\t \n\t\tret = ov4689_write_reg(ov4689->client, OV4689_REG_EXPOSURE,\n\t\t\t\t       OV4689_REG_VALUE_24BIT, ctrl->val << 4);\n\t\tbreak;\n\tcase V4L2_CID_ANALOGUE_GAIN:\n\t\tret = ov4689_map_gain(ov4689, ctrl->val, &sensor_gain);\n\n\t\tret = ret ?:\n\t\t\tov4689_write_reg(ov4689->client, OV4689_REG_GAIN_H,\n\t\t\t\t\t OV4689_REG_VALUE_08BIT,\n\t\t\t\t\t (sensor_gain >> OV4689_GAIN_H_SHIFT) &\n\t\t\t\t\t OV4689_GAIN_H_MASK);\n\t\tret = ret ?:\n\t\t\tov4689_write_reg(ov4689->client, OV4689_REG_GAIN_L,\n\t\t\t\t\t OV4689_REG_VALUE_08BIT,\n\t\t\t\t\t sensor_gain & OV4689_GAIN_L_MASK);\n\t\tbreak;\n\tcase V4L2_CID_VBLANK:\n\t\tret = ov4689_write_reg(ov4689->client, OV4689_REG_VTS,\n\t\t\t\t       OV4689_REG_VALUE_16BIT,\n\t\t\t\t       ctrl->val + ov4689->cur_mode->height);\n\t\tbreak;\n\tcase V4L2_CID_TEST_PATTERN:\n\t\tret = ov4689_enable_test_pattern(ov4689, ctrl->val);\n\t\tbreak;\n\tdefault:\n\t\tdev_warn(&client->dev, \"%s Unhandled id:0x%x, val:0x%x\\n\",\n\t\t\t __func__, ctrl->id, ctrl->val);\n\t\tret = -EINVAL;\n\t\tbreak;\n\t}\n\n\tpm_runtime_put(&client->dev);\n\n\treturn ret;\n}\n\nstatic const struct v4l2_ctrl_ops ov4689_ctrl_ops = {\n\t.s_ctrl = ov4689_set_ctrl,\n};\n\nstatic int ov4689_initialize_controls(struct ov4689 *ov4689)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov4689->subdev);\n\tstruct v4l2_fwnode_device_properties props;\n\tstruct v4l2_ctrl_handler *handler;\n\tconst struct ov4689_mode *mode;\n\ts64 exposure_max, vblank_def;\n\tstruct v4l2_ctrl *ctrl;\n\ts64 h_blank_def;\n\tint ret;\n\n\thandler = &ov4689->ctrl_handler;\n\tmode = ov4689->cur_mode;\n\tret = v4l2_ctrl_handler_init(handler, 10);\n\tif (ret)\n\t\treturn ret;\n\thandler->lock = &ov4689->mutex;\n\n\tctrl = v4l2_ctrl_new_int_menu(handler, NULL, V4L2_CID_LINK_FREQ, 0, 0,\n\t\t\t\t      link_freq_menu_items);\n\tif (ctrl)\n\t\tctrl->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\tv4l2_ctrl_new_std(handler, NULL, V4L2_CID_PIXEL_RATE, 0,\n\t\t\t  mode->pixel_rate, 1, mode->pixel_rate);\n\n\th_blank_def = mode->hts_def - mode->width;\n\tctrl = v4l2_ctrl_new_std(handler, NULL, V4L2_CID_HBLANK, h_blank_def,\n\t\t\t\t h_blank_def, 1, h_blank_def);\n\tif (ctrl)\n\t\tctrl->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\tvblank_def = mode->vts_def - mode->height;\n\tv4l2_ctrl_new_std(handler, &ov4689_ctrl_ops, V4L2_CID_VBLANK,\n\t\t\t  vblank_def, OV4689_VTS_MAX - mode->height, 1,\n\t\t\t  vblank_def);\n\n\texposure_max = mode->vts_def - 4;\n\tov4689->exposure =\n\t\tv4l2_ctrl_new_std(handler, &ov4689_ctrl_ops, V4L2_CID_EXPOSURE,\n\t\t\t\t  OV4689_EXPOSURE_MIN, exposure_max,\n\t\t\t\t  OV4689_EXPOSURE_STEP, mode->exp_def);\n\n\tv4l2_ctrl_new_std(handler, &ov4689_ctrl_ops, V4L2_CID_ANALOGUE_GAIN,\n\t\t\t  ov4689_gain_ranges[0].logical_min,\n\t\t\t  ov4689_gain_ranges[ARRAY_SIZE(ov4689_gain_ranges) - 1]\n\t\t\t\t  .logical_max,\n\t\t\t  OV4689_GAIN_STEP, OV4689_GAIN_DEFAULT);\n\n\tv4l2_ctrl_new_std_menu_items(handler, &ov4689_ctrl_ops,\n\t\t\t\t     V4L2_CID_TEST_PATTERN,\n\t\t\t\t     ARRAY_SIZE(ov4689_test_pattern_menu) - 1,\n\t\t\t\t     0, 0, ov4689_test_pattern_menu);\n\n\tif (handler->error) {\n\t\tret = handler->error;\n\t\tdev_err(&ov4689->client->dev, \"Failed to init controls(%d)\\n\",\n\t\t\tret);\n\t\tgoto err_free_handler;\n\t}\n\n\tret = v4l2_fwnode_device_parse(&client->dev, &props);\n\tif (ret)\n\t\tgoto err_free_handler;\n\n\tret = v4l2_ctrl_new_fwnode_properties(handler, &ov4689_ctrl_ops,\n\t\t\t\t\t      &props);\n\tif (ret)\n\t\tgoto err_free_handler;\n\n\tov4689->subdev.ctrl_handler = handler;\n\n\treturn 0;\n\nerr_free_handler:\n\tv4l2_ctrl_handler_free(handler);\n\n\treturn ret;\n}\n\nstatic int ov4689_check_sensor_id(struct ov4689 *ov4689,\n\t\t\t\t  struct i2c_client *client)\n{\n\tstruct device *dev = &ov4689->client->dev;\n\tu32 id = 0;\n\tint ret;\n\n\tret = ov4689_read_reg(client, OV4689_REG_CHIP_ID,\n\t\t\t      OV4689_REG_VALUE_16BIT, &id);\n\tif (ret) {\n\t\tdev_err(dev, \"Cannot read sensor ID\\n\");\n\t\treturn ret;\n\t}\n\n\tif (id != CHIP_ID) {\n\t\tdev_err(dev, \"Unexpected sensor ID %06x, expected %06x\\n\",\n\t\t\tid, CHIP_ID);\n\t\treturn -ENODEV;\n\t}\n\n\tdev_info(dev, \"Detected OV%06x sensor\\n\", CHIP_ID);\n\n\treturn 0;\n}\n\nstatic int ov4689_configure_regulators(struct ov4689 *ov4689)\n{\n\tunsigned int i;\n\n\tfor (i = 0; i < ARRAY_SIZE(ov4689_supply_names); i++)\n\t\tov4689->supplies[i].supply = ov4689_supply_names[i];\n\n\treturn devm_regulator_bulk_get(&ov4689->client->dev,\n\t\t\t\t       ARRAY_SIZE(ov4689_supply_names),\n\t\t\t\t       ov4689->supplies);\n}\n\nstatic u64 ov4689_check_link_frequency(struct v4l2_fwnode_endpoint *ep)\n{\n\tconst u64 *freqs = link_freq_menu_items;\n\tunsigned int i, j;\n\n\tfor (i = 0; i < ARRAY_SIZE(link_freq_menu_items); i++) {\n\t\tfor (j = 0; j < ep->nr_of_link_frequencies; j++)\n\t\t\tif (freqs[i] == ep->link_frequencies[j])\n\t\t\t\treturn freqs[i];\n\t}\n\n\treturn 0;\n}\n\nstatic int ov4689_check_hwcfg(struct device *dev)\n{\n\tstruct fwnode_handle *fwnode = dev_fwnode(dev);\n\tstruct v4l2_fwnode_endpoint bus_cfg = {\n\t\t.bus_type = V4L2_MBUS_CSI2_DPHY,\n\t};\n\tstruct fwnode_handle *endpoint;\n\tint ret;\n\n\tendpoint = fwnode_graph_get_next_endpoint(fwnode, NULL);\n\tif (!endpoint)\n\t\treturn -EINVAL;\n\n\tret = v4l2_fwnode_endpoint_alloc_parse(endpoint, &bus_cfg);\n\tfwnode_handle_put(endpoint);\n\tif (ret)\n\t\treturn ret;\n\n\tif (bus_cfg.bus.mipi_csi2.num_data_lanes != OV4689_LANES) {\n\t\tdev_err(dev, \"Only a 4-lane CSI2 config is supported\");\n\t\tret = -EINVAL;\n\t\tgoto out_free_bus_cfg;\n\t}\n\n\tif (!ov4689_check_link_frequency(&bus_cfg)) {\n\t\tdev_err(dev, \"No supported link frequency found\\n\");\n\t\tret = -EINVAL;\n\t}\n\nout_free_bus_cfg:\n\tv4l2_fwnode_endpoint_free(&bus_cfg);\n\n\treturn ret;\n}\n\nstatic int ov4689_probe(struct i2c_client *client)\n{\n\tstruct device *dev = &client->dev;\n\tstruct v4l2_subdev *sd;\n\tstruct ov4689 *ov4689;\n\tint ret;\n\n\tret = ov4689_check_hwcfg(dev);\n\tif (ret)\n\t\treturn ret;\n\n\tov4689 = devm_kzalloc(dev, sizeof(*ov4689), GFP_KERNEL);\n\tif (!ov4689)\n\t\treturn -ENOMEM;\n\n\tov4689->client = client;\n\tov4689->cur_mode = &supported_modes[OV4689_MODE_2688_1520];\n\n\tov4689->xvclk = devm_clk_get_optional(dev, NULL);\n\tif (IS_ERR(ov4689->xvclk))\n\t\treturn dev_err_probe(dev, PTR_ERR(ov4689->xvclk),\n\t\t\t\t     \"Failed to get external clock\\n\");\n\n\tif (!ov4689->xvclk) {\n\t\tdev_dbg(dev,\n\t\t\t\"No clock provided, using clock-frequency property\\n\");\n\t\tdevice_property_read_u32(dev, \"clock-frequency\",\n\t\t\t\t\t &ov4689->clock_rate);\n\t} else {\n\t\tov4689->clock_rate = clk_get_rate(ov4689->xvclk);\n\t}\n\n\tif (ov4689->clock_rate != OV4689_XVCLK_FREQ) {\n\t\tdev_err(dev,\n\t\t\t\"External clock rate mismatch: got %d Hz, expected %d Hz\\n\",\n\t\t\tov4689->clock_rate, OV4689_XVCLK_FREQ);\n\t\treturn -EINVAL;\n\t}\n\n\tov4689->reset_gpio = devm_gpiod_get_optional(dev, \"reset\",\n\t\t\t\t\t\t     GPIOD_OUT_LOW);\n\tif (IS_ERR(ov4689->reset_gpio)) {\n\t\tdev_err(dev, \"Failed to get reset-gpios\\n\");\n\t\treturn PTR_ERR(ov4689->reset_gpio);\n\t}\n\n\tov4689->pwdn_gpio = devm_gpiod_get_optional(dev, \"pwdn\", GPIOD_OUT_LOW);\n\tif (IS_ERR(ov4689->pwdn_gpio)) {\n\t\tdev_err(dev, \"Failed to get pwdn-gpios\\n\");\n\t\treturn PTR_ERR(ov4689->pwdn_gpio);\n\t}\n\n\tret = ov4689_configure_regulators(ov4689);\n\tif (ret)\n\t\treturn dev_err_probe(dev, ret,\n\t\t\t\t     \"Failed to get power regulators\\n\");\n\n\tmutex_init(&ov4689->mutex);\n\n\tsd = &ov4689->subdev;\n\tv4l2_i2c_subdev_init(sd, client, &ov4689_subdev_ops);\n\tret = ov4689_initialize_controls(ov4689);\n\tif (ret)\n\t\tgoto err_destroy_mutex;\n\n\tret = ov4689_power_on(dev);\n\tif (ret)\n\t\tgoto err_free_handler;\n\n\tret = ov4689_check_sensor_id(ov4689, client);\n\tif (ret)\n\t\tgoto err_power_off;\n\n\tsd->internal_ops = &ov4689_internal_ops;\n\tsd->flags |= V4L2_SUBDEV_FL_HAS_DEVNODE;\n\n\tov4689->pad.flags = MEDIA_PAD_FL_SOURCE;\n\tsd->entity.function = MEDIA_ENT_F_CAM_SENSOR;\n\tret = media_entity_pads_init(&sd->entity, 1, &ov4689->pad);\n\tif (ret < 0)\n\t\tgoto err_power_off;\n\n\tret = v4l2_async_register_subdev_sensor(sd);\n\tif (ret) {\n\t\tdev_err(dev, \"v4l2 async register subdev failed\\n\");\n\t\tgoto err_clean_entity;\n\t}\n\n\tpm_runtime_set_active(dev);\n\tpm_runtime_enable(dev);\n\tpm_runtime_idle(dev);\n\n\treturn 0;\n\nerr_clean_entity:\n\tmedia_entity_cleanup(&sd->entity);\nerr_power_off:\n\tov4689_power_off(dev);\nerr_free_handler:\n\tv4l2_ctrl_handler_free(&ov4689->ctrl_handler);\nerr_destroy_mutex:\n\tmutex_destroy(&ov4689->mutex);\n\n\treturn ret;\n}\n\nstatic void ov4689_remove(struct i2c_client *client)\n{\n\tstruct v4l2_subdev *sd = i2c_get_clientdata(client);\n\tstruct ov4689 *ov4689 = to_ov4689(sd);\n\n\tv4l2_async_unregister_subdev(sd);\n\tmedia_entity_cleanup(&sd->entity);\n\n\tv4l2_ctrl_handler_free(&ov4689->ctrl_handler);\n\tmutex_destroy(&ov4689->mutex);\n\n\tpm_runtime_disable(&client->dev);\n\tif (!pm_runtime_status_suspended(&client->dev))\n\t\tov4689_power_off(&client->dev);\n\tpm_runtime_set_suspended(&client->dev);\n}\n\nstatic const struct of_device_id ov4689_of_match[] = {\n\t{ .compatible = \"ovti,ov4689\" },\n\t{},\n};\nMODULE_DEVICE_TABLE(of, ov4689_of_match);\n\nstatic struct i2c_driver ov4689_i2c_driver = {\n\t.driver = {\n\t\t.name = \"ov4689\",\n\t\t.pm = &ov4689_pm_ops,\n\t\t.of_match_table = ov4689_of_match,\n\t},\n\t.probe = ov4689_probe,\n\t.remove\t= ov4689_remove,\n};\n\nmodule_i2c_driver(ov4689_i2c_driver);\n\nMODULE_DESCRIPTION(\"OmniVision ov4689 sensor driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}