module wideexpr_00763(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed({1{{(ctrl[3]?(s7)==(6'sb101100):$unsigned(2'sb01))}}});
  assign y1 = {3{(-((s1)<<<((ctrl[7]?3'b110:2'sb10))))>>>(+({(ctrl[5]?{4{5'sb11000}}:$unsigned(s1)),s5,s3,$unsigned((4'sb1101)^~(+((5'sb10001)-(s1))))}))}};
  assign y2 = +(6'b001000);
  assign y3 = (ctrl[1]?~^((ctrl[5]?(2'sb01)>>>((ctrl[5]?$signed(6'sb001101):(($signed(2'b00))^~(s5))>>((ctrl[2]?-(s0):(4'sb0000)<<<(1'sb0))))):1'sb0)):($unsigned(({(ctrl[7]?(+(3'sb010))<<<((3'sb000)^~(s4)):$signed($signed(s0))),$signed((ctrl[7]?{4{5'sb01110}}:{4{s3}})),($signed(4'sb0010))&(({2'sb11})-(5'sb00110)),{3{(1'sb0)+((ctrl[2]?5'sb01110:6'sb111001))}}})<<<(^({3{{2{(ctrl[0]?4'sb0101:4'sb0110)}}}}))))&($unsigned(($signed((((s2)^~(s5))&(2'sb01))>($signed((u1)>>(2'b01)))))&((+(!((s2)^~(s5))))-(5'sb01010)))));
  assign y4 = s2;
  assign y5 = $signed({2{&(($unsigned(u0))<<<($signed(s0)))}});
  assign y6 = ($signed(($signed(2'sb00))<<<(((ctrl[4]?-((ctrl[3]?(ctrl[7]?(5'sb00011)<<(4'b0110):$signed(5'sb11010)):(2'sb10)<<<(s6))):s5))<<((({(s5)^~((ctrl[6]?s3:1'sb1)),(-(s0))<<<($unsigned(6'b110110)),((ctrl[2]?s2:s6))<<($signed(3'b001)),4'sb0001})+({1{s3}}))!=(($unsigned($unsigned($signed(s6))))-(($unsigned((6'sb010000)|(6'sb111101)))<({(1'sb1)&(s3),{u7,s6,s1,4'sb1110},(s5)^(s4)})))))))&((ctrl[1]?-(2'sb11):-(s1)));
  assign y7 = ((-(!({-(-(($signed(5'sb10111))<<<(3'sb111))),$signed((((6'sb110111)<<(s7))<((6'sb101000)^~(s2)))>>(({4{s7}})>>>(s1))),((ctrl[4]?(!(3'sb100))&((u1)|(s6)):{$signed(6'sb100011),(1'b1)<=(u6)}))<<<((ctrl[0]?(1'sb1)>>>(5'sb00000):s5))})))==(((s0)<<<(u4))>>>({~^(u1),({(u3)<<(((ctrl[0]?3'b011:u2))-((u7)<<(s6))),s1,(3'sb010)&(6'sb000010),$unsigned(((1'sb0)<<(s6))>>(s2))})<<(1'sb0),s5})))&(({1{s1}})<<<($signed(!((ctrl[1]?2'sb01:s4)))));
endmodule
