-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2013.3
-- Copyright (C) 2013 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D_32_32_int_int_1080_1920_3_3_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_src_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of Filter2D_32_32_int_int_1080_1920_3_3_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_pp0_stg0_fsm_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_st14_fsm_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv13_5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000101";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv13_1FFD : STD_LOGIC_VECTOR (12 downto 0) := "1111111111101";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_4 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_const_lv13_1FFC : STD_LOGIC_VECTOR (12 downto 0) := "1111111111100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv13_1FFB : STD_LOGIC_VECTOR (12 downto 0) := "1111111111011";
    constant ap_const_lv13_1FFA : STD_LOGIC_VECTOR (12 downto 0) := "1111111111010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_true : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal p_025_0_i_reg_559 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_42_0_pr1_reg_570 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_0_pr1_reg_570_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal tmp_7_reg_2840 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2870 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_reg_2870_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_reg_2878 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_reg_2878_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_1_reg_2901 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_2_reg_2924 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_97 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it9 : STD_LOGIC := '0';
    signal ap_reg_ppstg_tmp_7_reg_2840_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond217_i_reg_2849 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_123 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it10 : STD_LOGIC := '0';
    signal ap_reg_ppstg_tmp_42_0_pr1_reg_570_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_0_pr1_reg_570_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_0_pr1_reg_570_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_1_pr1_reg_590 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_1_pr1_reg_590_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_1_pr1_reg_590_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_1_pr1_reg_590_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_1_pr1_reg_590_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_2_pr1_reg_610 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_2_pr1_reg_610_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_2_pr1_reg_610_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_2_pr1_reg_610_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_2_pr1_reg_610_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_0_pr_reg_630 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_0_pr_reg_630_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_0_pr_reg_630_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_0_pr_reg_630_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_1_pr_reg_646 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_1_pr_reg_646_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_1_pr_reg_646_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_1_pr_reg_646_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_2_pr_reg_662 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_2_pr_reg_662_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_2_pr_reg_662_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_2_pr_reg_662_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal cols_cast1_fu_935_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal cols_cast1_reg_2723 : STD_LOGIC_VECTOR (13 downto 0);
    signal heightloop_fu_943_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal heightloop_reg_2730 : STD_LOGIC_VECTOR (12 downto 0);
    signal widthloop_fu_949_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal widthloop_reg_2735 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_1_fu_955_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_1_reg_2740 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_neg218_i_cast_fu_965_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_neg218_i_cast_reg_2747 : STD_LOGIC_VECTOR (1 downto 0);
    signal ref_fu_971_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ref_reg_2763 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_5_fu_977_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_5_reg_2768 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_V_fu_990_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal i_V_reg_2776 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_4_fu_996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_2781 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ImagLoc_y_fu_1002_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ImagLoc_y_reg_2786 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_6_fu_1008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_2793 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_2_fu_1035_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_2_reg_2798 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2803 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_i_2_cast_cast_fu_1049_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_i_2_cast_cast_reg_2807 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_1_2_fu_1056_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_1_2_reg_2826 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_1_2_1_fu_1062_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_1_2_1_reg_2833 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_7_fu_1072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2840_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2840_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2840_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2840_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2840_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2840_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2840_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_1077_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_cond217_i_fu_1099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ImagLoc_x_fu_1104_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ImagLoc_x_reg_2853 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_12_fu_1114_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_12_reg_2860 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_2860_pp0_it1 : STD_LOGIC_VECTOR (1 downto 0);
    signal brmerge_fu_1118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_reg_2870_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_reg_2870_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_reg_2870_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_reg_2870_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_reg_2870_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_1136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_2874 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_2874_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_2874_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_2874_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_2874_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_2874_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_2874_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_fu_1141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_reg_2878_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_reg_2878_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_reg_2878_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_reg_2878_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_reg_2878_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_reg_2882 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_17_reg_2882_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_17_reg_2882_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_17_reg_2882_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_17_reg_2882_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_17_reg_2882_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_17_reg_2882_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_1155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_2886 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2886_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2886_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2886_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2886_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2886_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_fu_1160_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_reg_2893 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_reg_2893_pp0_it1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_reg_2893_pp0_it2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_reg_2893_pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_reg_2893_pp0_it4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_reg_2893_pp0_it5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_1_fu_1179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_1_reg_2897 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_1_fu_1184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_2905 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2905_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2905_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2905_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2905_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2905_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2905_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_1_fu_1198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_1_reg_2909 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_1_fu_1203_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_1_reg_2916 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_1_reg_2916_pp0_it1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_1_reg_2916_pp0_it2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_1_reg_2916_pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_1_reg_2916_pp0_it4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_1_reg_2916_pp0_it5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_2_fu_1222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_2_reg_2920 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_2_fu_1227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_2928 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_2928_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_2928_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_2928_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_2928_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_2928_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_2928_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_2_fu_1241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_2_reg_2932 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_s_fu_1246_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_s_reg_2939 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_s_reg_2939_pp0_it1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_s_reg_2939_pp0_it2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_s_reg_2939_pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_s_reg_2939_pp0_it4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_s_reg_2939_pp0_it5 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_4_fu_1251_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_4_reg_2943 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_0_pr1_phi_fu_575_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_assign_4_reg_2943_pp0_it2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_4_reg_2943_pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_4_reg_2943_pp0_it4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_4_reg_2943_pp0_it5 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_4_1_fu_1255_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_4_1_reg_2947 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_1_pr1_phi_fu_595_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it5 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_4_2_fu_1259_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_4_2_reg_2951 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_2_pr1_phi_fu_615_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it5 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_4_0_1_fu_1263_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_4_0_1_reg_2955 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_0_pr_phi_fu_634_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_assign_4_0_1_reg_2955_pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_4_0_1_reg_2955_pp0_it4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_4_0_1_reg_2955_pp0_it5 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_4_1_1_fu_1267_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_4_1_1_reg_2959 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_1_pr_phi_fu_650_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_assign_4_1_1_reg_2959_pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_4_1_1_reg_2959_pp0_it4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_4_1_1_reg_2959_pp0_it5 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_4_2_1_fu_1271_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_4_2_1_reg_2963 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_2_pr_phi_fu_666_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_assign_4_2_1_reg_2963_pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_4_2_1_reg_2963_pp0_it4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_4_2_1_reg_2963_pp0_it5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_20_fu_1275_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_20_reg_2967 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_fu_1279_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_reg_2972 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_43_fu_1283_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_43_reg_2977 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_borderInterpolate_fu_769_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal x_reg_2982 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_15_fu_1287_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_15_reg_2987 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_0_2_fu_1291_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_0_2_reg_2992 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_locy_0_2_reg_2992_pp0_it5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_locy_0_2_reg_2992_pp0_it6 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_borderInterpolate_fu_777_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal x_1_reg_2996 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_28_fu_1295_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_28_reg_3001 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_1_2_fu_1299_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_1_2_reg_3006 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_locy_1_2_reg_3006_pp0_it5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_locy_1_2_reg_3006_pp0_it6 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_borderInterpolate_fu_785_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal x_2_reg_3010 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_38_fu_1303_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_38_reg_3015 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_2_2_fu_1307_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_2_2_reg_3020 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_locy_2_2_reg_3020_pp0_it5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_locy_2_2_reg_3020_pp0_it6 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_0_val_0_addr_reg_3024 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_1_addr_reg_3030 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_2_addr_reg_3036 : STD_LOGIC_VECTOR (10 downto 0);
    signal col_assign_3_fu_1321_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_3_reg_3042 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_1_val_0_addr_reg_3046 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_1_addr_reg_3052 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_2_addr_reg_3058 : STD_LOGIC_VECTOR (10 downto 0);
    signal col_assign_3_1_fu_1335_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_3_1_reg_3064 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_2_val_0_addr_reg_3068 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_1_addr_reg_3074 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_2_addr_reg_3080 : STD_LOGIC_VECTOR (10 downto 0);
    signal col_assign_3_2_fu_1349_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_3_2_reg_3086 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_0_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_2_0_reg_3180 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_0_reg_3185 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_reg_3193 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_fu_1412_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_18_reg_3200 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_fu_1416_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_reg_3206 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_1_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_2_0_reg_3212 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_1_0_reg_3217 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_0_reg_3225 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_31_fu_1470_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_31_reg_3232 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_32_fu_1474_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_32_reg_3238 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_2_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_2_0_reg_3244 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_1_0_reg_3249 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_0_reg_3257 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_41_fu_1528_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_41_reg_3264 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_fu_1532_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_reg_3270 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_0_val_0_1_6_reg_3276 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_1_9_reg_3281 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_6_reg_3286 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_1_6_reg_3291 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_1_9_reg_3296 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_1_6_reg_3301 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_1_6_reg_3306 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_1_9_reg_3311 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_1_6_reg_3316 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_1_load_reg_3321 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_2_load_reg_3326 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_2_0_1_2_fu_1974_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_0_1_2_reg_3331 : STD_LOGIC_VECTOR (10 downto 0);
    signal src_kernel_win_1_val_0_1_load_reg_3336 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_2_load_reg_3341 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_2_1_1_2_fu_2046_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_1_1_2_reg_3346 : STD_LOGIC_VECTOR (10 downto 0);
    signal src_kernel_win_2_val_0_1_load_reg_3351 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_2_load_reg_3356 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_2_2_1_2_fu_2118_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_2_1_2_reg_3361 : STD_LOGIC_VECTOR (10 downto 0);
    signal isneg_fu_2177_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_reg_3366 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_2_fu_2185_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_2_reg_3371 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i_fu_2199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_reg_3376 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_i_i_i_fu_2205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_i_i_i_reg_3382 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_1_fu_2228_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_1_reg_3387 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_5_fu_2236_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_5_reg_3392 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i1_fu_2250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i1_reg_3397 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_i_i_i1_fu_2256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_i_i_i1_reg_3403 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_2_fu_2279_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_2_reg_3408 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_fu_2287_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_7_reg_3413 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i2_fu_2301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i2_reg_3418 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_i_i_i2_fu_2307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_i_i_i2_reg_3424 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_0_ce0 : STD_LOGIC;
    signal k_buf_0_val_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_0_ce1 : STD_LOGIC;
    signal k_buf_0_val_0_we1 : STD_LOGIC;
    signal k_buf_0_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_1_ce0 : STD_LOGIC;
    signal k_buf_0_val_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_1_ce1 : STD_LOGIC;
    signal k_buf_0_val_1_we1 : STD_LOGIC;
    signal k_buf_0_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_2_ce0 : STD_LOGIC;
    signal k_buf_0_val_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_2_ce1 : STD_LOGIC;
    signal k_buf_0_val_2_we1 : STD_LOGIC;
    signal k_buf_0_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_0_ce0 : STD_LOGIC;
    signal k_buf_1_val_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_0_ce1 : STD_LOGIC;
    signal k_buf_1_val_0_we1 : STD_LOGIC;
    signal k_buf_1_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_1_ce0 : STD_LOGIC;
    signal k_buf_1_val_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_1_ce1 : STD_LOGIC;
    signal k_buf_1_val_1_we1 : STD_LOGIC;
    signal k_buf_1_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_2_ce0 : STD_LOGIC;
    signal k_buf_1_val_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_2_ce1 : STD_LOGIC;
    signal k_buf_1_val_2_we1 : STD_LOGIC;
    signal k_buf_1_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_0_ce0 : STD_LOGIC;
    signal k_buf_2_val_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_0_ce1 : STD_LOGIC;
    signal k_buf_2_val_0_we1 : STD_LOGIC;
    signal k_buf_2_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_1_ce0 : STD_LOGIC;
    signal k_buf_2_val_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_1_ce1 : STD_LOGIC;
    signal k_buf_2_val_1_we1 : STD_LOGIC;
    signal k_buf_2_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_2_ce0 : STD_LOGIC;
    signal k_buf_2_val_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_2_ce1 : STD_LOGIC;
    signal k_buf_2_val_2_we1 : STD_LOGIC;
    signal k_buf_2_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_borderInterpolate_fu_745_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_borderInterpolate_fu_745_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_borderInterpolate_fu_745_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_borderInterpolate_fu_745_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_borderInterpolate_fu_745_ap_ce : STD_LOGIC;
    signal grp_borderInterpolate_fu_753_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_borderInterpolate_fu_753_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_borderInterpolate_fu_753_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_borderInterpolate_fu_753_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_borderInterpolate_fu_753_ap_ce : STD_LOGIC;
    signal grp_borderInterpolate_fu_761_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_borderInterpolate_fu_761_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_borderInterpolate_fu_761_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_borderInterpolate_fu_761_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_borderInterpolate_fu_761_ap_ce : STD_LOGIC;
    signal grp_borderInterpolate_fu_769_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_borderInterpolate_fu_769_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_borderInterpolate_fu_769_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_borderInterpolate_fu_769_ap_ce : STD_LOGIC;
    signal grp_borderInterpolate_fu_777_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_borderInterpolate_fu_777_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_borderInterpolate_fu_777_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_borderInterpolate_fu_777_ap_ce : STD_LOGIC;
    signal grp_borderInterpolate_fu_785_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_borderInterpolate_fu_785_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_borderInterpolate_fu_785_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_borderInterpolate_fu_785_ap_ce : STD_LOGIC;
    signal grp_borderInterpolate_fu_793_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_borderInterpolate_fu_793_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_borderInterpolate_fu_793_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_borderInterpolate_fu_793_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_borderInterpolate_fu_793_ap_ce : STD_LOGIC;
    signal grp_borderInterpolate_fu_801_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_borderInterpolate_fu_801_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_borderInterpolate_fu_801_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_borderInterpolate_fu_801_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_borderInterpolate_fu_801_ap_ce : STD_LOGIC;
    signal grp_borderInterpolate_fu_809_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_borderInterpolate_fu_809_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_borderInterpolate_fu_809_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_borderInterpolate_fu_809_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_borderInterpolate_fu_809_ap_ce : STD_LOGIC;
    signal grp_borderInterpolate_fu_817_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_borderInterpolate_fu_817_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_borderInterpolate_fu_817_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_borderInterpolate_fu_817_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_borderInterpolate_fu_817_ap_ce : STD_LOGIC;
    signal grp_borderInterpolate_fu_825_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_borderInterpolate_fu_825_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_borderInterpolate_fu_825_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_borderInterpolate_fu_825_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_borderInterpolate_fu_825_ap_ce : STD_LOGIC;
    signal grp_borderInterpolate_fu_833_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_borderInterpolate_fu_833_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_borderInterpolate_fu_833_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_borderInterpolate_fu_833_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_borderInterpolate_fu_833_ap_ce : STD_LOGIC;
    signal p_012_0_i_reg_548 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_42_1_pr1_reg_590pp0_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_42_1_pr1_reg_590pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_42_2_pr1_reg_610pp0_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_42_2_pr1_reg_610pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_42_0_pr_reg_630pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_42_0_pr_reg_630pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_42_1_pr_reg_646pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_42_1_pr_reg_646pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_42_2_pr_reg_662pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_42_2_pr_reg_662pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_678pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_678pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_689pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_689pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_700pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_700pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_711pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_711pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_722pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_722pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_733pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_733pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_fu_1314_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_32_1_fu_1328_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_32_2_fu_1342_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal src_kernel_win_0_val_0_1_fu_134 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_1_3_fu_1632_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_2_fu_138 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_1_fu_142 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_1_fu_146 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_fu_150 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_3_fu_1664_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_2_fu_154 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_2_fu_158 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_2_fu_162 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_3_fu_166 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_1_fu_170 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_1_3_fu_1732_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_2_fu_174 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_1_2_fu_178 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_1_fu_182 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_1_fu_186 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_1_3_fu_1764_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_2_fu_190 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_1_2_1_fu_194 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_2_fu_198 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_1_2_2_fu_202 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_1_fu_206 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_1_3_fu_1832_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_2_fu_210 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_1_fu_214 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_1_fu_218 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_1_fu_222 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_1_3_fu_1864_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_2_fu_226 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_2_fu_230 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_2_fu_234 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_3_fu_238 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_2_fu_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_2_1_fu_246 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_2_2_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_1_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_2_fu_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_3_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_1_2_fu_266 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_1_2_1_fu_270 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_1_2_2_fu_274 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_0_fu_314 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_1_fu_318 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_2_fu_322 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_0_0_fu_326 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_0_1_fu_330 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_0_2_fu_334 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_0_0_fu_338 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_0_1_fu_342 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_0_2_fu_346 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_350 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_fu_354 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_fu_358 : STD_LOGIC_VECTOR (7 downto 0);
    signal rows_cast_fu_931_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal cols_cast_fu_939_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_2_fu_961_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_cast_fu_981_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_8_fu_1014_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_fu_1024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_2_fu_1030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_cast_fu_1068_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_10_fu_1083_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp1_fu_1093_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_1122_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_1136_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal ImagLoc_x_cast_fu_1110_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ImagLoc_x_fu_1104_p2_temp: signed (13-1 downto 0);
    signal rev_fu_1130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_1165_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_1_fu_1179_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal rev1_fu_1173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_1208_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_2_fu_1222_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal rev2_fu_1216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_1314_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_reg_2982_temp: signed (15-1 downto 0);
    signal tmp_32_1_fu_1328_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_1_reg_2996_temp: signed (15-1 downto 0);
    signal tmp_32_2_fu_1342_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_2_reg_3010_temp: signed (15-1 downto 0);
    signal sel_tmp_fu_1615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_fu_1608_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp2_fu_1626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_1619_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp4_fu_1647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_0_1_fu_1640_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp6_fu_1658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_1651_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp8_fu_1715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_1_fu_1708_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp3_fu_1726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_1719_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp7_fu_1747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_1_1_fu_1740_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp11_fu_1758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp10_fu_1751_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp12_fu_1815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_2_fu_1808_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp14_fu_1826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp13_fu_1819_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp15_fu_1847_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_2_1_fu_1840_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp17_fu_1858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp16_fu_1851_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal OP1_V_0_0_2_cast_fu_1930_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_0_0_cast_fu_1926_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_2_0_0_2_fu_1934_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_fu_1944_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_2_0_1_fu_1956_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_0_0_2_fu_1934_p2_temp: signed (9-1 downto 0);
    signal p_shl_cast_fu_1952_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_0_1_2_fu_1962_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_2_0_1_fu_1956_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_0_1_2_cast_fu_1970_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP1_V_1_0_2_cast_fu_2002_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_1_0_cast_fu_1998_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_2_1_0_2_fu_2006_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl1_fu_2016_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_2_1_1_fu_2028_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_1_0_2_fu_2006_p2_temp: signed (9-1 downto 0);
    signal p_shl1_cast_fu_2024_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_1_1_2_fu_2034_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_2_1_1_fu_2028_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_1_1_2_cast_fu_2042_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP1_V_2_0_2_cast_fu_2074_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_2_0_cast_fu_2070_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_2_2_0_2_fu_2078_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl2_fu_2088_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_2_2_1_fu_2100_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_2_0_2_fu_2078_p2_temp: signed (9-1 downto 0);
    signal p_shl2_cast_fu_2096_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_2_1_2_fu_2106_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_2_2_1_fu_2100_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_2_1_2_cast_fu_2114_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP1_V_0_2_cast_fu_2160_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_0_2_fu_2163_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP1_V_0_2_2_cast_fu_2168_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_1_fu_2171_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_21_fu_2189_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal OP1_V_1_2_cast_fu_2211_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_1_2_fu_2214_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP1_V_1_2_2_cast_fu_2219_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_fu_2222_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_23_fu_2240_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal OP1_V_2_2_cast_fu_2262_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_2_2_fu_2265_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP1_V_2_2_2_cast_fu_2270_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_fu_2273_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_24_fu_2291_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal overflow_fu_2313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_98_fu_2320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_9_fu_2325_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i_reg_3376_temp: signed (1-1 downto 0);
    signal overflow_1_fu_2333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i1_99_fu_2340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_10_fu_2345_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i1_reg_3397_temp: signed (1-1 downto 0);
    signal overflow_2_fu_2353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i2_101_fu_2360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_11_fu_2365_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i2_reg_3418_temp: signed (1-1 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_bdd_1084 : BOOLEAN;
    signal ap_sig_bdd_1088 : BOOLEAN;
    signal ap_sig_bdd_1095 : BOOLEAN;
    signal ap_sig_bdd_618 : BOOLEAN;
    signal ap_sig_bdd_1106 : BOOLEAN;
    signal ap_sig_bdd_1110 : BOOLEAN;
    signal ap_sig_bdd_1117 : BOOLEAN;
    signal ap_sig_bdd_1128 : BOOLEAN;
    signal ap_sig_bdd_1132 : BOOLEAN;
    signal ap_sig_bdd_1139 : BOOLEAN;

    component borderInterpolate IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        p : IN STD_LOGIC_VECTOR (12 downto 0);
        len : IN STD_LOGIC_VECTOR (11 downto 0);
        borderType : IN STD_LOGIC_VECTOR (4 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_0_U : component Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_0_address0,
        ce0 => k_buf_0_val_0_ce0,
        q0 => k_buf_0_val_0_q0,
        address1 => k_buf_0_val_0_address1,
        ce1 => k_buf_0_val_0_ce1,
        we1 => k_buf_0_val_0_we1,
        d1 => k_buf_0_val_0_d1);

    k_buf_0_val_1_U : component Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_1_address0,
        ce0 => k_buf_0_val_1_ce0,
        q0 => k_buf_0_val_1_q0,
        address1 => k_buf_0_val_1_address1,
        ce1 => k_buf_0_val_1_ce1,
        we1 => k_buf_0_val_1_we1,
        d1 => k_buf_0_val_1_d1);

    k_buf_0_val_2_U : component Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_2_address0,
        ce0 => k_buf_0_val_2_ce0,
        q0 => k_buf_0_val_2_q0,
        address1 => k_buf_0_val_2_address1,
        ce1 => k_buf_0_val_2_ce1,
        we1 => k_buf_0_val_2_we1,
        d1 => k_buf_0_val_2_d1);

    k_buf_1_val_0_U : component Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_0_address0,
        ce0 => k_buf_1_val_0_ce0,
        q0 => k_buf_1_val_0_q0,
        address1 => k_buf_1_val_0_address1,
        ce1 => k_buf_1_val_0_ce1,
        we1 => k_buf_1_val_0_we1,
        d1 => k_buf_1_val_0_d1);

    k_buf_1_val_1_U : component Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_1_address0,
        ce0 => k_buf_1_val_1_ce0,
        q0 => k_buf_1_val_1_q0,
        address1 => k_buf_1_val_1_address1,
        ce1 => k_buf_1_val_1_ce1,
        we1 => k_buf_1_val_1_we1,
        d1 => k_buf_1_val_1_d1);

    k_buf_1_val_2_U : component Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_2_address0,
        ce0 => k_buf_1_val_2_ce0,
        q0 => k_buf_1_val_2_q0,
        address1 => k_buf_1_val_2_address1,
        ce1 => k_buf_1_val_2_ce1,
        we1 => k_buf_1_val_2_we1,
        d1 => k_buf_1_val_2_d1);

    k_buf_2_val_0_U : component Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_0_address0,
        ce0 => k_buf_2_val_0_ce0,
        q0 => k_buf_2_val_0_q0,
        address1 => k_buf_2_val_0_address1,
        ce1 => k_buf_2_val_0_ce1,
        we1 => k_buf_2_val_0_we1,
        d1 => k_buf_2_val_0_d1);

    k_buf_2_val_1_U : component Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_1_address0,
        ce0 => k_buf_2_val_1_ce0,
        q0 => k_buf_2_val_1_q0,
        address1 => k_buf_2_val_1_address1,
        ce1 => k_buf_2_val_1_ce1,
        we1 => k_buf_2_val_1_we1,
        d1 => k_buf_2_val_1_d1);

    k_buf_2_val_2_U : component Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_2_address0,
        ce0 => k_buf_2_val_2_ce0,
        q0 => k_buf_2_val_2_q0,
        address1 => k_buf_2_val_2_address1,
        ce1 => k_buf_2_val_2_ce1,
        we1 => k_buf_2_val_2_we1,
        d1 => k_buf_2_val_2_d1);

    grp_borderInterpolate_fu_745 : component borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_borderInterpolate_fu_745_p,
        len => grp_borderInterpolate_fu_745_len,
        borderType => grp_borderInterpolate_fu_745_borderType,
        ap_return => grp_borderInterpolate_fu_745_ap_return,
        ap_ce => grp_borderInterpolate_fu_745_ap_ce);

    grp_borderInterpolate_fu_753 : component borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_borderInterpolate_fu_753_p,
        len => grp_borderInterpolate_fu_753_len,
        borderType => grp_borderInterpolate_fu_753_borderType,
        ap_return => grp_borderInterpolate_fu_753_ap_return,
        ap_ce => grp_borderInterpolate_fu_753_ap_ce);

    grp_borderInterpolate_fu_761 : component borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_borderInterpolate_fu_761_p,
        len => grp_borderInterpolate_fu_761_len,
        borderType => grp_borderInterpolate_fu_761_borderType,
        ap_return => grp_borderInterpolate_fu_761_ap_return,
        ap_ce => grp_borderInterpolate_fu_761_ap_ce);

    grp_borderInterpolate_fu_769 : component borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_borderInterpolate_fu_769_p,
        len => grp_borderInterpolate_fu_769_len,
        borderType => grp_borderInterpolate_fu_769_borderType,
        ap_return => grp_borderInterpolate_fu_769_ap_return,
        ap_ce => grp_borderInterpolate_fu_769_ap_ce);

    grp_borderInterpolate_fu_777 : component borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_borderInterpolate_fu_777_p,
        len => grp_borderInterpolate_fu_777_len,
        borderType => grp_borderInterpolate_fu_777_borderType,
        ap_return => grp_borderInterpolate_fu_777_ap_return,
        ap_ce => grp_borderInterpolate_fu_777_ap_ce);

    grp_borderInterpolate_fu_785 : component borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_borderInterpolate_fu_785_p,
        len => grp_borderInterpolate_fu_785_len,
        borderType => grp_borderInterpolate_fu_785_borderType,
        ap_return => grp_borderInterpolate_fu_785_ap_return,
        ap_ce => grp_borderInterpolate_fu_785_ap_ce);

    grp_borderInterpolate_fu_793 : component borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_borderInterpolate_fu_793_p,
        len => grp_borderInterpolate_fu_793_len,
        borderType => grp_borderInterpolate_fu_793_borderType,
        ap_return => grp_borderInterpolate_fu_793_ap_return,
        ap_ce => grp_borderInterpolate_fu_793_ap_ce);

    grp_borderInterpolate_fu_801 : component borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_borderInterpolate_fu_801_p,
        len => grp_borderInterpolate_fu_801_len,
        borderType => grp_borderInterpolate_fu_801_borderType,
        ap_return => grp_borderInterpolate_fu_801_ap_return,
        ap_ce => grp_borderInterpolate_fu_801_ap_ce);

    grp_borderInterpolate_fu_809 : component borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_borderInterpolate_fu_809_p,
        len => grp_borderInterpolate_fu_809_len,
        borderType => grp_borderInterpolate_fu_809_borderType,
        ap_return => grp_borderInterpolate_fu_809_ap_return,
        ap_ce => grp_borderInterpolate_fu_809_ap_ce);

    grp_borderInterpolate_fu_817 : component borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_borderInterpolate_fu_817_p,
        len => grp_borderInterpolate_fu_817_len,
        borderType => grp_borderInterpolate_fu_817_borderType,
        ap_return => grp_borderInterpolate_fu_817_ap_return,
        ap_ce => grp_borderInterpolate_fu_817_ap_ce);

    grp_borderInterpolate_fu_825 : component borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_borderInterpolate_fu_825_p,
        len => grp_borderInterpolate_fu_825_len,
        borderType => grp_borderInterpolate_fu_825_borderType,
        ap_return => grp_borderInterpolate_fu_825_ap_return,
        ap_ce => grp_borderInterpolate_fu_825_ap_ce);

    grp_borderInterpolate_fu_833 : component borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_borderInterpolate_fu_833_p,
        len => grp_borderInterpolate_fu_833_len,
        borderType => grp_borderInterpolate_fu_833_borderType,
        ap_return => grp_borderInterpolate_fu_833_ap_return,
        ap_ce => grp_borderInterpolate_fu_833_ap_ce);





    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it0 assign process. --
    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_7_fu_1072_p2))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_3_fu_985_p2)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it1 assign process. --
    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_3_fu_985_p2)))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it10 assign process. --
    ap_reg_ppiten_pp0_it10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
                    ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_3_fu_985_p2)))) then 
                    ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it2 assign process. --
    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_3_fu_985_p2)))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it3 assign process. --
    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_3_fu_985_p2)))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it4 assign process. --
    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_3_fu_985_p2)))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it5 assign process. --
    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_3_fu_985_p2)))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it6 assign process. --
    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_3_fu_985_p2)))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it7 assign process. --
    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_3_fu_985_p2)))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it8 assign process. --
    ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
                elsif ((((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_3_fu_985_p2))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it6))))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it9 assign process. --
    ap_reg_ppiten_pp0_it9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
                    ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_3_fu_985_p2)))) then 
                    ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_678pp0_it7 assign process. --
    ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_678pp0_it7_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_618) then
                if (ap_sig_bdd_1095) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_678pp0_it7 <= col_buf_0_val_0_0_1_fu_254;
                elsif (ap_sig_bdd_1088) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_678pp0_it7 <= col_buf_0_val_0_0_2_fu_258;
                elsif (ap_sig_bdd_1084) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_678pp0_it7 <= col_buf_0_val_0_0_3_fu_262;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_678pp0_it7 <= ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_678pp0_it6;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_689pp0_it7 assign process. --
    ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_689pp0_it7_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_618) then
                if (ap_sig_bdd_1095) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_689pp0_it7 <= right_border_buf_0_val_1_2_fu_242;
                elsif (ap_sig_bdd_1088) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_689pp0_it7 <= right_border_buf_0_val_1_2_1_fu_246;
                elsif (ap_sig_bdd_1084) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_689pp0_it7 <= right_border_buf_0_val_1_2_2_fu_250;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_689pp0_it7 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_689pp0_it6;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_700pp0_it7 assign process. --
    ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_700pp0_it7_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_618) then
                if (ap_sig_bdd_1117) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_700pp0_it7 <= col_buf_1_val_0_0_3_fu_238;
                elsif (ap_sig_bdd_1110) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_700pp0_it7 <= col_buf_1_val_0_0_2_fu_230;
                elsif (ap_sig_bdd_1106) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_700pp0_it7 <= col_buf_1_val_0_0_1_fu_214;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_700pp0_it7 <= ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_700pp0_it6;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_711pp0_it7 assign process. --
    ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_711pp0_it7_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_618) then
                if (ap_sig_bdd_1117) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_711pp0_it7 <= right_border_buf_1_val_1_2_fu_266;
                elsif (ap_sig_bdd_1110) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_711pp0_it7 <= right_border_buf_1_val_1_2_1_fu_270;
                elsif (ap_sig_bdd_1106) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_711pp0_it7 <= right_border_buf_1_val_1_2_2_fu_274;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_711pp0_it7 <= ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_711pp0_it6;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_722pp0_it7 assign process. --
    ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_722pp0_it7_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_618) then
                if (ap_sig_bdd_1139) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_722pp0_it7 <= col_buf_2_val_0_0_3_fu_166;
                elsif (ap_sig_bdd_1132) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_722pp0_it7 <= col_buf_2_val_0_0_2_fu_158;
                elsif (ap_sig_bdd_1128) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_722pp0_it7 <= col_buf_2_val_0_0_1_fu_142;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_722pp0_it7 <= ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_722pp0_it6;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_733pp0_it7 assign process. --
    ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_733pp0_it7_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_618) then
                if (ap_sig_bdd_1139) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_733pp0_it7 <= right_border_buf_2_val_1_2_2_fu_202;
                elsif (ap_sig_bdd_1132) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_733pp0_it7 <= right_border_buf_2_val_1_2_1_fu_194;
                elsif (ap_sig_bdd_1128) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_733pp0_it7 <= right_border_buf_2_val_1_2_fu_178;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_733pp0_it7 <= ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_733pp0_it6;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1 assign process. --
    ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_7_fu_1072_p2)) and not((ap_const_lv1_0 = brmerge_fu_1118_p2)) and not((ap_const_lv1_0 = or_cond3_fu_1141_p2)) and not((ap_const_lv1_0 = tmp_14_fu_1155_p2)))) then 
                ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1 <= ap_const_lv1_1;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_7_fu_1072_p2)) and not((ap_const_lv1_0 = brmerge_fu_1118_p2)) and not((ap_const_lv1_0 = or_cond3_fu_1141_p2)) and (ap_const_lv1_0 = tmp_14_fu_1155_p2) and not((col_assign_fu_1160_p2 = ap_const_lv2_1)) and not((col_assign_fu_1160_p2 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_7_fu_1072_p2)) and not((ap_const_lv1_0 = brmerge_fu_1118_p2)) and not((ap_const_lv1_0 = or_cond3_fu_1141_p2)) and (ap_const_lv1_0 = tmp_14_fu_1155_p2) and (col_assign_fu_1160_p2 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_7_fu_1072_p2)) and not((ap_const_lv1_0 = brmerge_fu_1118_p2)) and not((ap_const_lv1_0 = or_cond3_fu_1141_p2)) and (ap_const_lv1_0 = tmp_14_fu_1155_p2) and (col_assign_fu_1160_p2 = ap_const_lv2_0)))) then 
                ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1 <= ap_const_lv1_0;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
                ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1 <= ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it0;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_tmp_42_0_pr_reg_630pp0_it2 assign process. --
    ap_reg_phiprechg_tmp_42_0_pr_reg_630pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((tmp_7_reg_2840 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2870)) and not((ap_const_lv1_0 = or_cond3_reg_2878)) and not((ap_const_lv1_0 = tmp_42_0_pr1_phi_fu_575_p8)))) then 
                ap_reg_phiprechg_tmp_42_0_pr_reg_630pp0_it2 <= ap_const_lv1_1;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((tmp_7_reg_2840 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2870)) and not((ap_const_lv1_0 = or_cond3_reg_2878)) and (ap_const_lv1_0 = tmp_42_0_pr1_phi_fu_575_p8) and not((col_assign_4_fu_1251_p2 = ap_const_lv2_1)) and not((col_assign_4_fu_1251_p2 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((tmp_7_reg_2840 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2870)) and not((ap_const_lv1_0 = or_cond3_reg_2878)) and (ap_const_lv1_0 = tmp_42_0_pr1_phi_fu_575_p8) and (col_assign_4_fu_1251_p2 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((tmp_7_reg_2840 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2870)) and not((ap_const_lv1_0 = or_cond3_reg_2878)) and (ap_const_lv1_0 = tmp_42_0_pr1_phi_fu_575_p8) and (col_assign_4_fu_1251_p2 = ap_const_lv2_0)))) then 
                ap_reg_phiprechg_tmp_42_0_pr_reg_630pp0_it2 <= tmp_14_reg_2886;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
                ap_reg_phiprechg_tmp_42_0_pr_reg_630pp0_it2 <= ap_reg_phiprechg_tmp_42_0_pr_reg_630pp0_it1;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_tmp_42_1_pr1_reg_590pp0_it1 assign process. --
    ap_reg_phiprechg_tmp_42_1_pr1_reg_590pp0_it1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_7_fu_1072_p2)) and not((ap_const_lv1_0 = brmerge_fu_1118_p2)) and not((ap_const_lv1_0 = or_cond3_1_fu_1184_p2)) and not((ap_const_lv1_0 = tmp_42_1_fu_1198_p2)))) then 
                ap_reg_phiprechg_tmp_42_1_pr1_reg_590pp0_it1 <= ap_const_lv1_1;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_7_fu_1072_p2)) and not((ap_const_lv1_0 = brmerge_fu_1118_p2)) and not((ap_const_lv1_0 = or_cond3_1_fu_1184_p2)) and (ap_const_lv1_0 = tmp_42_1_fu_1198_p2) and not((col_assign_1_fu_1203_p2 = ap_const_lv2_1)) and not((col_assign_1_fu_1203_p2 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_7_fu_1072_p2)) and not((ap_const_lv1_0 = brmerge_fu_1118_p2)) and not((ap_const_lv1_0 = or_cond3_1_fu_1184_p2)) and (ap_const_lv1_0 = tmp_42_1_fu_1198_p2) and (col_assign_1_fu_1203_p2 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_7_fu_1072_p2)) and not((ap_const_lv1_0 = brmerge_fu_1118_p2)) and not((ap_const_lv1_0 = or_cond3_1_fu_1184_p2)) and (ap_const_lv1_0 = tmp_42_1_fu_1198_p2) and (col_assign_1_fu_1203_p2 = ap_const_lv2_0)))) then 
                ap_reg_phiprechg_tmp_42_1_pr1_reg_590pp0_it1 <= ap_const_lv1_0;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
                ap_reg_phiprechg_tmp_42_1_pr1_reg_590pp0_it1 <= ap_reg_phiprechg_tmp_42_1_pr1_reg_590pp0_it0;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_tmp_42_1_pr_reg_646pp0_it2 assign process. --
    ap_reg_phiprechg_tmp_42_1_pr_reg_646pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((tmp_7_reg_2840 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2870)) and not((ap_const_lv1_0 = or_cond3_1_reg_2901)) and not((ap_const_lv1_0 = tmp_42_1_pr1_phi_fu_595_p8)))) then 
                ap_reg_phiprechg_tmp_42_1_pr_reg_646pp0_it2 <= ap_const_lv1_1;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((tmp_7_reg_2840 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2870)) and not((ap_const_lv1_0 = or_cond3_1_reg_2901)) and (ap_const_lv1_0 = tmp_42_1_pr1_phi_fu_595_p8) and not((col_assign_4_1_fu_1255_p2 = ap_const_lv2_1)) and not((col_assign_4_1_fu_1255_p2 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((tmp_7_reg_2840 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2870)) and not((ap_const_lv1_0 = or_cond3_1_reg_2901)) and (ap_const_lv1_0 = tmp_42_1_pr1_phi_fu_595_p8) and (col_assign_4_1_fu_1255_p2 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((tmp_7_reg_2840 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2870)) and not((ap_const_lv1_0 = or_cond3_1_reg_2901)) and (ap_const_lv1_0 = tmp_42_1_pr1_phi_fu_595_p8) and (col_assign_4_1_fu_1255_p2 = ap_const_lv2_0)))) then 
                ap_reg_phiprechg_tmp_42_1_pr_reg_646pp0_it2 <= tmp_42_1_reg_2909;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
                ap_reg_phiprechg_tmp_42_1_pr_reg_646pp0_it2 <= ap_reg_phiprechg_tmp_42_1_pr_reg_646pp0_it1;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_tmp_42_2_pr1_reg_610pp0_it1 assign process. --
    ap_reg_phiprechg_tmp_42_2_pr1_reg_610pp0_it1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_7_fu_1072_p2)) and not((ap_const_lv1_0 = brmerge_fu_1118_p2)) and not((ap_const_lv1_0 = or_cond3_2_fu_1227_p2)) and not((ap_const_lv1_0 = tmp_42_2_fu_1241_p2)))) then 
                ap_reg_phiprechg_tmp_42_2_pr1_reg_610pp0_it1 <= ap_const_lv1_1;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_7_fu_1072_p2)) and not((ap_const_lv1_0 = brmerge_fu_1118_p2)) and not((ap_const_lv1_0 = or_cond3_2_fu_1227_p2)) and (ap_const_lv1_0 = tmp_42_2_fu_1241_p2) and not((col_assign_s_fu_1246_p2 = ap_const_lv2_1)) and not((col_assign_s_fu_1246_p2 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_7_fu_1072_p2)) and not((ap_const_lv1_0 = brmerge_fu_1118_p2)) and not((ap_const_lv1_0 = or_cond3_2_fu_1227_p2)) and (ap_const_lv1_0 = tmp_42_2_fu_1241_p2) and (col_assign_s_fu_1246_p2 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_7_fu_1072_p2)) and not((ap_const_lv1_0 = brmerge_fu_1118_p2)) and not((ap_const_lv1_0 = or_cond3_2_fu_1227_p2)) and (ap_const_lv1_0 = tmp_42_2_fu_1241_p2) and (col_assign_s_fu_1246_p2 = ap_const_lv2_0)))) then 
                ap_reg_phiprechg_tmp_42_2_pr1_reg_610pp0_it1 <= ap_const_lv1_0;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
                ap_reg_phiprechg_tmp_42_2_pr1_reg_610pp0_it1 <= ap_reg_phiprechg_tmp_42_2_pr1_reg_610pp0_it0;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_tmp_42_2_pr_reg_662pp0_it2 assign process. --
    ap_reg_phiprechg_tmp_42_2_pr_reg_662pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((tmp_7_reg_2840 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2870)) and not((ap_const_lv1_0 = or_cond3_2_reg_2924)) and not((ap_const_lv1_0 = tmp_42_2_pr1_phi_fu_615_p8)))) then 
                ap_reg_phiprechg_tmp_42_2_pr_reg_662pp0_it2 <= ap_const_lv1_1;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((tmp_7_reg_2840 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2870)) and not((ap_const_lv1_0 = or_cond3_2_reg_2924)) and (ap_const_lv1_0 = tmp_42_2_pr1_phi_fu_615_p8) and not((col_assign_4_2_fu_1259_p2 = ap_const_lv2_1)) and not((col_assign_4_2_fu_1259_p2 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((tmp_7_reg_2840 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2870)) and not((ap_const_lv1_0 = or_cond3_2_reg_2924)) and (ap_const_lv1_0 = tmp_42_2_pr1_phi_fu_615_p8) and (col_assign_4_2_fu_1259_p2 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((tmp_7_reg_2840 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2870)) and not((ap_const_lv1_0 = or_cond3_2_reg_2924)) and (ap_const_lv1_0 = tmp_42_2_pr1_phi_fu_615_p8) and (col_assign_4_2_fu_1259_p2 = ap_const_lv2_0)))) then 
                ap_reg_phiprechg_tmp_42_2_pr_reg_662pp0_it2 <= tmp_42_2_reg_2932;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
                ap_reg_phiprechg_tmp_42_2_pr_reg_662pp0_it2 <= ap_reg_phiprechg_tmp_42_2_pr_reg_662pp0_it1;
            end if; 
        end if;
    end process;

    -- p_012_0_i_reg_548 assign process. --
    p_012_0_i_reg_548_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_st14_fsm_3 = ap_CS_fsm)) then 
                p_012_0_i_reg_548 <= i_V_reg_2776;
            elsif (((ap_ST_st1_fsm_0 = ap_CS_fsm) and not((ap_start = ap_const_logic_0)))) then 
                p_012_0_i_reg_548 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    -- p_025_0_i_reg_559 assign process. --
    p_025_0_i_reg_559_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_7_fu_1072_p2)))) then 
                p_025_0_i_reg_559 <= j_V_fu_1077_p2;
            elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_3_fu_985_p2)))) then 
                p_025_0_i_reg_559 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_0_1_fu_134 assign process. --
    src_kernel_win_0_val_0_1_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it6) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_17_reg_2882_pp0_it6))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it6))))) then 
                src_kernel_win_0_val_0_1_fu_134 <= right_border_buf_0_val_2_0_reg_3180;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_17_reg_2882_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_2874_pp0_it6) and (ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_17_reg_2882_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_2874_pp0_it6) and (ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_17_reg_2882_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_2874_pp0_it6) and not((ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6 = ap_const_lv2_0))))) then 
                src_kernel_win_0_val_0_1_fu_134 <= ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_678pp0_it7;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6) and (ap_reg_ppstg_locy_0_2_reg_2992_pp0_it6 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6) and (ap_reg_ppstg_locy_0_2_reg_2992_pp0_it6 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6) and not((ap_reg_ppstg_locy_0_2_reg_2992_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_0_2_reg_2992_pp0_it6 = ap_const_lv2_0))))) then 
                src_kernel_win_0_val_0_1_fu_134 <= src_kernel_win_0_val_0_1_3_fu_1632_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_1_1_fu_150 assign process. --
    src_kernel_win_0_val_1_1_fu_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it6) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_17_reg_2882_pp0_it6))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it6))))) then 
                src_kernel_win_0_val_1_1_fu_150 <= right_border_buf_0_val_1_0_reg_3185;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_17_reg_2882_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_2874_pp0_it6) and (ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_17_reg_2882_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_2874_pp0_it6) and (ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_17_reg_2882_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_2874_pp0_it6) and not((ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6 = ap_const_lv2_0))))) then 
                src_kernel_win_0_val_1_1_fu_150 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_689pp0_it7;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6) and (ap_reg_ppstg_locy_0_2_reg_2992_pp0_it6 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6) and (ap_reg_ppstg_locy_0_2_reg_2992_pp0_it6 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6) and not((ap_reg_ppstg_locy_0_2_reg_2992_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_0_2_reg_2992_pp0_it6 = ap_const_lv2_0))))) then 
                src_kernel_win_0_val_1_1_fu_150 <= src_kernel_win_0_val_1_1_3_fu_1664_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_2_1_fu_146 assign process. --
    src_kernel_win_0_val_2_1_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_17_reg_2882_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_2874_pp0_it6) and not((ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6 = ap_const_lv2_0)))) then 
                src_kernel_win_0_val_2_1_fu_146 <= right_border_buf_0_val_0_2_fu_322;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_17_reg_2882_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_2874_pp0_it6) and (ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6 = ap_const_lv2_0))) then 
                src_kernel_win_0_val_2_1_fu_146 <= right_border_buf_0_val_0_0_fu_314;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_17_reg_2882_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_2874_pp0_it6) and (ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6 = ap_const_lv2_1))) then 
                src_kernel_win_0_val_2_1_fu_146 <= right_border_buf_0_val_0_1_fu_318;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6) and not((ap_reg_ppstg_locy_0_2_reg_2992_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_0_2_reg_2992_pp0_it6 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it6) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_17_reg_2882_pp0_it6))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it6))))) then 
                src_kernel_win_0_val_2_1_fu_146 <= src_kernel_win_0_val_2_0_reg_3193;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6) and (ap_reg_ppstg_locy_0_2_reg_2992_pp0_it6 = ap_const_lv2_0))) then 
                src_kernel_win_0_val_2_1_fu_146 <= col_buf_0_val_0_0_fu_350;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6) and (ap_reg_ppstg_locy_0_2_reg_2992_pp0_it6 = ap_const_lv2_1))) then 
                src_kernel_win_0_val_2_1_fu_146 <= right_border_buf_0_val_1_0_reg_3185;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_0_1_fu_170 assign process. --
    src_kernel_win_1_val_0_1_fu_170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2905_pp0_it6))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6))))) then 
                src_kernel_win_1_val_0_1_fu_170 <= right_border_buf_1_val_2_0_reg_3212;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2905_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it6) and (ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2905_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it6) and (ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2905_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it6) and not((ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6 = ap_const_lv2_0))))) then 
                src_kernel_win_1_val_0_1_fu_170 <= ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_700pp0_it7;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6) and (ap_reg_ppstg_locy_1_2_reg_3006_pp0_it6 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6) and (ap_reg_ppstg_locy_1_2_reg_3006_pp0_it6 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6) and not((ap_reg_ppstg_locy_1_2_reg_3006_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_1_2_reg_3006_pp0_it6 = ap_const_lv2_0))))) then 
                src_kernel_win_1_val_0_1_fu_170 <= src_kernel_win_1_val_0_1_3_fu_1732_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_1_1_fu_186 assign process. --
    src_kernel_win_1_val_1_1_fu_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2905_pp0_it6))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6))))) then 
                src_kernel_win_1_val_1_1_fu_186 <= right_border_buf_1_val_1_0_reg_3217;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2905_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it6) and (ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2905_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it6) and (ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2905_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it6) and not((ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6 = ap_const_lv2_0))))) then 
                src_kernel_win_1_val_1_1_fu_186 <= ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_711pp0_it7;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6) and (ap_reg_ppstg_locy_1_2_reg_3006_pp0_it6 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6) and (ap_reg_ppstg_locy_1_2_reg_3006_pp0_it6 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6) and not((ap_reg_ppstg_locy_1_2_reg_3006_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_1_2_reg_3006_pp0_it6 = ap_const_lv2_0))))) then 
                src_kernel_win_1_val_1_1_fu_186 <= src_kernel_win_1_val_1_1_3_fu_1764_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_2_1_fu_182 assign process. --
    src_kernel_win_1_val_2_1_fu_182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2905_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it6) and not((ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6 = ap_const_lv2_0)))) then 
                src_kernel_win_1_val_2_1_fu_182 <= right_border_buf_1_val_0_2_fu_334;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2905_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it6) and (ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6 = ap_const_lv2_0))) then 
                src_kernel_win_1_val_2_1_fu_182 <= right_border_buf_1_val_0_0_fu_326;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2905_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it6) and (ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6 = ap_const_lv2_1))) then 
                src_kernel_win_1_val_2_1_fu_182 <= right_border_buf_1_val_0_1_fu_330;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6) and not((ap_reg_ppstg_locy_1_2_reg_3006_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_1_2_reg_3006_pp0_it6 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2905_pp0_it6))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6))))) then 
                src_kernel_win_1_val_2_1_fu_182 <= src_kernel_win_1_val_2_0_reg_3225;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6) and (ap_reg_ppstg_locy_1_2_reg_3006_pp0_it6 = ap_const_lv2_0))) then 
                src_kernel_win_1_val_2_1_fu_182 <= col_buf_1_val_0_0_fu_354;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6) and (ap_reg_ppstg_locy_1_2_reg_3006_pp0_it6 = ap_const_lv2_1))) then 
                src_kernel_win_1_val_2_1_fu_182 <= right_border_buf_1_val_1_0_reg_3217;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_0_1_fu_206 assign process. --
    src_kernel_win_2_val_0_1_fu_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_2928_pp0_it6))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6))))) then 
                src_kernel_win_2_val_0_1_fu_206 <= right_border_buf_2_val_2_0_reg_3244;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_2928_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it6) and (ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_2928_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it6) and (ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_2928_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it6) and not((ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6 = ap_const_lv2_0))))) then 
                src_kernel_win_2_val_0_1_fu_206 <= ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_722pp0_it7;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6) and (ap_reg_ppstg_locy_2_2_reg_3020_pp0_it6 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6) and (ap_reg_ppstg_locy_2_2_reg_3020_pp0_it6 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6) and not((ap_reg_ppstg_locy_2_2_reg_3020_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_2_2_reg_3020_pp0_it6 = ap_const_lv2_0))))) then 
                src_kernel_win_2_val_0_1_fu_206 <= src_kernel_win_2_val_0_1_3_fu_1832_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_1_1_fu_222 assign process. --
    src_kernel_win_2_val_1_1_fu_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_2928_pp0_it6))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6))))) then 
                src_kernel_win_2_val_1_1_fu_222 <= right_border_buf_2_val_1_0_reg_3249;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_2928_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it6) and (ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_2928_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it6) and (ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_2928_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it6) and not((ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6 = ap_const_lv2_0))))) then 
                src_kernel_win_2_val_1_1_fu_222 <= ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_733pp0_it7;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6) and (ap_reg_ppstg_locy_2_2_reg_3020_pp0_it6 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6) and (ap_reg_ppstg_locy_2_2_reg_3020_pp0_it6 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6) and not((ap_reg_ppstg_locy_2_2_reg_3020_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_2_2_reg_3020_pp0_it6 = ap_const_lv2_0))))) then 
                src_kernel_win_2_val_1_1_fu_222 <= src_kernel_win_2_val_1_1_3_fu_1864_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_2_1_fu_218 assign process. --
    src_kernel_win_2_val_2_1_fu_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_2928_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it6) and not((ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6 = ap_const_lv2_0)))) then 
                src_kernel_win_2_val_2_1_fu_218 <= right_border_buf_2_val_0_2_fu_346;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_2928_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it6) and (ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6 = ap_const_lv2_0))) then 
                src_kernel_win_2_val_2_1_fu_218 <= right_border_buf_2_val_0_0_fu_338;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_2928_pp0_it6) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it6) and (ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6 = ap_const_lv2_1))) then 
                src_kernel_win_2_val_2_1_fu_218 <= right_border_buf_2_val_0_1_fu_342;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6) and not((ap_reg_ppstg_locy_2_2_reg_3020_pp0_it6 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_2_2_reg_3020_pp0_it6 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_2928_pp0_it6))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6))))) then 
                src_kernel_win_2_val_2_1_fu_218 <= src_kernel_win_2_val_2_0_reg_3257;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6) and (ap_reg_ppstg_locy_2_2_reg_3020_pp0_it6 = ap_const_lv2_0))) then 
                src_kernel_win_2_val_2_1_fu_218 <= col_buf_2_val_0_0_fu_358;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it6)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it6) and (ap_reg_ppstg_locy_2_2_reg_3020_pp0_it6 = ap_const_lv2_1))) then 
                src_kernel_win_2_val_2_1_fu_218 <= right_border_buf_2_val_1_0_reg_3249;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_7_fu_1072_p2)))) then
                ImagLoc_x_reg_2853 <= ImagLoc_x_fu_1104_p2;
                brmerge_reg_2870 <= brmerge_fu_1118_p2;
                or_cond217_i_reg_2849 <= or_cond217_i_fu_1099_p2;
                tmp_12_reg_2860 <= tmp_12_fu_1114_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_3_fu_985_p2)))) then
                ImagLoc_y_reg_2786 <= ImagLoc_y_fu_1002_p2;
                or_cond_2_reg_2798 <= or_cond_2_fu_1035_p2;
                p_i_2_cast_cast_reg_2807 <= p_i_2_cast_cast_fu_1049_p3;
                tmp_4_reg_2781 <= tmp_4_fu_996_p2;
                tmp_6_reg_2793 <= tmp_6_fu_1008_p2;
                tmp_9_reg_2803 <= ImagLoc_y_fu_1002_p2(12 downto 12);
                y_1_2_1_reg_2833 <= y_1_2_1_fu_1062_p2;
                y_1_2_reg_2826 <= y_1_2_fu_1056_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then
                ap_reg_ppstg_brmerge_reg_2870_pp0_it1 <= brmerge_reg_2870;
                ap_reg_ppstg_brmerge_reg_2870_pp0_it2 <= ap_reg_ppstg_brmerge_reg_2870_pp0_it1;
                ap_reg_ppstg_brmerge_reg_2870_pp0_it3 <= ap_reg_ppstg_brmerge_reg_2870_pp0_it2;
                ap_reg_ppstg_brmerge_reg_2870_pp0_it4 <= ap_reg_ppstg_brmerge_reg_2870_pp0_it3;
                ap_reg_ppstg_brmerge_reg_2870_pp0_it5 <= ap_reg_ppstg_brmerge_reg_2870_pp0_it4;
                ap_reg_ppstg_brmerge_reg_2870_pp0_it6 <= ap_reg_ppstg_brmerge_reg_2870_pp0_it5;
                ap_reg_ppstg_col_assign_1_reg_2916_pp0_it1 <= col_assign_1_reg_2916;
                ap_reg_ppstg_col_assign_1_reg_2916_pp0_it2 <= ap_reg_ppstg_col_assign_1_reg_2916_pp0_it1;
                ap_reg_ppstg_col_assign_1_reg_2916_pp0_it3 <= ap_reg_ppstg_col_assign_1_reg_2916_pp0_it2;
                ap_reg_ppstg_col_assign_1_reg_2916_pp0_it4 <= ap_reg_ppstg_col_assign_1_reg_2916_pp0_it3;
                ap_reg_ppstg_col_assign_1_reg_2916_pp0_it5 <= ap_reg_ppstg_col_assign_1_reg_2916_pp0_it4;
                ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6 <= col_assign_3_1_reg_3064;
                ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6 <= col_assign_3_2_reg_3086;
                ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6 <= col_assign_3_reg_3042;
                ap_reg_ppstg_col_assign_4_0_1_reg_2955_pp0_it3 <= col_assign_4_0_1_reg_2955;
                ap_reg_ppstg_col_assign_4_0_1_reg_2955_pp0_it4 <= ap_reg_ppstg_col_assign_4_0_1_reg_2955_pp0_it3;
                ap_reg_ppstg_col_assign_4_0_1_reg_2955_pp0_it5 <= ap_reg_ppstg_col_assign_4_0_1_reg_2955_pp0_it4;
                ap_reg_ppstg_col_assign_4_1_1_reg_2959_pp0_it3 <= col_assign_4_1_1_reg_2959;
                ap_reg_ppstg_col_assign_4_1_1_reg_2959_pp0_it4 <= ap_reg_ppstg_col_assign_4_1_1_reg_2959_pp0_it3;
                ap_reg_ppstg_col_assign_4_1_1_reg_2959_pp0_it5 <= ap_reg_ppstg_col_assign_4_1_1_reg_2959_pp0_it4;
                ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it2 <= col_assign_4_1_reg_2947;
                ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it3 <= ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it2;
                ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it4 <= ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it3;
                ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it5 <= ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it4;
                ap_reg_ppstg_col_assign_4_2_1_reg_2963_pp0_it3 <= col_assign_4_2_1_reg_2963;
                ap_reg_ppstg_col_assign_4_2_1_reg_2963_pp0_it4 <= ap_reg_ppstg_col_assign_4_2_1_reg_2963_pp0_it3;
                ap_reg_ppstg_col_assign_4_2_1_reg_2963_pp0_it5 <= ap_reg_ppstg_col_assign_4_2_1_reg_2963_pp0_it4;
                ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it2 <= col_assign_4_2_reg_2951;
                ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it3 <= ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it2;
                ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it4 <= ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it3;
                ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it5 <= ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it4;
                ap_reg_ppstg_col_assign_4_reg_2943_pp0_it2 <= col_assign_4_reg_2943;
                ap_reg_ppstg_col_assign_4_reg_2943_pp0_it3 <= ap_reg_ppstg_col_assign_4_reg_2943_pp0_it2;
                ap_reg_ppstg_col_assign_4_reg_2943_pp0_it4 <= ap_reg_ppstg_col_assign_4_reg_2943_pp0_it3;
                ap_reg_ppstg_col_assign_4_reg_2943_pp0_it5 <= ap_reg_ppstg_col_assign_4_reg_2943_pp0_it4;
                ap_reg_ppstg_col_assign_reg_2893_pp0_it1 <= col_assign_reg_2893;
                ap_reg_ppstg_col_assign_reg_2893_pp0_it2 <= ap_reg_ppstg_col_assign_reg_2893_pp0_it1;
                ap_reg_ppstg_col_assign_reg_2893_pp0_it3 <= ap_reg_ppstg_col_assign_reg_2893_pp0_it2;
                ap_reg_ppstg_col_assign_reg_2893_pp0_it4 <= ap_reg_ppstg_col_assign_reg_2893_pp0_it3;
                ap_reg_ppstg_col_assign_reg_2893_pp0_it5 <= ap_reg_ppstg_col_assign_reg_2893_pp0_it4;
                ap_reg_ppstg_col_assign_s_reg_2939_pp0_it1 <= col_assign_s_reg_2939;
                ap_reg_ppstg_col_assign_s_reg_2939_pp0_it2 <= ap_reg_ppstg_col_assign_s_reg_2939_pp0_it1;
                ap_reg_ppstg_col_assign_s_reg_2939_pp0_it3 <= ap_reg_ppstg_col_assign_s_reg_2939_pp0_it2;
                ap_reg_ppstg_col_assign_s_reg_2939_pp0_it4 <= ap_reg_ppstg_col_assign_s_reg_2939_pp0_it3;
                ap_reg_ppstg_col_assign_s_reg_2939_pp0_it5 <= ap_reg_ppstg_col_assign_s_reg_2939_pp0_it4;
                ap_reg_ppstg_locy_0_2_reg_2992_pp0_it5 <= locy_0_2_reg_2992;
                ap_reg_ppstg_locy_0_2_reg_2992_pp0_it6 <= ap_reg_ppstg_locy_0_2_reg_2992_pp0_it5;
                ap_reg_ppstg_locy_1_2_reg_3006_pp0_it5 <= locy_1_2_reg_3006;
                ap_reg_ppstg_locy_1_2_reg_3006_pp0_it6 <= ap_reg_ppstg_locy_1_2_reg_3006_pp0_it5;
                ap_reg_ppstg_locy_2_2_reg_3020_pp0_it5 <= locy_2_2_reg_3020;
                ap_reg_ppstg_locy_2_2_reg_3020_pp0_it6 <= ap_reg_ppstg_locy_2_2_reg_3020_pp0_it5;
                ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it1 <= or_cond217_i_reg_2849;
                ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it2 <= ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it1;
                ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it3 <= ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it2;
                ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it4 <= ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it3;
                ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it5 <= ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it4;
                ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it6 <= ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it5;
                ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it7 <= ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it6;
                ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it8 <= ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it7;
                ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it9 <= ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it8;
                ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it1 <= or_cond3_1_reg_2901;
                ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it2 <= ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it1;
                ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it3 <= ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it2;
                ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it4 <= ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it3;
                ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5 <= ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it4;
                ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it6 <= ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5;
                ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it1 <= or_cond3_2_reg_2924;
                ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it2 <= ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it1;
                ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it3 <= ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it2;
                ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it4 <= ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it3;
                ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5 <= ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it4;
                ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it6 <= ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5;
                ap_reg_ppstg_or_cond3_reg_2878_pp0_it1 <= or_cond3_reg_2878;
                ap_reg_ppstg_or_cond3_reg_2878_pp0_it2 <= ap_reg_ppstg_or_cond3_reg_2878_pp0_it1;
                ap_reg_ppstg_or_cond3_reg_2878_pp0_it3 <= ap_reg_ppstg_or_cond3_reg_2878_pp0_it2;
                ap_reg_ppstg_or_cond3_reg_2878_pp0_it4 <= ap_reg_ppstg_or_cond3_reg_2878_pp0_it3;
                ap_reg_ppstg_or_cond3_reg_2878_pp0_it5 <= ap_reg_ppstg_or_cond3_reg_2878_pp0_it4;
                ap_reg_ppstg_or_cond3_reg_2878_pp0_it6 <= ap_reg_ppstg_or_cond3_reg_2878_pp0_it5;
                ap_reg_ppstg_tmp_12_reg_2860_pp0_it1 <= tmp_12_reg_2860;
                ap_reg_ppstg_tmp_13_reg_2874_pp0_it1 <= tmp_13_reg_2874;
                ap_reg_ppstg_tmp_13_reg_2874_pp0_it2 <= ap_reg_ppstg_tmp_13_reg_2874_pp0_it1;
                ap_reg_ppstg_tmp_13_reg_2874_pp0_it3 <= ap_reg_ppstg_tmp_13_reg_2874_pp0_it2;
                ap_reg_ppstg_tmp_13_reg_2874_pp0_it4 <= ap_reg_ppstg_tmp_13_reg_2874_pp0_it3;
                ap_reg_ppstg_tmp_13_reg_2874_pp0_it5 <= ap_reg_ppstg_tmp_13_reg_2874_pp0_it4;
                ap_reg_ppstg_tmp_13_reg_2874_pp0_it6 <= ap_reg_ppstg_tmp_13_reg_2874_pp0_it5;
                ap_reg_ppstg_tmp_14_reg_2886_pp0_it1 <= tmp_14_reg_2886;
                ap_reg_ppstg_tmp_14_reg_2886_pp0_it2 <= ap_reg_ppstg_tmp_14_reg_2886_pp0_it1;
                ap_reg_ppstg_tmp_14_reg_2886_pp0_it3 <= ap_reg_ppstg_tmp_14_reg_2886_pp0_it2;
                ap_reg_ppstg_tmp_14_reg_2886_pp0_it4 <= ap_reg_ppstg_tmp_14_reg_2886_pp0_it3;
                ap_reg_ppstg_tmp_14_reg_2886_pp0_it5 <= ap_reg_ppstg_tmp_14_reg_2886_pp0_it4;
                ap_reg_ppstg_tmp_17_reg_2882_pp0_it1 <= tmp_17_reg_2882;
                ap_reg_ppstg_tmp_17_reg_2882_pp0_it2 <= ap_reg_ppstg_tmp_17_reg_2882_pp0_it1;
                ap_reg_ppstg_tmp_17_reg_2882_pp0_it3 <= ap_reg_ppstg_tmp_17_reg_2882_pp0_it2;
                ap_reg_ppstg_tmp_17_reg_2882_pp0_it4 <= ap_reg_ppstg_tmp_17_reg_2882_pp0_it3;
                ap_reg_ppstg_tmp_17_reg_2882_pp0_it5 <= ap_reg_ppstg_tmp_17_reg_2882_pp0_it4;
                ap_reg_ppstg_tmp_17_reg_2882_pp0_it6 <= ap_reg_ppstg_tmp_17_reg_2882_pp0_it5;
                ap_reg_ppstg_tmp_30_reg_2905_pp0_it1 <= tmp_30_reg_2905;
                ap_reg_ppstg_tmp_30_reg_2905_pp0_it2 <= ap_reg_ppstg_tmp_30_reg_2905_pp0_it1;
                ap_reg_ppstg_tmp_30_reg_2905_pp0_it3 <= ap_reg_ppstg_tmp_30_reg_2905_pp0_it2;
                ap_reg_ppstg_tmp_30_reg_2905_pp0_it4 <= ap_reg_ppstg_tmp_30_reg_2905_pp0_it3;
                ap_reg_ppstg_tmp_30_reg_2905_pp0_it5 <= ap_reg_ppstg_tmp_30_reg_2905_pp0_it4;
                ap_reg_ppstg_tmp_30_reg_2905_pp0_it6 <= ap_reg_ppstg_tmp_30_reg_2905_pp0_it5;
                ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it1 <= tmp_39_1_reg_2897;
                ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it2 <= ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it1;
                ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it3 <= ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it2;
                ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it4 <= ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it3;
                ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it5 <= ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it4;
                ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it6 <= ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it5;
                ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it1 <= tmp_39_2_reg_2920;
                ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it2 <= ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it1;
                ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it3 <= ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it2;
                ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it4 <= ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it3;
                ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it5 <= ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it4;
                ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it6 <= ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it5;
                ap_reg_ppstg_tmp_40_reg_2928_pp0_it1 <= tmp_40_reg_2928;
                ap_reg_ppstg_tmp_40_reg_2928_pp0_it2 <= ap_reg_ppstg_tmp_40_reg_2928_pp0_it1;
                ap_reg_ppstg_tmp_40_reg_2928_pp0_it3 <= ap_reg_ppstg_tmp_40_reg_2928_pp0_it2;
                ap_reg_ppstg_tmp_40_reg_2928_pp0_it4 <= ap_reg_ppstg_tmp_40_reg_2928_pp0_it3;
                ap_reg_ppstg_tmp_40_reg_2928_pp0_it5 <= ap_reg_ppstg_tmp_40_reg_2928_pp0_it4;
                ap_reg_ppstg_tmp_40_reg_2928_pp0_it6 <= ap_reg_ppstg_tmp_40_reg_2928_pp0_it5;
                ap_reg_ppstg_tmp_42_0_pr1_reg_570_pp0_it2 <= tmp_42_0_pr1_reg_570;
                ap_reg_ppstg_tmp_42_0_pr1_reg_570_pp0_it3 <= ap_reg_ppstg_tmp_42_0_pr1_reg_570_pp0_it2;
                ap_reg_ppstg_tmp_42_0_pr1_reg_570_pp0_it4 <= ap_reg_ppstg_tmp_42_0_pr1_reg_570_pp0_it3;
                ap_reg_ppstg_tmp_42_0_pr1_reg_570_pp0_it5 <= ap_reg_ppstg_tmp_42_0_pr1_reg_570_pp0_it4;
                ap_reg_ppstg_tmp_42_0_pr_reg_630_pp0_it3 <= tmp_42_0_pr_reg_630;
                ap_reg_ppstg_tmp_42_0_pr_reg_630_pp0_it4 <= ap_reg_ppstg_tmp_42_0_pr_reg_630_pp0_it3;
                ap_reg_ppstg_tmp_42_0_pr_reg_630_pp0_it5 <= ap_reg_ppstg_tmp_42_0_pr_reg_630_pp0_it4;
                ap_reg_ppstg_tmp_42_1_pr1_reg_590_pp0_it2 <= tmp_42_1_pr1_reg_590;
                ap_reg_ppstg_tmp_42_1_pr1_reg_590_pp0_it3 <= ap_reg_ppstg_tmp_42_1_pr1_reg_590_pp0_it2;
                ap_reg_ppstg_tmp_42_1_pr1_reg_590_pp0_it4 <= ap_reg_ppstg_tmp_42_1_pr1_reg_590_pp0_it3;
                ap_reg_ppstg_tmp_42_1_pr1_reg_590_pp0_it5 <= ap_reg_ppstg_tmp_42_1_pr1_reg_590_pp0_it4;
                ap_reg_ppstg_tmp_42_1_pr_reg_646_pp0_it3 <= tmp_42_1_pr_reg_646;
                ap_reg_ppstg_tmp_42_1_pr_reg_646_pp0_it4 <= ap_reg_ppstg_tmp_42_1_pr_reg_646_pp0_it3;
                ap_reg_ppstg_tmp_42_1_pr_reg_646_pp0_it5 <= ap_reg_ppstg_tmp_42_1_pr_reg_646_pp0_it4;
                ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it1 <= tmp_42_1_reg_2909;
                ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it2 <= ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it1;
                ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it3 <= ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it2;
                ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it4 <= ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it3;
                ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it5 <= ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it4;
                ap_reg_ppstg_tmp_42_2_pr1_reg_610_pp0_it2 <= tmp_42_2_pr1_reg_610;
                ap_reg_ppstg_tmp_42_2_pr1_reg_610_pp0_it3 <= ap_reg_ppstg_tmp_42_2_pr1_reg_610_pp0_it2;
                ap_reg_ppstg_tmp_42_2_pr1_reg_610_pp0_it4 <= ap_reg_ppstg_tmp_42_2_pr1_reg_610_pp0_it3;
                ap_reg_ppstg_tmp_42_2_pr1_reg_610_pp0_it5 <= ap_reg_ppstg_tmp_42_2_pr1_reg_610_pp0_it4;
                ap_reg_ppstg_tmp_42_2_pr_reg_662_pp0_it3 <= tmp_42_2_pr_reg_662;
                ap_reg_ppstg_tmp_42_2_pr_reg_662_pp0_it4 <= ap_reg_ppstg_tmp_42_2_pr_reg_662_pp0_it3;
                ap_reg_ppstg_tmp_42_2_pr_reg_662_pp0_it5 <= ap_reg_ppstg_tmp_42_2_pr_reg_662_pp0_it4;
                ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it1 <= tmp_42_2_reg_2932;
                ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it2 <= ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it1;
                ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it3 <= ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it2;
                ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it4 <= ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it3;
                ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it5 <= ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it4;
                ap_reg_ppstg_tmp_7_reg_2840_pp0_it1 <= tmp_7_reg_2840;
                ap_reg_ppstg_tmp_7_reg_2840_pp0_it2 <= ap_reg_ppstg_tmp_7_reg_2840_pp0_it1;
                ap_reg_ppstg_tmp_7_reg_2840_pp0_it3 <= ap_reg_ppstg_tmp_7_reg_2840_pp0_it2;
                ap_reg_ppstg_tmp_7_reg_2840_pp0_it4 <= ap_reg_ppstg_tmp_7_reg_2840_pp0_it3;
                ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 <= ap_reg_ppstg_tmp_7_reg_2840_pp0_it4;
                ap_reg_ppstg_tmp_7_reg_2840_pp0_it6 <= ap_reg_ppstg_tmp_7_reg_2840_pp0_it5;
                ap_reg_ppstg_tmp_7_reg_2840_pp0_it7 <= ap_reg_ppstg_tmp_7_reg_2840_pp0_it6;
                ap_reg_ppstg_tmp_7_reg_2840_pp0_it8 <= ap_reg_ppstg_tmp_7_reg_2840_pp0_it7;
                ap_reg_ppstg_tmp_7_reg_2840_pp0_it9 <= ap_reg_ppstg_tmp_7_reg_2840_pp0_it8;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_7_fu_1072_p2)) and not((ap_const_lv1_0 = brmerge_fu_1118_p2)) and not((ap_const_lv1_0 = or_cond3_1_fu_1184_p2)) and (ap_const_lv1_0 = tmp_42_1_fu_1198_p2))) then
                col_assign_1_reg_2916 <= col_assign_1_fu_1203_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2905_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it4))) then
                col_assign_3_1_reg_3064 <= col_assign_3_1_fu_1335_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_2928_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it4))) then
                col_assign_3_2_reg_3086 <= col_assign_3_2_fu_1349_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_17_reg_2882_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_2874_pp0_it4))) then
                col_assign_3_reg_3042 <= col_assign_3_fu_1321_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it1)) and (ap_const_lv1_0 = tmp_42_0_pr_phi_fu_634_p8))) then
                col_assign_4_0_1_reg_2955 <= col_assign_4_0_1_fu_1263_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it1)) and (ap_const_lv1_0 = tmp_42_1_pr_phi_fu_650_p8))) then
                col_assign_4_1_1_reg_2959 <= col_assign_4_1_1_fu_1267_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((tmp_7_reg_2840 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2870)) and not((ap_const_lv1_0 = or_cond3_1_reg_2901)) and (ap_const_lv1_0 = tmp_42_1_pr1_phi_fu_595_p8))) then
                col_assign_4_1_reg_2947 <= col_assign_4_1_fu_1255_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it1)) and (ap_const_lv1_0 = tmp_42_2_pr_phi_fu_666_p8))) then
                col_assign_4_2_1_reg_2963 <= col_assign_4_2_1_fu_1271_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((tmp_7_reg_2840 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2870)) and not((ap_const_lv1_0 = or_cond3_2_reg_2924)) and (ap_const_lv1_0 = tmp_42_2_pr1_phi_fu_615_p8))) then
                col_assign_4_2_reg_2951 <= col_assign_4_2_fu_1259_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((tmp_7_reg_2840 = ap_const_lv1_0)) and not((ap_const_lv1_0 = brmerge_reg_2870)) and not((ap_const_lv1_0 = or_cond3_reg_2878)) and (ap_const_lv1_0 = tmp_42_0_pr1_phi_fu_575_p8))) then
                col_assign_4_reg_2943 <= col_assign_4_fu_1251_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_7_fu_1072_p2)) and not((ap_const_lv1_0 = brmerge_fu_1118_p2)) and not((ap_const_lv1_0 = or_cond3_fu_1141_p2)) and (ap_const_lv1_0 = tmp_14_fu_1155_p2))) then
                col_assign_reg_2893 <= col_assign_fu_1160_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_7_fu_1072_p2)) and not((ap_const_lv1_0 = brmerge_fu_1118_p2)) and not((ap_const_lv1_0 = or_cond3_2_fu_1227_p2)) and (ap_const_lv1_0 = tmp_42_2_fu_1241_p2))) then
                col_assign_s_reg_2939 <= col_assign_s_fu_1246_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_0_pr_reg_630_pp0_it5) and (ap_reg_ppstg_col_assign_4_0_1_reg_2955_pp0_it5 = ap_const_lv2_0))) then
                col_buf_0_val_0_0_1_fu_254 <= k_buf_0_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_0_pr_reg_630_pp0_it5) and (ap_reg_ppstg_col_assign_4_0_1_reg_2955_pp0_it5 = ap_const_lv2_1))) then
                col_buf_0_val_0_0_2_fu_258 <= k_buf_0_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_0_pr_reg_630_pp0_it5) and not((ap_reg_ppstg_col_assign_4_0_1_reg_2955_pp0_it5 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_4_0_1_reg_2955_pp0_it5 = ap_const_lv2_0)))) then
                col_buf_0_val_0_0_3_fu_262 <= k_buf_0_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then
                col_buf_0_val_0_0_fu_350 <= k_buf_0_val_0_q0;
                col_buf_1_val_0_0_fu_354 <= k_buf_1_val_0_q0;
                col_buf_2_val_0_0_fu_358 <= k_buf_2_val_0_q0;
                right_border_buf_0_val_1_0_reg_3185 <= k_buf_0_val_1_q0;
                right_border_buf_0_val_2_0_reg_3180 <= k_buf_0_val_0_q0;
                right_border_buf_1_val_1_0_reg_3217 <= k_buf_1_val_1_q0;
                right_border_buf_1_val_2_0_reg_3212 <= k_buf_1_val_0_q0;
                right_border_buf_2_val_1_0_reg_3249 <= k_buf_2_val_1_q0;
                right_border_buf_2_val_2_0_reg_3244 <= k_buf_2_val_0_q0;
                src_kernel_win_0_val_2_0_reg_3193 <= k_buf_0_val_2_q0;
                src_kernel_win_1_val_2_0_reg_3225 <= k_buf_1_val_2_q0;
                src_kernel_win_2_val_2_0_reg_3257 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_1_pr_reg_646_pp0_it5) and not((ap_reg_ppstg_col_assign_4_1_1_reg_2959_pp0_it5 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_4_1_1_reg_2959_pp0_it5 = ap_const_lv2_0)))) then
                col_buf_1_val_0_0_1_fu_214 <= k_buf_1_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_1_pr_reg_646_pp0_it5) and (ap_reg_ppstg_col_assign_4_1_1_reg_2959_pp0_it5 = ap_const_lv2_1))) then
                col_buf_1_val_0_0_2_fu_230 <= k_buf_1_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_1_pr_reg_646_pp0_it5) and (ap_reg_ppstg_col_assign_4_1_1_reg_2959_pp0_it5 = ap_const_lv2_0))) then
                col_buf_1_val_0_0_3_fu_238 <= k_buf_1_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_2_pr_reg_662_pp0_it5) and not((ap_reg_ppstg_col_assign_4_2_1_reg_2963_pp0_it5 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_4_2_1_reg_2963_pp0_it5 = ap_const_lv2_0)))) then
                col_buf_2_val_0_0_1_fu_142 <= k_buf_2_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_2_pr_reg_662_pp0_it5) and (ap_reg_ppstg_col_assign_4_2_1_reg_2963_pp0_it5 = ap_const_lv2_1))) then
                col_buf_2_val_0_0_2_fu_158 <= k_buf_2_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_2_pr_reg_662_pp0_it5) and (ap_reg_ppstg_col_assign_4_2_1_reg_2963_pp0_it5 = ap_const_lv2_0))) then
                col_buf_2_val_0_0_3_fu_166 <= k_buf_2_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_st1_fsm_0 = ap_CS_fsm) and not((ap_start = ap_const_logic_0)))) then
                cols_cast1_reg_2723(0) <= cols_cast1_fu_935_p1(0);
    cols_cast1_reg_2723(1) <= cols_cast1_fu_935_p1(1);
    cols_cast1_reg_2723(2) <= cols_cast1_fu_935_p1(2);
    cols_cast1_reg_2723(3) <= cols_cast1_fu_935_p1(3);
    cols_cast1_reg_2723(4) <= cols_cast1_fu_935_p1(4);
    cols_cast1_reg_2723(5) <= cols_cast1_fu_935_p1(5);
    cols_cast1_reg_2723(6) <= cols_cast1_fu_935_p1(6);
    cols_cast1_reg_2723(7) <= cols_cast1_fu_935_p1(7);
    cols_cast1_reg_2723(8) <= cols_cast1_fu_935_p1(8);
    cols_cast1_reg_2723(9) <= cols_cast1_fu_935_p1(9);
    cols_cast1_reg_2723(10) <= cols_cast1_fu_935_p1(10);
    cols_cast1_reg_2723(11) <= cols_cast1_fu_935_p1(11);
                heightloop_reg_2730 <= heightloop_fu_943_p2;
                p_neg218_i_cast_reg_2747 <= p_neg218_i_cast_fu_965_p2;
                ref_reg_2763 <= ref_fu_971_p2;
                tmp_1_reg_2740 <= tmp_1_fu_955_p2;
                tmp_5_reg_2768 <= tmp_5_fu_977_p1;
                widthloop_reg_2735 <= widthloop_fu_949_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_st2_fsm_1 = ap_CS_fsm)) then
                i_V_reg_2776 <= i_V_fu_990_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it8)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it8)))) then
                isneg_1_reg_3387 <= p_Val2_4_fu_2222_p2(10 downto 10);
                isneg_2_reg_3408 <= p_Val2_s_fu_2273_p2(10 downto 10);
                isneg_reg_3366 <= p_Val2_1_fu_2171_p2(10 downto 10);
                not_i_i_i1_reg_3403 <= not_i_i_i1_fu_2256_p2;
                not_i_i_i2_reg_3424 <= not_i_i_i2_fu_2307_p2;
                not_i_i_i_reg_3382 <= not_i_i_i_fu_2205_p2;
                p_Val2_2_reg_3371 <= p_Val2_2_fu_2185_p1;
                p_Val2_5_reg_3392 <= p_Val2_5_fu_2236_p1;
                p_Val2_7_reg_3413 <= p_Val2_7_fu_2287_p1;
                tmp_i_i1_reg_3397 <= tmp_i_i1_fu_2250_p2;
                tmp_i_i2_reg_3418 <= tmp_i_i2_fu_2301_p2;
                tmp_i_i_reg_3376 <= tmp_i_i_fu_2199_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)))) then
                k_buf_0_val_0_addr_reg_3024 <= tmp_11_fu_1314_p1(11 - 1 downto 0);
                k_buf_0_val_1_addr_reg_3030 <= tmp_11_fu_1314_p1(11 - 1 downto 0);
                k_buf_0_val_2_addr_reg_3036 <= tmp_11_fu_1314_p1(11 - 1 downto 0);
                k_buf_1_val_0_addr_reg_3046 <= tmp_32_1_fu_1328_p1(11 - 1 downto 0);
                k_buf_1_val_1_addr_reg_3052 <= tmp_32_1_fu_1328_p1(11 - 1 downto 0);
                k_buf_1_val_2_addr_reg_3058 <= tmp_32_1_fu_1328_p1(11 - 1 downto 0);
                k_buf_2_val_0_addr_reg_3068 <= tmp_32_2_fu_1342_p1(11 - 1 downto 0);
                k_buf_2_val_1_addr_reg_3074 <= tmp_32_2_fu_1342_p1(11 - 1 downto 0);
                k_buf_2_val_2_addr_reg_3080 <= tmp_32_2_fu_1342_p1(11 - 1 downto 0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it3))) then
                locy_0_2_reg_2992 <= locy_0_2_fu_1291_p2;
                locy_1_2_reg_3006 <= locy_1_2_fu_1299_p2;
                locy_2_2_reg_3020 <= locy_2_2_fu_1307_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_7_fu_1072_p2)) and not((ap_const_lv1_0 = brmerge_fu_1118_p2)))) then
                or_cond3_1_reg_2901 <= or_cond3_1_fu_1184_p2;
                or_cond3_2_reg_2924 <= or_cond3_2_fu_1227_p2;
                or_cond3_reg_2878 <= or_cond3_fu_1141_p2;
                tmp_13_reg_2874 <= tmp_13_fu_1136_p2;
                tmp_39_1_reg_2897 <= tmp_39_1_fu_1179_p2;
                tmp_39_2_reg_2920 <= tmp_39_2_fu_1222_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it7)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it7)))) then
                p_Val2_2_0_1_2_reg_3331 <= p_Val2_2_0_1_2_fu_1974_p2;
                p_Val2_2_1_1_2_reg_3346 <= p_Val2_2_1_1_2_fu_2046_p2;
                p_Val2_2_2_1_2_reg_3361 <= p_Val2_2_2_1_2_fu_2118_p2;
                src_kernel_win_0_val_0_1_load_reg_3321 <= src_kernel_win_0_val_0_1_fu_134;
                src_kernel_win_0_val_0_2_load_reg_3326 <= src_kernel_win_0_val_0_2_fu_138;
                src_kernel_win_1_val_0_1_load_reg_3336 <= src_kernel_win_1_val_0_1_fu_170;
                src_kernel_win_1_val_0_2_load_reg_3341 <= src_kernel_win_1_val_0_2_fu_174;
                src_kernel_win_2_val_0_1_load_reg_3351 <= src_kernel_win_2_val_0_1_fu_206;
                src_kernel_win_2_val_0_2_load_reg_3356 <= src_kernel_win_2_val_0_2_fu_210;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2886_pp0_it5) and (ap_reg_ppstg_col_assign_reg_2893_pp0_it5 = ap_const_lv2_0))) then
                right_border_buf_0_val_0_0_fu_314 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2886_pp0_it5) and (ap_reg_ppstg_col_assign_reg_2893_pp0_it5 = ap_const_lv2_1))) then
                right_border_buf_0_val_0_1_fu_318 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2886_pp0_it5) and not((ap_reg_ppstg_col_assign_reg_2893_pp0_it5 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_reg_2893_pp0_it5 = ap_const_lv2_0)))) then
                right_border_buf_0_val_0_2_fu_322 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_0_pr1_reg_570_pp0_it5) and (ap_reg_ppstg_col_assign_4_reg_2943_pp0_it5 = ap_const_lv2_1))) then
                right_border_buf_0_val_1_2_1_fu_246 <= k_buf_0_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_0_pr1_reg_570_pp0_it5) and not((ap_reg_ppstg_col_assign_4_reg_2943_pp0_it5 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_4_reg_2943_pp0_it5 = ap_const_lv2_0)))) then
                right_border_buf_0_val_1_2_2_fu_250 <= k_buf_0_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_0_pr1_reg_570_pp0_it5) and (ap_reg_ppstg_col_assign_4_reg_2943_pp0_it5 = ap_const_lv2_0))) then
                right_border_buf_0_val_1_2_fu_242 <= k_buf_0_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it5) and (ap_reg_ppstg_col_assign_1_reg_2916_pp0_it5 = ap_const_lv2_0))) then
                right_border_buf_1_val_0_0_fu_326 <= k_buf_1_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it5) and (ap_reg_ppstg_col_assign_1_reg_2916_pp0_it5 = ap_const_lv2_1))) then
                right_border_buf_1_val_0_1_fu_330 <= k_buf_1_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_1_reg_2909_pp0_it5) and not((ap_reg_ppstg_col_assign_1_reg_2916_pp0_it5 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_1_reg_2916_pp0_it5 = ap_const_lv2_0)))) then
                right_border_buf_1_val_0_2_fu_334 <= k_buf_1_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_1_pr1_reg_590_pp0_it5) and (ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it5 = ap_const_lv2_1))) then
                right_border_buf_1_val_1_2_1_fu_270 <= k_buf_1_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_1_pr1_reg_590_pp0_it5) and not((ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it5 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it5 = ap_const_lv2_0)))) then
                right_border_buf_1_val_1_2_2_fu_274 <= k_buf_1_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_1_pr1_reg_590_pp0_it5) and (ap_reg_ppstg_col_assign_4_1_reg_2947_pp0_it5 = ap_const_lv2_0))) then
                right_border_buf_1_val_1_2_fu_266 <= k_buf_1_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it5) and (ap_reg_ppstg_col_assign_s_reg_2939_pp0_it5 = ap_const_lv2_0))) then
                right_border_buf_2_val_0_0_fu_338 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it5) and (ap_reg_ppstg_col_assign_s_reg_2939_pp0_it5 = ap_const_lv2_1))) then
                right_border_buf_2_val_0_1_fu_342 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_2_reg_2932_pp0_it5) and not((ap_reg_ppstg_col_assign_s_reg_2939_pp0_it5 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_s_reg_2939_pp0_it5 = ap_const_lv2_0)))) then
                right_border_buf_2_val_0_2_fu_346 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_2_pr1_reg_610_pp0_it5) and (ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it5 = ap_const_lv2_1))) then
                right_border_buf_2_val_1_2_1_fu_194 <= k_buf_2_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_2_pr1_reg_610_pp0_it5) and (ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it5 = ap_const_lv2_0))) then
                right_border_buf_2_val_1_2_2_fu_202 <= k_buf_2_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_42_2_pr1_reg_610_pp0_it5) and not((ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it5 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_4_2_reg_2951_pp0_it5 = ap_const_lv2_0)))) then
                right_border_buf_2_val_1_2_fu_178 <= k_buf_2_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then
                src_kernel_win_0_val_0_1_6_reg_3276 <= src_kernel_win_0_val_0_1_fu_134;
                src_kernel_win_0_val_1_1_6_reg_3286 <= src_kernel_win_0_val_1_1_fu_150;
                src_kernel_win_0_val_2_1_9_reg_3281 <= src_kernel_win_0_val_2_1_fu_146;
                src_kernel_win_1_val_0_1_6_reg_3291 <= src_kernel_win_1_val_0_1_fu_170;
                src_kernel_win_1_val_1_1_6_reg_3301 <= src_kernel_win_1_val_1_1_fu_186;
                src_kernel_win_1_val_2_1_9_reg_3296 <= src_kernel_win_1_val_2_1_fu_182;
                src_kernel_win_2_val_0_1_6_reg_3306 <= src_kernel_win_2_val_0_1_fu_206;
                src_kernel_win_2_val_1_1_6_reg_3316 <= src_kernel_win_2_val_1_1_fu_222;
                src_kernel_win_2_val_2_1_9_reg_3311 <= src_kernel_win_2_val_2_1_fu_218;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it7)))) then
                src_kernel_win_0_val_0_2_fu_138 <= src_kernel_win_0_val_0_1_6_reg_3276;
                src_kernel_win_0_val_1_2_fu_154 <= src_kernel_win_0_val_1_1_6_reg_3286;
                src_kernel_win_0_val_2_2_fu_162 <= src_kernel_win_0_val_2_1_9_reg_3281;
                src_kernel_win_1_val_0_2_fu_174 <= src_kernel_win_1_val_0_1_6_reg_3291;
                src_kernel_win_1_val_1_2_fu_190 <= src_kernel_win_1_val_1_1_6_reg_3301;
                src_kernel_win_1_val_2_2_fu_198 <= src_kernel_win_1_val_2_1_9_reg_3296;
                src_kernel_win_2_val_0_2_fu_210 <= src_kernel_win_2_val_0_1_6_reg_3306;
                src_kernel_win_2_val_1_2_fu_226 <= src_kernel_win_2_val_1_1_6_reg_3316;
                src_kernel_win_2_val_2_2_fu_234 <= src_kernel_win_2_val_2_1_9_reg_3311;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_7_fu_1072_p2)) and not((ap_const_lv1_0 = brmerge_fu_1118_p2)) and not((ap_const_lv1_0 = or_cond3_fu_1141_p2)))) then
                tmp_14_reg_2886 <= tmp_14_fu_1155_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it3)))) then
                tmp_15_reg_2987 <= tmp_15_fu_1287_p1;
                tmp_28_reg_3001 <= tmp_28_fu_1295_p1;
                tmp_38_reg_3015 <= tmp_38_fu_1303_p1;
                x_1_reg_2996 <= grp_borderInterpolate_fu_777_ap_return;
                x_2_reg_3010 <= grp_borderInterpolate_fu_785_ap_return;
                x_reg_2982 <= grp_borderInterpolate_fu_769_ap_return;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_7_fu_1072_p2)) and not((ap_const_lv1_0 = brmerge_fu_1118_p2)) and (ap_const_lv1_0 = or_cond3_fu_1141_p2))) then
                tmp_17_reg_2882 <= ImagLoc_x_fu_1104_p2(12 downto 12);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_9_reg_2803))) then
                tmp_18_reg_3200 <= tmp_18_fu_1412_p1;
                tmp_19_reg_3206 <= tmp_19_fu_1416_p1;
                tmp_31_reg_3232 <= tmp_31_fu_1470_p1;
                tmp_32_reg_3238 <= tmp_32_fu_1474_p1;
                tmp_41_reg_3264 <= tmp_41_fu_1528_p1;
                tmp_42_reg_3270 <= tmp_42_fu_1532_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it2)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it2) and (ap_const_lv1_0 = tmp_9_reg_2803))) then
                tmp_20_reg_2967 <= tmp_20_fu_1275_p1;
                tmp_33_reg_2972 <= tmp_33_fu_1279_p1;
                tmp_43_reg_2977 <= tmp_43_fu_1283_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_7_fu_1072_p2)) and not((ap_const_lv1_0 = brmerge_fu_1118_p2)) and (ap_const_lv1_0 = or_cond3_1_fu_1184_p2))) then
                tmp_30_reg_2905 <= ImagLoc_x_fu_1104_p2(12 downto 12);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_7_fu_1072_p2)) and not((ap_const_lv1_0 = brmerge_fu_1118_p2)) and (ap_const_lv1_0 = or_cond3_2_fu_1227_p2))) then
                tmp_40_reg_2928 <= ImagLoc_x_fu_1104_p2(12 downto 12);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then
                tmp_42_0_pr1_reg_570 <= ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1;
                tmp_42_1_pr1_reg_590 <= ap_reg_phiprechg_tmp_42_1_pr1_reg_590pp0_it1;
                tmp_42_2_pr1_reg_610 <= ap_reg_phiprechg_tmp_42_2_pr1_reg_610pp0_it1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then
                tmp_42_0_pr_reg_630 <= ap_reg_phiprechg_tmp_42_0_pr_reg_630pp0_it2;
                tmp_42_1_pr_reg_646 <= ap_reg_phiprechg_tmp_42_1_pr_reg_646pp0_it2;
                tmp_42_2_pr_reg_662 <= ap_reg_phiprechg_tmp_42_2_pr_reg_662pp0_it2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_7_fu_1072_p2)) and not((ap_const_lv1_0 = brmerge_fu_1118_p2)) and not((ap_const_lv1_0 = or_cond3_1_fu_1184_p2)))) then
                tmp_42_1_reg_2909 <= tmp_42_1_fu_1198_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_7_fu_1072_p2)) and not((ap_const_lv1_0 = brmerge_fu_1118_p2)) and not((ap_const_lv1_0 = or_cond3_2_fu_1227_p2)))) then
                tmp_42_2_reg_2932 <= tmp_42_2_fu_1241_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then
                tmp_7_reg_2840 <= tmp_7_fu_1072_p2;
            end if;
        end if;
    end process;
    cols_cast1_reg_2723(13 downto 12) <= "00";

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_start , ap_CS_fsm , ap_sig_bdd_97 , ap_reg_ppiten_pp0_it6 , ap_reg_ppiten_pp0_it7 , ap_reg_ppiten_pp0_it8 , ap_reg_ppiten_pp0_it9 , ap_sig_bdd_123 , ap_reg_ppiten_pp0_it10 , tmp_3_fu_985_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((ap_const_lv1_0 = tmp_3_fu_985_p2)) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                end if;
            when ap_ST_pp0_stg0_fsm_2 => 
                if ((not(((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not(((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it8)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it9))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it8))))) then
                    ap_NS_fsm <= ap_ST_st14_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                end if;
            when ap_ST_st14_fsm_3 => 
                ap_NS_fsm <= ap_ST_st2_fsm_1;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    
    ImagLoc_x_fu_1104_p2_temp <= signed(ImagLoc_x_fu_1104_p2);
    ImagLoc_x_cast_fu_1110_p1 <= std_logic_vector(resize(ImagLoc_x_fu_1104_p2_temp,14));

    ImagLoc_x_fu_1104_p2 <= std_logic_vector(unsigned(tmp_12_cast_fu_1068_p1) + unsigned(ap_const_lv13_1FFF));
    ImagLoc_y_fu_1002_p2 <= std_logic_vector(unsigned(tmp_2_cast_fu_981_p1) + unsigned(ap_const_lv13_1FFC));
    OP1_V_0_0_2_cast_fu_1930_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_2_1_fu_146),9));
    OP1_V_0_0_cast_fu_1926_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_2_2_fu_162),9));
    OP1_V_0_2_2_cast_fu_2168_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_0_1_load_reg_3321),11));
    OP1_V_0_2_cast_fu_2160_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_0_2_load_reg_3326),11));
    OP1_V_1_0_2_cast_fu_2002_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_2_1_fu_182),9));
    OP1_V_1_0_cast_fu_1998_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_2_2_fu_198),9));
    OP1_V_1_2_2_cast_fu_2219_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_0_1_load_reg_3336),11));
    OP1_V_1_2_cast_fu_2211_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_0_2_load_reg_3341),11));
    OP1_V_2_0_2_cast_fu_2074_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_2_1_fu_218),9));
    OP1_V_2_0_cast_fu_2070_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_2_2_fu_234),9));
    OP1_V_2_2_2_cast_fu_2270_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_0_1_load_reg_3351),11));
    OP1_V_2_2_cast_fu_2262_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_0_2_load_reg_3356),11));

    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_start, ap_CS_fsm, tmp_3_fu_985_p2)
    begin
        if (((not((ap_const_logic_1 = ap_start)) and (ap_ST_st1_fsm_0 = ap_CS_fsm)) or ((ap_ST_st2_fsm_1 = ap_CS_fsm) and (ap_const_lv1_0 = tmp_3_fu_985_p2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_CS_fsm)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_ST_st1_fsm_0 = ap_CS_fsm))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_CS_fsm, tmp_3_fu_985_p2)
    begin
        if (((ap_ST_st2_fsm_1 = ap_CS_fsm) and (ap_const_lv1_0 = tmp_3_fu_985_p2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_678pp0_it6 <= ap_const_lv8_1;
    ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_689pp0_it6 <= ap_const_lv8_1;
    ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_700pp0_it6 <= ap_const_lv8_1;
    ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_711pp0_it6 <= ap_const_lv8_1;
    ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_722pp0_it6 <= ap_const_lv8_1;
    ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_733pp0_it6 <= ap_const_lv8_1;
    ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it0 <= ap_const_lv1_1;
    ap_reg_phiprechg_tmp_42_0_pr_reg_630pp0_it1 <= ap_const_lv1_1;
    ap_reg_phiprechg_tmp_42_1_pr1_reg_590pp0_it0 <= ap_const_lv1_1;
    ap_reg_phiprechg_tmp_42_1_pr_reg_646pp0_it1 <= ap_const_lv1_1;
    ap_reg_phiprechg_tmp_42_2_pr1_reg_610pp0_it0 <= ap_const_lv1_1;
    ap_reg_phiprechg_tmp_42_2_pr_reg_662pp0_it1 <= ap_const_lv1_1;

    -- ap_sig_bdd_1084 assign process. --
    ap_sig_bdd_1084_assign_proc : process(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_reg_2878_pp0_it5, ap_reg_ppstg_tmp_13_reg_2874_pp0_it5, ap_reg_ppstg_tmp_17_reg_2882_pp0_it5)
    begin
                ap_sig_bdd_1084 <= (not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_17_reg_2882_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_2874_pp0_it5));
    end process;


    -- ap_sig_bdd_1088 assign process. --
    ap_sig_bdd_1088_assign_proc : process(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_reg_2878_pp0_it5, ap_reg_ppstg_tmp_13_reg_2874_pp0_it5, ap_reg_ppstg_tmp_17_reg_2882_pp0_it5, col_assign_3_reg_3042)
    begin
                ap_sig_bdd_1088 <= (not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_17_reg_2882_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_2874_pp0_it5) and (col_assign_3_reg_3042 = ap_const_lv2_1));
    end process;


    -- ap_sig_bdd_1095 assign process. --
    ap_sig_bdd_1095_assign_proc : process(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_reg_2878_pp0_it5, ap_reg_ppstg_tmp_13_reg_2874_pp0_it5, ap_reg_ppstg_tmp_17_reg_2882_pp0_it5, col_assign_3_reg_3042)
    begin
                ap_sig_bdd_1095 <= (not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_17_reg_2882_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_2874_pp0_it5) and (col_assign_3_reg_3042 = ap_const_lv2_0));
    end process;


    -- ap_sig_bdd_1106 assign process. --
    ap_sig_bdd_1106_assign_proc : process(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5, ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it5, ap_reg_ppstg_tmp_30_reg_2905_pp0_it5)
    begin
                ap_sig_bdd_1106 <= (not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2905_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it5));
    end process;


    -- ap_sig_bdd_1110 assign process. --
    ap_sig_bdd_1110_assign_proc : process(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5, ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it5, ap_reg_ppstg_tmp_30_reg_2905_pp0_it5, col_assign_3_1_reg_3064)
    begin
                ap_sig_bdd_1110 <= (not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2905_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it5) and (col_assign_3_1_reg_3064 = ap_const_lv2_1));
    end process;


    -- ap_sig_bdd_1117 assign process. --
    ap_sig_bdd_1117_assign_proc : process(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5, ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it5, ap_reg_ppstg_tmp_30_reg_2905_pp0_it5, col_assign_3_1_reg_3064)
    begin
                ap_sig_bdd_1117 <= (not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2905_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_1_reg_2897_pp0_it5) and (col_assign_3_1_reg_3064 = ap_const_lv2_0));
    end process;


    -- ap_sig_bdd_1128 assign process. --
    ap_sig_bdd_1128_assign_proc : process(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5, ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it5, ap_reg_ppstg_tmp_40_reg_2928_pp0_it5)
    begin
                ap_sig_bdd_1128 <= (not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_2928_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it5));
    end process;


    -- ap_sig_bdd_1132 assign process. --
    ap_sig_bdd_1132_assign_proc : process(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5, ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it5, ap_reg_ppstg_tmp_40_reg_2928_pp0_it5, col_assign_3_2_reg_3086)
    begin
                ap_sig_bdd_1132 <= (not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_2928_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it5) and (col_assign_3_2_reg_3086 = ap_const_lv2_1));
    end process;


    -- ap_sig_bdd_1139 assign process. --
    ap_sig_bdd_1139_assign_proc : process(ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5, ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it5, ap_reg_ppstg_tmp_40_reg_2928_pp0_it5, col_assign_3_2_reg_3086)
    begin
                ap_sig_bdd_1139 <= (not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_2928_pp0_it5) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_2_reg_2920_pp0_it5) and (col_assign_3_2_reg_3086 = ap_const_lv2_0));
    end process;


    -- ap_sig_bdd_123 assign process. --
    ap_sig_bdd_123_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_reg_ppstg_tmp_7_reg_2840_pp0_it9, ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it9)
    begin
                ap_sig_bdd_123 <= (((p_dst_data_stream_0_V_full_n = ap_const_logic_0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it9)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it9))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it9)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it9)) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it9)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it9)) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)));
    end process;


    -- ap_sig_bdd_618 assign process. --
    ap_sig_bdd_618_assign_proc : process(ap_CS_fsm, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10)
    begin
                ap_sig_bdd_618 <= ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))));
    end process;


    -- ap_sig_bdd_97 assign process. --
    ap_sig_bdd_97_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_reg_2878_pp0_it5, ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5, ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5)
    begin
                ap_sig_bdd_97 <= (((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it5))) or (not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and (p_src_data_stream_1_V_empty_n = ap_const_logic_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5))) or (not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and (p_src_data_stream_2_V_empty_n = ap_const_logic_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5))));
    end process;

    brmerge_fu_1118_p2 <= (tmp_6_reg_2793 or or_cond_2_reg_2798);
    col_assign_1_fu_1203_p2 <= std_logic_vector(unsigned(tmp_12_fu_1114_p1) + unsigned(p_neg218_i_cast_reg_2747));
    col_assign_3_1_fu_1335_p2 <= std_logic_vector(unsigned(tmp_28_reg_3001) + unsigned(p_neg218_i_cast_reg_2747));
    col_assign_3_2_fu_1349_p2 <= std_logic_vector(unsigned(tmp_38_reg_3015) + unsigned(p_neg218_i_cast_reg_2747));
    col_assign_3_fu_1321_p2 <= std_logic_vector(unsigned(tmp_15_reg_2987) + unsigned(p_neg218_i_cast_reg_2747));
    col_assign_4_0_1_fu_1263_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_tmp_12_reg_2860_pp0_it1) + unsigned(p_neg218_i_cast_reg_2747));
    col_assign_4_1_1_fu_1267_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_tmp_12_reg_2860_pp0_it1) + unsigned(p_neg218_i_cast_reg_2747));
    col_assign_4_1_fu_1255_p2 <= std_logic_vector(unsigned(tmp_12_reg_2860) + unsigned(p_neg218_i_cast_reg_2747));
    col_assign_4_2_1_fu_1271_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_tmp_12_reg_2860_pp0_it1) + unsigned(p_neg218_i_cast_reg_2747));
    col_assign_4_2_fu_1259_p2 <= std_logic_vector(unsigned(tmp_12_reg_2860) + unsigned(p_neg218_i_cast_reg_2747));
    col_assign_4_fu_1251_p2 <= std_logic_vector(unsigned(tmp_12_reg_2860) + unsigned(p_neg218_i_cast_reg_2747));
    col_assign_fu_1160_p2 <= std_logic_vector(unsigned(tmp_12_fu_1114_p1) + unsigned(p_neg218_i_cast_reg_2747));
    col_assign_s_fu_1246_p2 <= std_logic_vector(unsigned(tmp_12_fu_1114_p1) + unsigned(p_neg218_i_cast_reg_2747));
    cols_cast1_fu_935_p1 <= std_logic_vector(resize(unsigned(p_src_cols_V_read),14));
    cols_cast_fu_939_p1 <= std_logic_vector(resize(unsigned(p_src_cols_V_read),13));

    -- grp_borderInterpolate_fu_745_ap_ce assign process. --
    grp_borderInterpolate_fu_745_ap_ce_assign_proc : process(ap_CS_fsm, tmp_7_reg_2840, brmerge_reg_2870, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10, tmp_9_reg_2803, tmp_7_fu_1072_p2, ap_reg_ppstg_tmp_7_reg_2840_pp0_it1, ap_reg_ppstg_tmp_7_reg_2840_pp0_it2, brmerge_fu_1118_p2, ap_reg_ppstg_brmerge_reg_2870_pp0_it1, ap_reg_ppstg_brmerge_reg_2870_pp0_it2)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it2)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it2) and (ap_const_lv1_0 = tmp_9_reg_2803)) or (not((ap_const_lv1_0 = tmp_7_fu_1072_p2)) and (ap_const_lv1_0 = brmerge_fu_1118_p2) and (ap_const_lv1_0 = tmp_9_reg_2803)) or (not((tmp_7_reg_2840 = ap_const_lv1_0)) and (ap_const_lv1_0 = brmerge_reg_2870) and (ap_const_lv1_0 = tmp_9_reg_2803)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it1) and (ap_const_lv1_0 = tmp_9_reg_2803))))) then 
            grp_borderInterpolate_fu_745_ap_ce <= ap_const_logic_1;
        else 
            grp_borderInterpolate_fu_745_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_borderInterpolate_fu_745_borderType <= ap_const_lv5_4;
    grp_borderInterpolate_fu_745_len <= p_src_rows_V_read;
    grp_borderInterpolate_fu_745_p <= y_1_2_1_reg_2833;

    -- grp_borderInterpolate_fu_753_ap_ce assign process. --
    grp_borderInterpolate_fu_753_ap_ce_assign_proc : process(ap_CS_fsm, tmp_7_reg_2840, brmerge_reg_2870, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10, tmp_9_reg_2803, tmp_7_fu_1072_p2, ap_reg_ppstg_tmp_7_reg_2840_pp0_it1, ap_reg_ppstg_tmp_7_reg_2840_pp0_it2, brmerge_fu_1118_p2, ap_reg_ppstg_brmerge_reg_2870_pp0_it1, ap_reg_ppstg_brmerge_reg_2870_pp0_it2)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it2)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it2) and (ap_const_lv1_0 = tmp_9_reg_2803)) or (not((ap_const_lv1_0 = tmp_7_fu_1072_p2)) and (ap_const_lv1_0 = brmerge_fu_1118_p2) and (ap_const_lv1_0 = tmp_9_reg_2803)) or (not((tmp_7_reg_2840 = ap_const_lv1_0)) and (ap_const_lv1_0 = brmerge_reg_2870) and (ap_const_lv1_0 = tmp_9_reg_2803)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it1) and (ap_const_lv1_0 = tmp_9_reg_2803))))) then 
            grp_borderInterpolate_fu_753_ap_ce <= ap_const_logic_1;
        else 
            grp_borderInterpolate_fu_753_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_borderInterpolate_fu_753_borderType <= ap_const_lv5_4;
    grp_borderInterpolate_fu_753_len <= p_src_rows_V_read;
    grp_borderInterpolate_fu_753_p <= y_1_2_1_reg_2833;

    -- grp_borderInterpolate_fu_761_ap_ce assign process. --
    grp_borderInterpolate_fu_761_ap_ce_assign_proc : process(ap_CS_fsm, tmp_7_reg_2840, brmerge_reg_2870, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10, tmp_9_reg_2803, tmp_7_fu_1072_p2, ap_reg_ppstg_tmp_7_reg_2840_pp0_it1, ap_reg_ppstg_tmp_7_reg_2840_pp0_it2, brmerge_fu_1118_p2, ap_reg_ppstg_brmerge_reg_2870_pp0_it1, ap_reg_ppstg_brmerge_reg_2870_pp0_it2)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it2)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it2) and (ap_const_lv1_0 = tmp_9_reg_2803)) or (not((ap_const_lv1_0 = tmp_7_fu_1072_p2)) and (ap_const_lv1_0 = brmerge_fu_1118_p2) and (ap_const_lv1_0 = tmp_9_reg_2803)) or (not((tmp_7_reg_2840 = ap_const_lv1_0)) and (ap_const_lv1_0 = brmerge_reg_2870) and (ap_const_lv1_0 = tmp_9_reg_2803)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it1) and (ap_const_lv1_0 = tmp_9_reg_2803))))) then 
            grp_borderInterpolate_fu_761_ap_ce <= ap_const_logic_1;
        else 
            grp_borderInterpolate_fu_761_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_borderInterpolate_fu_761_borderType <= ap_const_lv5_4;
    grp_borderInterpolate_fu_761_len <= p_src_rows_V_read;
    grp_borderInterpolate_fu_761_p <= y_1_2_1_reg_2833;

    -- grp_borderInterpolate_fu_769_ap_ce assign process. --
    grp_borderInterpolate_fu_769_ap_ce_assign_proc : process(ap_CS_fsm, tmp_7_reg_2840, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10, ap_reg_ppstg_tmp_7_reg_2840_pp0_it1, ap_reg_ppstg_tmp_7_reg_2840_pp0_it2, ap_reg_ppstg_tmp_7_reg_2840_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (not((tmp_7_reg_2840 = ap_const_lv1_0)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it1)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it2)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it3))))) then 
            grp_borderInterpolate_fu_769_ap_ce <= ap_const_logic_1;
        else 
            grp_borderInterpolate_fu_769_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_borderInterpolate_fu_769_borderType <= ap_const_lv5_4;
    grp_borderInterpolate_fu_769_len <= p_src_cols_V_read;
    grp_borderInterpolate_fu_769_p <= ImagLoc_x_reg_2853;

    -- grp_borderInterpolate_fu_777_ap_ce assign process. --
    grp_borderInterpolate_fu_777_ap_ce_assign_proc : process(ap_CS_fsm, tmp_7_reg_2840, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10, ap_reg_ppstg_tmp_7_reg_2840_pp0_it1, ap_reg_ppstg_tmp_7_reg_2840_pp0_it2, ap_reg_ppstg_tmp_7_reg_2840_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (not((tmp_7_reg_2840 = ap_const_lv1_0)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it1)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it2)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it3))))) then 
            grp_borderInterpolate_fu_777_ap_ce <= ap_const_logic_1;
        else 
            grp_borderInterpolate_fu_777_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_borderInterpolate_fu_777_borderType <= ap_const_lv5_4;
    grp_borderInterpolate_fu_777_len <= p_src_cols_V_read;
    grp_borderInterpolate_fu_777_p <= ImagLoc_x_reg_2853;

    -- grp_borderInterpolate_fu_785_ap_ce assign process. --
    grp_borderInterpolate_fu_785_ap_ce_assign_proc : process(ap_CS_fsm, tmp_7_reg_2840, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10, ap_reg_ppstg_tmp_7_reg_2840_pp0_it1, ap_reg_ppstg_tmp_7_reg_2840_pp0_it2, ap_reg_ppstg_tmp_7_reg_2840_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (not((tmp_7_reg_2840 = ap_const_lv1_0)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it1)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it2)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it3))))) then 
            grp_borderInterpolate_fu_785_ap_ce <= ap_const_logic_1;
        else 
            grp_borderInterpolate_fu_785_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_borderInterpolate_fu_785_borderType <= ap_const_lv5_4;
    grp_borderInterpolate_fu_785_len <= p_src_cols_V_read;
    grp_borderInterpolate_fu_785_p <= ImagLoc_x_reg_2853;

    -- grp_borderInterpolate_fu_793_ap_ce assign process. --
    grp_borderInterpolate_fu_793_ap_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10, tmp_9_reg_2803, ap_reg_ppstg_tmp_7_reg_2840_pp0_it2, ap_reg_ppstg_tmp_7_reg_2840_pp0_it3, ap_reg_ppstg_tmp_7_reg_2840_pp0_it4, ap_reg_ppstg_brmerge_reg_2870_pp0_it2, ap_reg_ppstg_brmerge_reg_2870_pp0_it3, ap_reg_ppstg_brmerge_reg_2870_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it2)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it2) and (ap_const_lv1_0 = tmp_9_reg_2803)) or ((ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it3)) or (not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5) and (ap_const_lv1_0 = tmp_9_reg_2803)) or ((ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it4))))) then 
            grp_borderInterpolate_fu_793_ap_ce <= ap_const_logic_1;
        else 
            grp_borderInterpolate_fu_793_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_borderInterpolate_fu_793_borderType <= ap_const_lv5_4;
    grp_borderInterpolate_fu_793_len <= p_src_rows_V_read;
    grp_borderInterpolate_fu_793_p <= ImagLoc_y_reg_2786;

    -- grp_borderInterpolate_fu_801_ap_ce assign process. --
    grp_borderInterpolate_fu_801_ap_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10, tmp_9_reg_2803, ap_reg_ppstg_tmp_7_reg_2840_pp0_it2, ap_reg_ppstg_tmp_7_reg_2840_pp0_it3, ap_reg_ppstg_tmp_7_reg_2840_pp0_it4, ap_reg_ppstg_brmerge_reg_2870_pp0_it2, ap_reg_ppstg_brmerge_reg_2870_pp0_it3, ap_reg_ppstg_brmerge_reg_2870_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it2)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it2) and (ap_const_lv1_0 = tmp_9_reg_2803)) or ((ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it3)) or (not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5) and (ap_const_lv1_0 = tmp_9_reg_2803)) or ((ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it4))))) then 
            grp_borderInterpolate_fu_801_ap_ce <= ap_const_logic_1;
        else 
            grp_borderInterpolate_fu_801_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_borderInterpolate_fu_801_borderType <= ap_const_lv5_4;
    grp_borderInterpolate_fu_801_len <= p_src_rows_V_read;
    grp_borderInterpolate_fu_801_p <= y_1_2_reg_2826;

    -- grp_borderInterpolate_fu_809_ap_ce assign process. --
    grp_borderInterpolate_fu_809_ap_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10, tmp_9_reg_2803, ap_reg_ppstg_tmp_7_reg_2840_pp0_it2, ap_reg_ppstg_tmp_7_reg_2840_pp0_it3, ap_reg_ppstg_tmp_7_reg_2840_pp0_it4, ap_reg_ppstg_brmerge_reg_2870_pp0_it2, ap_reg_ppstg_brmerge_reg_2870_pp0_it3, ap_reg_ppstg_brmerge_reg_2870_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it2)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it2) and (ap_const_lv1_0 = tmp_9_reg_2803)) or ((ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it3)) or (not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5) and (ap_const_lv1_0 = tmp_9_reg_2803)) or ((ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it4))))) then 
            grp_borderInterpolate_fu_809_ap_ce <= ap_const_logic_1;
        else 
            grp_borderInterpolate_fu_809_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_borderInterpolate_fu_809_borderType <= ap_const_lv5_4;
    grp_borderInterpolate_fu_809_len <= p_src_rows_V_read;
    grp_borderInterpolate_fu_809_p <= ImagLoc_y_reg_2786;

    -- grp_borderInterpolate_fu_817_ap_ce assign process. --
    grp_borderInterpolate_fu_817_ap_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10, tmp_9_reg_2803, ap_reg_ppstg_tmp_7_reg_2840_pp0_it2, ap_reg_ppstg_tmp_7_reg_2840_pp0_it3, ap_reg_ppstg_tmp_7_reg_2840_pp0_it4, ap_reg_ppstg_brmerge_reg_2870_pp0_it2, ap_reg_ppstg_brmerge_reg_2870_pp0_it3, ap_reg_ppstg_brmerge_reg_2870_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it2)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it2) and (ap_const_lv1_0 = tmp_9_reg_2803)) or ((ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it3)) or (not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5) and (ap_const_lv1_0 = tmp_9_reg_2803)) or ((ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it4))))) then 
            grp_borderInterpolate_fu_817_ap_ce <= ap_const_logic_1;
        else 
            grp_borderInterpolate_fu_817_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_borderInterpolate_fu_817_borderType <= ap_const_lv5_4;
    grp_borderInterpolate_fu_817_len <= p_src_rows_V_read;
    grp_borderInterpolate_fu_817_p <= y_1_2_reg_2826;

    -- grp_borderInterpolate_fu_825_ap_ce assign process. --
    grp_borderInterpolate_fu_825_ap_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10, tmp_9_reg_2803, ap_reg_ppstg_tmp_7_reg_2840_pp0_it2, ap_reg_ppstg_tmp_7_reg_2840_pp0_it3, ap_reg_ppstg_tmp_7_reg_2840_pp0_it4, ap_reg_ppstg_brmerge_reg_2870_pp0_it2, ap_reg_ppstg_brmerge_reg_2870_pp0_it3, ap_reg_ppstg_brmerge_reg_2870_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it2)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it2) and (ap_const_lv1_0 = tmp_9_reg_2803)) or ((ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it3)) or (not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5) and (ap_const_lv1_0 = tmp_9_reg_2803)) or ((ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it4))))) then 
            grp_borderInterpolate_fu_825_ap_ce <= ap_const_logic_1;
        else 
            grp_borderInterpolate_fu_825_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_borderInterpolate_fu_825_borderType <= ap_const_lv5_4;
    grp_borderInterpolate_fu_825_len <= p_src_rows_V_read;
    grp_borderInterpolate_fu_825_p <= ImagLoc_y_reg_2786;

    -- grp_borderInterpolate_fu_833_ap_ce assign process. --
    grp_borderInterpolate_fu_833_ap_ce_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10, tmp_9_reg_2803, ap_reg_ppstg_tmp_7_reg_2840_pp0_it2, ap_reg_ppstg_tmp_7_reg_2840_pp0_it3, ap_reg_ppstg_tmp_7_reg_2840_pp0_it4, ap_reg_ppstg_brmerge_reg_2870_pp0_it2, ap_reg_ppstg_brmerge_reg_2870_pp0_it3, ap_reg_ppstg_brmerge_reg_2870_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it2)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it2) and (ap_const_lv1_0 = tmp_9_reg_2803)) or ((ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it3)) or (not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5) and (ap_const_lv1_0 = tmp_9_reg_2803)) or ((ap_const_lv1_0 = tmp_9_reg_2803) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it4))))) then 
            grp_borderInterpolate_fu_833_ap_ce <= ap_const_logic_1;
        else 
            grp_borderInterpolate_fu_833_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_borderInterpolate_fu_833_borderType <= ap_const_lv5_4;
    grp_borderInterpolate_fu_833_len <= p_src_rows_V_read;
    grp_borderInterpolate_fu_833_p <= y_1_2_reg_2826;
    heightloop_fu_943_p2 <= std_logic_vector(unsigned(rows_cast_fu_931_p1) + unsigned(ap_const_lv13_5));
    i_V_fu_990_p2 <= std_logic_vector(unsigned(p_012_0_i_reg_548) + unsigned(ap_const_lv12_1));
    icmp1_fu_1093_p2 <= "0" when (tmp_10_fu_1083_p4 = ap_const_lv11_0) else "1";
    icmp_fu_1024_p2 <= "1" when (signed(tmp_8_fu_1014_p4) > signed(ap_const_lv12_0)) else "0";
    isneg_1_fu_2228_p3 <= p_Val2_4_fu_2222_p2(10 downto 10);
    isneg_2_fu_2279_p3 <= p_Val2_s_fu_2273_p2(10 downto 10);
    isneg_fu_2177_p3 <= p_Val2_1_fu_2171_p2(10 downto 10);
    j_V_fu_1077_p2 <= std_logic_vector(unsigned(p_025_0_i_reg_559) + unsigned(ap_const_lv12_1));
    k_buf_0_val_0_address0 <= tmp_11_fu_1314_p1(11 - 1 downto 0);
    k_buf_0_val_0_address1 <= k_buf_0_val_0_addr_reg_3024;

    -- k_buf_0_val_0_ce0 assign process. --
    k_buf_0_val_0_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10, ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)))) then 
            k_buf_0_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_0_ce1 assign process. --
    k_buf_0_val_0_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_reg_2878_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
            k_buf_0_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_0_d1 <= p_src_data_stream_0_V_dout;

    -- k_buf_0_val_0_we1 assign process. --
    k_buf_0_val_0_we1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_reg_2878_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))))))) then 
            k_buf_0_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_1_address0 <= tmp_11_fu_1314_p1(11 - 1 downto 0);
    k_buf_0_val_1_address1 <= k_buf_0_val_1_addr_reg_3030;

    -- k_buf_0_val_1_ce0 assign process. --
    k_buf_0_val_1_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10, ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)))) then 
            k_buf_0_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_1_ce1 assign process. --
    k_buf_0_val_1_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_reg_2878_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
            k_buf_0_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_1_d1 <= k_buf_0_val_0_q0;

    -- k_buf_0_val_1_we1 assign process. --
    k_buf_0_val_1_we1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_reg_2878_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))))))) then 
            k_buf_0_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_2_address0 <= tmp_11_fu_1314_p1(11 - 1 downto 0);
    k_buf_0_val_2_address1 <= k_buf_0_val_2_addr_reg_3036;

    -- k_buf_0_val_2_ce0 assign process. --
    k_buf_0_val_2_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10, ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)))) then 
            k_buf_0_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_2_ce1 assign process. --
    k_buf_0_val_2_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_reg_2878_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
            k_buf_0_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_2_d1 <= k_buf_0_val_1_q0;

    -- k_buf_0_val_2_we1 assign process. --
    k_buf_0_val_2_we1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_reg_2878_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))))))) then 
            k_buf_0_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_0_address0 <= tmp_32_1_fu_1328_p1(11 - 1 downto 0);
    k_buf_1_val_0_address1 <= k_buf_1_val_0_addr_reg_3046;

    -- k_buf_1_val_0_ce0 assign process. --
    k_buf_1_val_0_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10, ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)))) then 
            k_buf_1_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_0_ce1 assign process. --
    k_buf_1_val_0_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
            k_buf_1_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_0_d1 <= p_src_data_stream_1_V_dout;

    -- k_buf_1_val_0_we1 assign process. --
    k_buf_1_val_0_we1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))))))) then 
            k_buf_1_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_1_address0 <= tmp_32_1_fu_1328_p1(11 - 1 downto 0);
    k_buf_1_val_1_address1 <= k_buf_1_val_1_addr_reg_3052;

    -- k_buf_1_val_1_ce0 assign process. --
    k_buf_1_val_1_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10, ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)))) then 
            k_buf_1_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_1_ce1 assign process. --
    k_buf_1_val_1_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
            k_buf_1_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_1_d1 <= k_buf_1_val_0_q0;

    -- k_buf_1_val_1_we1 assign process. --
    k_buf_1_val_1_we1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))))))) then 
            k_buf_1_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_2_address0 <= tmp_32_1_fu_1328_p1(11 - 1 downto 0);
    k_buf_1_val_2_address1 <= k_buf_1_val_2_addr_reg_3058;

    -- k_buf_1_val_2_ce0 assign process. --
    k_buf_1_val_2_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10, ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)))) then 
            k_buf_1_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_2_ce1 assign process. --
    k_buf_1_val_2_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
            k_buf_1_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_2_d1 <= k_buf_1_val_1_q0;

    -- k_buf_1_val_2_we1 assign process. --
    k_buf_1_val_2_we1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))))))) then 
            k_buf_1_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_0_address0 <= tmp_32_2_fu_1342_p1(11 - 1 downto 0);
    k_buf_2_val_0_address1 <= k_buf_2_val_0_addr_reg_3068;

    -- k_buf_2_val_0_ce0 assign process. --
    k_buf_2_val_0_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10, ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)))) then 
            k_buf_2_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_0_ce1 assign process. --
    k_buf_2_val_0_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
            k_buf_2_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_0_d1 <= p_src_data_stream_2_V_dout;

    -- k_buf_2_val_0_we1 assign process. --
    k_buf_2_val_0_we1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))))))) then 
            k_buf_2_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_1_address0 <= tmp_32_2_fu_1342_p1(11 - 1 downto 0);
    k_buf_2_val_1_address1 <= k_buf_2_val_1_addr_reg_3074;

    -- k_buf_2_val_1_ce0 assign process. --
    k_buf_2_val_1_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10, ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)))) then 
            k_buf_2_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_1_ce1 assign process. --
    k_buf_2_val_1_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
            k_buf_2_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_1_d1 <= k_buf_2_val_0_q0;

    -- k_buf_2_val_1_we1 assign process. --
    k_buf_2_val_1_we1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))))))) then 
            k_buf_2_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_2_address0 <= tmp_32_2_fu_1342_p1(11 - 1 downto 0);
    k_buf_2_val_2_address1 <= k_buf_2_val_2_addr_reg_3080;

    -- k_buf_2_val_2_ce0 assign process. --
    k_buf_2_val_2_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10, ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it4)))) then 
            k_buf_2_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_2_ce1 assign process. --
    k_buf_2_val_2_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
            k_buf_2_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_2_d1 <= k_buf_2_val_1_q0;

    -- k_buf_2_val_2_we1 assign process. --
    k_buf_2_val_2_we1_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))))))) then 
            k_buf_2_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    locy_0_1_fu_1640_p2 <= std_logic_vector(unsigned(p_i_2_cast_cast_reg_2807) - unsigned(tmp_19_reg_3206));
    locy_0_2_fu_1291_p2 <= std_logic_vector(unsigned(p_i_2_cast_cast_reg_2807) - unsigned(tmp_20_reg_2967));
    locy_1_1_fu_1740_p2 <= std_logic_vector(unsigned(p_i_2_cast_cast_reg_2807) - unsigned(tmp_32_reg_3238));
    locy_1_2_fu_1299_p2 <= std_logic_vector(unsigned(p_i_2_cast_cast_reg_2807) - unsigned(tmp_33_reg_2972));
    locy_1_fu_1708_p2 <= std_logic_vector(unsigned(p_i_2_cast_cast_reg_2807) - unsigned(tmp_31_reg_3232));
    locy_2_1_fu_1840_p2 <= std_logic_vector(unsigned(p_i_2_cast_cast_reg_2807) - unsigned(tmp_42_reg_3270));
    locy_2_2_fu_1307_p2 <= std_logic_vector(unsigned(p_i_2_cast_cast_reg_2807) - unsigned(tmp_43_reg_2977));
    locy_2_fu_1808_p2 <= std_logic_vector(unsigned(p_i_2_cast_cast_reg_2807) - unsigned(tmp_41_reg_3264));
    locy_fu_1608_p2 <= std_logic_vector(unsigned(p_i_2_cast_cast_reg_2807) - unsigned(tmp_18_reg_3200));
    not_i_i_i1_fu_2256_p2 <= "0" when (tmp_23_fu_2240_p4 = ap_const_lv3_0) else "1";
    not_i_i_i2_fu_2307_p2 <= "0" when (tmp_24_fu_2291_p4 = ap_const_lv3_0) else "1";
    not_i_i_i_fu_2205_p2 <= "0" when (tmp_21_fu_2189_p4 = ap_const_lv3_0) else "1";
    or_cond217_i_fu_1099_p2 <= (tmp_4_reg_2781 and icmp1_fu_1093_p2);
    or_cond3_1_fu_1184_p2 <= (tmp_39_1_fu_1179_p2 and rev1_fu_1173_p2);
    or_cond3_2_fu_1227_p2 <= (tmp_39_2_fu_1222_p2 and rev2_fu_1216_p2);
    or_cond3_fu_1141_p2 <= (tmp_13_fu_1136_p2 and rev_fu_1130_p2);
    or_cond_2_fu_1035_p2 <= (icmp_fu_1024_p2 and tmp_34_2_fu_1030_p2);
    overflow_1_fu_2333_p2 <= (not_i_i_i1_reg_3403 and tmp_i_i1_reg_3397);
    overflow_2_fu_2353_p2 <= (not_i_i_i2_reg_3424 and tmp_i_i2_reg_3418);
    overflow_fu_2313_p2 <= (not_i_i_i_reg_3382 and tmp_i_i_reg_3376);
    
    tmp_i_i1_reg_3397_temp <= signed(tmp_i_i1_reg_3397);
    p_Val2_10_fu_2345_p1 <= std_logic_vector(resize(tmp_i_i1_reg_3397_temp,8));

    
    tmp_i_i2_reg_3418_temp <= signed(tmp_i_i2_reg_3418);
    p_Val2_11_fu_2365_p1 <= std_logic_vector(resize(tmp_i_i2_reg_3418_temp,8));

    p_Val2_1_fu_2171_p2 <= std_logic_vector(unsigned(p_Val2_2_0_2_fu_2163_p2) + unsigned(OP1_V_0_2_2_cast_fu_2168_p1));
    p_Val2_2_0_0_2_fu_1934_p2 <= std_logic_vector(unsigned(OP1_V_0_0_2_cast_fu_1930_p1) - unsigned(OP1_V_0_0_cast_fu_1926_p1));
    p_Val2_2_0_1_2_fu_1974_p2 <= std_logic_vector(unsigned(p_Val2_2_0_1_fu_1956_p2) + unsigned(r_V_0_1_2_cast_fu_1970_p1));
    
    p_Val2_2_0_0_2_fu_1934_p2_temp <= signed(p_Val2_2_0_0_2_fu_1934_p2);
    p_Val2_2_0_1_fu_1956_p0 <= std_logic_vector(resize(p_Val2_2_0_0_2_fu_1934_p2_temp,11));

    p_Val2_2_0_1_fu_1956_p2 <= std_logic_vector(unsigned(p_Val2_2_0_1_fu_1956_p0) - unsigned(p_shl_cast_fu_1952_p1));
    p_Val2_2_0_2_fu_2163_p2 <= std_logic_vector(unsigned(p_Val2_2_0_1_2_reg_3331) - unsigned(OP1_V_0_2_cast_fu_2160_p1));
    p_Val2_2_1_0_2_fu_2006_p2 <= std_logic_vector(unsigned(OP1_V_1_0_2_cast_fu_2002_p1) - unsigned(OP1_V_1_0_cast_fu_1998_p1));
    p_Val2_2_1_1_2_fu_2046_p2 <= std_logic_vector(unsigned(p_Val2_2_1_1_fu_2028_p2) + unsigned(r_V_1_1_2_cast_fu_2042_p1));
    
    p_Val2_2_1_0_2_fu_2006_p2_temp <= signed(p_Val2_2_1_0_2_fu_2006_p2);
    p_Val2_2_1_1_fu_2028_p0 <= std_logic_vector(resize(p_Val2_2_1_0_2_fu_2006_p2_temp,11));

    p_Val2_2_1_1_fu_2028_p2 <= std_logic_vector(unsigned(p_Val2_2_1_1_fu_2028_p0) - unsigned(p_shl1_cast_fu_2024_p1));
    p_Val2_2_1_2_fu_2214_p2 <= std_logic_vector(unsigned(p_Val2_2_1_1_2_reg_3346) - unsigned(OP1_V_1_2_cast_fu_2211_p1));
    p_Val2_2_2_0_2_fu_2078_p2 <= std_logic_vector(unsigned(OP1_V_2_0_2_cast_fu_2074_p1) - unsigned(OP1_V_2_0_cast_fu_2070_p1));
    p_Val2_2_2_1_2_fu_2118_p2 <= std_logic_vector(unsigned(p_Val2_2_2_1_fu_2100_p2) + unsigned(r_V_2_1_2_cast_fu_2114_p1));
    
    p_Val2_2_2_0_2_fu_2078_p2_temp <= signed(p_Val2_2_2_0_2_fu_2078_p2);
    p_Val2_2_2_1_fu_2100_p0 <= std_logic_vector(resize(p_Val2_2_2_0_2_fu_2078_p2_temp,11));

    p_Val2_2_2_1_fu_2100_p2 <= std_logic_vector(unsigned(p_Val2_2_2_1_fu_2100_p0) - unsigned(p_shl2_cast_fu_2096_p1));
    p_Val2_2_2_2_fu_2265_p2 <= std_logic_vector(unsigned(p_Val2_2_2_1_2_reg_3361) - unsigned(OP1_V_2_2_cast_fu_2262_p1));
    p_Val2_2_fu_2185_p1 <= p_Val2_1_fu_2171_p2(8 - 1 downto 0);
    p_Val2_4_fu_2222_p2 <= std_logic_vector(unsigned(p_Val2_2_1_2_fu_2214_p2) + unsigned(OP1_V_1_2_2_cast_fu_2219_p1));
    p_Val2_5_fu_2236_p1 <= p_Val2_4_fu_2222_p2(8 - 1 downto 0);
    p_Val2_7_fu_2287_p1 <= p_Val2_s_fu_2273_p2(8 - 1 downto 0);
    
    tmp_i_i_reg_3376_temp <= signed(tmp_i_i_reg_3376);
    p_Val2_9_fu_2325_p1 <= std_logic_vector(resize(tmp_i_i_reg_3376_temp,8));

    p_Val2_s_fu_2273_p2 <= std_logic_vector(unsigned(p_Val2_2_2_2_fu_2265_p2) + unsigned(OP1_V_2_2_2_cast_fu_2270_p1));
    p_dst_data_stream_0_V_din <= 
        p_Val2_9_fu_2325_p1 when (tmp_i_i_98_fu_2320_p2(0) = '1') else 
        p_Val2_2_reg_3371;

    -- p_dst_data_stream_0_V_write assign process. --
    p_dst_data_stream_0_V_write_assign_proc : process(ap_CS_fsm, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_reg_ppstg_tmp_7_reg_2840_pp0_it9, ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it9, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it9)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it9)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= 
        p_Val2_10_fu_2345_p1 when (tmp_i_i1_99_fu_2340_p2(0) = '1') else 
        p_Val2_5_reg_3392;

    -- p_dst_data_stream_1_V_write assign process. --
    p_dst_data_stream_1_V_write_assign_proc : process(ap_CS_fsm, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_reg_ppstg_tmp_7_reg_2840_pp0_it9, ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it9, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it9)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it9)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= 
        p_Val2_11_fu_2365_p1 when (tmp_i_i2_101_fu_2360_p2(0) = '1') else 
        p_Val2_7_reg_3413;

    -- p_dst_data_stream_2_V_write assign process. --
    p_dst_data_stream_2_V_write_assign_proc : process(ap_CS_fsm, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_reg_ppstg_tmp_7_reg_2840_pp0_it9, ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it9, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2840_pp0_it9)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_reg_2849_pp0_it9)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_i_2_cast_cast_fu_1049_p3 <= 
        ap_const_lv2_2 when (tmp_34_2_fu_1030_p2(0) = '1') else 
        tmp_5_reg_2768;
    p_neg218_i_cast_fu_965_p2 <= (tmp_2_fu_961_p1 xor ap_const_lv2_3);
    p_shl1_cast_fu_2024_p1 <= std_logic_vector(resize(unsigned(p_shl1_fu_2016_p3),11));
    p_shl1_fu_2016_p3 <= (src_kernel_win_1_val_1_2_fu_190 & ap_const_lv1_0);
    p_shl2_cast_fu_2096_p1 <= std_logic_vector(resize(unsigned(p_shl2_fu_2088_p3),11));
    p_shl2_fu_2088_p3 <= (src_kernel_win_2_val_1_2_fu_226 & ap_const_lv1_0);
    p_shl_cast_fu_1952_p1 <= std_logic_vector(resize(unsigned(p_shl_fu_1944_p3),11));
    p_shl_fu_1944_p3 <= (src_kernel_win_0_val_1_2_fu_154 & ap_const_lv1_0);

    -- p_src_data_stream_0_V_read assign process. --
    p_src_data_stream_0_V_read_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_reg_2878_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2878_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- p_src_data_stream_1_V_read assign process. --
    p_src_data_stream_1_V_read_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2901_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- p_src_data_stream_2_V_read assign process. --
    p_src_data_stream_2_V_read_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_tmp_7_reg_2840_pp0_it5, ap_reg_ppstg_brmerge_reg_2870_pp0_it5, ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5, ap_sig_bdd_97, ap_reg_ppiten_pp0_it6, ap_sig_bdd_123, ap_reg_ppiten_pp0_it10)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_reg_ppstg_tmp_7_reg_2840_pp0_it5 = ap_const_lv1_0)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2870_pp0_it5)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_2924_pp0_it5)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_97 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6)) or (ap_sig_bdd_123 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

    r_V_0_1_2_cast_fu_1970_p1 <= std_logic_vector(resize(unsigned(r_V_0_1_2_fu_1962_p3),11));
    r_V_0_1_2_fu_1962_p3 <= (src_kernel_win_0_val_1_1_fu_150 & ap_const_lv1_0);
    r_V_1_1_2_cast_fu_2042_p1 <= std_logic_vector(resize(unsigned(r_V_1_1_2_fu_2034_p3),11));
    r_V_1_1_2_fu_2034_p3 <= (src_kernel_win_1_val_1_1_fu_186 & ap_const_lv1_0);
    r_V_2_1_2_cast_fu_2114_p1 <= std_logic_vector(resize(unsigned(r_V_2_1_2_fu_2106_p3),11));
    r_V_2_1_2_fu_2106_p3 <= (src_kernel_win_2_val_1_1_fu_222 & ap_const_lv1_0);
    ref_fu_971_p2 <= std_logic_vector(unsigned(rows_cast_fu_931_p1) + unsigned(ap_const_lv13_1FFF));
    rev1_fu_1173_p2 <= (tmp_29_fu_1165_p3 xor ap_const_lv1_1);
    rev2_fu_1216_p2 <= (tmp_39_fu_1208_p3 xor ap_const_lv1_1);
    rev_fu_1130_p2 <= (tmp_16_fu_1122_p3 xor ap_const_lv1_1);
    rows_cast_fu_931_p1 <= std_logic_vector(resize(unsigned(p_src_rows_V_read),13));
    sel_tmp10_fu_1751_p3 <= 
        col_buf_1_val_0_0_fu_354 when (sel_tmp7_fu_1747_p2(0) = '1') else 
        src_kernel_win_1_val_2_0_reg_3225;
    sel_tmp11_fu_1758_p2 <= "1" when (locy_1_1_fu_1740_p2 = ap_const_lv2_1) else "0";
    sel_tmp12_fu_1815_p2 <= "1" when (p_i_2_cast_cast_reg_2807 = tmp_41_reg_3264) else "0";
    sel_tmp13_fu_1819_p3 <= 
        col_buf_2_val_0_0_fu_358 when (sel_tmp12_fu_1815_p2(0) = '1') else 
        src_kernel_win_2_val_2_0_reg_3257;
    sel_tmp14_fu_1826_p2 <= "1" when (locy_2_fu_1808_p2 = ap_const_lv2_1) else "0";
    sel_tmp15_fu_1847_p2 <= "1" when (p_i_2_cast_cast_reg_2807 = tmp_42_reg_3270) else "0";
    sel_tmp16_fu_1851_p3 <= 
        col_buf_2_val_0_0_fu_358 when (sel_tmp15_fu_1847_p2(0) = '1') else 
        src_kernel_win_2_val_2_0_reg_3257;
    sel_tmp17_fu_1858_p2 <= "1" when (locy_2_1_fu_1840_p2 = ap_const_lv2_1) else "0";
    sel_tmp1_fu_1619_p3 <= 
        col_buf_0_val_0_0_fu_350 when (sel_tmp_fu_1615_p2(0) = '1') else 
        src_kernel_win_0_val_2_0_reg_3193;
    sel_tmp2_fu_1626_p2 <= "1" when (locy_fu_1608_p2 = ap_const_lv2_1) else "0";
    sel_tmp3_fu_1726_p2 <= "1" when (locy_1_fu_1708_p2 = ap_const_lv2_1) else "0";
    sel_tmp4_fu_1647_p2 <= "1" when (p_i_2_cast_cast_reg_2807 = tmp_19_reg_3206) else "0";
    sel_tmp5_fu_1651_p3 <= 
        col_buf_0_val_0_0_fu_350 when (sel_tmp4_fu_1647_p2(0) = '1') else 
        src_kernel_win_0_val_2_0_reg_3193;
    sel_tmp6_fu_1658_p2 <= "1" when (locy_0_1_fu_1640_p2 = ap_const_lv2_1) else "0";
    sel_tmp7_fu_1747_p2 <= "1" when (p_i_2_cast_cast_reg_2807 = tmp_32_reg_3238) else "0";
    sel_tmp8_fu_1715_p2 <= "1" when (p_i_2_cast_cast_reg_2807 = tmp_31_reg_3232) else "0";
    sel_tmp9_fu_1719_p3 <= 
        col_buf_1_val_0_0_fu_354 when (sel_tmp8_fu_1715_p2(0) = '1') else 
        src_kernel_win_1_val_2_0_reg_3225;
    sel_tmp_fu_1615_p2 <= "1" when (p_i_2_cast_cast_reg_2807 = tmp_18_reg_3200) else "0";
    src_kernel_win_0_val_0_1_3_fu_1632_p3 <= 
        right_border_buf_0_val_1_0_reg_3185 when (sel_tmp2_fu_1626_p2(0) = '1') else 
        sel_tmp1_fu_1619_p3;
    src_kernel_win_0_val_1_1_3_fu_1664_p3 <= 
        right_border_buf_0_val_1_0_reg_3185 when (sel_tmp6_fu_1658_p2(0) = '1') else 
        sel_tmp5_fu_1651_p3;
    src_kernel_win_1_val_0_1_3_fu_1732_p3 <= 
        right_border_buf_1_val_1_0_reg_3217 when (sel_tmp3_fu_1726_p2(0) = '1') else 
        sel_tmp9_fu_1719_p3;
    src_kernel_win_1_val_1_1_3_fu_1764_p3 <= 
        right_border_buf_1_val_1_0_reg_3217 when (sel_tmp11_fu_1758_p2(0) = '1') else 
        sel_tmp10_fu_1751_p3;
    src_kernel_win_2_val_0_1_3_fu_1832_p3 <= 
        right_border_buf_2_val_1_0_reg_3249 when (sel_tmp14_fu_1826_p2(0) = '1') else 
        sel_tmp13_fu_1819_p3;
    src_kernel_win_2_val_1_1_3_fu_1864_p3 <= 
        right_border_buf_2_val_1_0_reg_3249 when (sel_tmp17_fu_1858_p2(0) = '1') else 
        sel_tmp16_fu_1851_p3;
    tmp_10_fu_1083_p4 <= p_025_0_i_reg_559(11 downto 1);
    
    x_reg_2982_temp <= signed(x_reg_2982);
    tmp_11_fu_1314_p0 <= std_logic_vector(resize(x_reg_2982_temp,32));

    tmp_11_fu_1314_p1 <= std_logic_vector(resize(unsigned(tmp_11_fu_1314_p0),64));
    tmp_12_cast_fu_1068_p1 <= std_logic_vector(resize(unsigned(p_025_0_i_reg_559),13));
    tmp_12_fu_1114_p1 <= ImagLoc_x_fu_1104_p2(2 - 1 downto 0);
    tmp_13_fu_1136_p0 <= ImagLoc_x_cast_fu_1110_p1;
    tmp_13_fu_1136_p2 <= "1" when (signed(tmp_13_fu_1136_p0) < signed(cols_cast1_reg_2723)) else "0";
    tmp_14_fu_1155_p2 <= "1" when (signed(ImagLoc_x_fu_1104_p2) < signed(tmp_1_reg_2740)) else "0";
    tmp_15_fu_1287_p1 <= grp_borderInterpolate_fu_769_ap_return(2 - 1 downto 0);
    tmp_16_fu_1122_p3 <= ImagLoc_x_fu_1104_p2(12 downto 12);
    tmp_18_fu_1412_p1 <= grp_borderInterpolate_fu_793_ap_return(2 - 1 downto 0);
    tmp_19_fu_1416_p1 <= grp_borderInterpolate_fu_801_ap_return(2 - 1 downto 0);
    tmp_1_fu_955_p2 <= std_logic_vector(unsigned(cols_cast_fu_939_p1) + unsigned(ap_const_lv13_1FFD));
    tmp_20_fu_1275_p1 <= grp_borderInterpolate_fu_745_ap_return(2 - 1 downto 0);
    tmp_21_fu_2189_p4 <= p_Val2_1_fu_2171_p2(10 downto 8);
    tmp_23_fu_2240_p4 <= p_Val2_4_fu_2222_p2(10 downto 8);
    tmp_24_fu_2291_p4 <= p_Val2_s_fu_2273_p2(10 downto 8);
    tmp_28_fu_1295_p1 <= grp_borderInterpolate_fu_777_ap_return(2 - 1 downto 0);
    tmp_29_fu_1165_p3 <= ImagLoc_x_fu_1104_p2(12 downto 12);
    tmp_2_cast_fu_981_p1 <= std_logic_vector(resize(unsigned(p_012_0_i_reg_548),13));
    tmp_2_fu_961_p1 <= p_src_cols_V_read(2 - 1 downto 0);
    tmp_31_fu_1470_p1 <= grp_borderInterpolate_fu_809_ap_return(2 - 1 downto 0);
    
    x_1_reg_2996_temp <= signed(x_1_reg_2996);
    tmp_32_1_fu_1328_p0 <= std_logic_vector(resize(x_1_reg_2996_temp,32));

    tmp_32_1_fu_1328_p1 <= std_logic_vector(resize(unsigned(tmp_32_1_fu_1328_p0),64));
    
    x_2_reg_3010_temp <= signed(x_2_reg_3010);
    tmp_32_2_fu_1342_p0 <= std_logic_vector(resize(x_2_reg_3010_temp,32));

    tmp_32_2_fu_1342_p1 <= std_logic_vector(resize(unsigned(tmp_32_2_fu_1342_p0),64));
    tmp_32_fu_1474_p1 <= grp_borderInterpolate_fu_817_ap_return(2 - 1 downto 0);
    tmp_33_fu_1279_p1 <= grp_borderInterpolate_fu_753_ap_return(2 - 1 downto 0);
    tmp_34_2_fu_1030_p2 <= "1" when (signed(ImagLoc_y_fu_1002_p2) < signed(ref_reg_2763)) else "0";
    tmp_38_fu_1303_p1 <= grp_borderInterpolate_fu_785_ap_return(2 - 1 downto 0);
    tmp_39_1_fu_1179_p0 <= ImagLoc_x_cast_fu_1110_p1;
    tmp_39_1_fu_1179_p2 <= "1" when (signed(tmp_39_1_fu_1179_p0) < signed(cols_cast1_reg_2723)) else "0";
    tmp_39_2_fu_1222_p0 <= ImagLoc_x_cast_fu_1110_p1;
    tmp_39_2_fu_1222_p2 <= "1" when (signed(tmp_39_2_fu_1222_p0) < signed(cols_cast1_reg_2723)) else "0";
    tmp_39_fu_1208_p3 <= ImagLoc_x_fu_1104_p2(12 downto 12);
    tmp_3_fu_985_p2 <= "1" when (unsigned(tmp_2_cast_fu_981_p1) < unsigned(heightloop_reg_2730)) else "0";
    tmp_41_fu_1528_p1 <= grp_borderInterpolate_fu_825_ap_return(2 - 1 downto 0);
    tmp_42_0_pr1_phi_fu_575_p8 <= ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1;
    tmp_42_0_pr_phi_fu_634_p8 <= ap_reg_phiprechg_tmp_42_0_pr_reg_630pp0_it2;
    tmp_42_1_fu_1198_p2 <= "1" when (signed(ImagLoc_x_fu_1104_p2) < signed(tmp_1_reg_2740)) else "0";
    tmp_42_1_pr1_phi_fu_595_p8 <= ap_reg_phiprechg_tmp_42_1_pr1_reg_590pp0_it1;
    tmp_42_1_pr_phi_fu_650_p8 <= ap_reg_phiprechg_tmp_42_1_pr_reg_646pp0_it2;
    tmp_42_2_fu_1241_p2 <= "1" when (signed(ImagLoc_x_fu_1104_p2) < signed(tmp_1_reg_2740)) else "0";
    tmp_42_2_pr1_phi_fu_615_p8 <= ap_reg_phiprechg_tmp_42_2_pr1_reg_610pp0_it1;
    tmp_42_2_pr_phi_fu_666_p8 <= ap_reg_phiprechg_tmp_42_2_pr_reg_662pp0_it2;
    tmp_42_fu_1532_p1 <= grp_borderInterpolate_fu_833_ap_return(2 - 1 downto 0);
    tmp_43_fu_1283_p1 <= grp_borderInterpolate_fu_761_ap_return(2 - 1 downto 0);
    tmp_4_fu_996_p2 <= "1" when (unsigned(p_012_0_i_reg_548) > unsigned(ap_const_lv12_4)) else "0";
    tmp_5_fu_977_p1 <= ref_fu_971_p2(2 - 1 downto 0);
    tmp_6_fu_1008_p2 <= "1" when (signed(ImagLoc_y_fu_1002_p2) < signed(ap_const_lv13_1FFF)) else "0";
    tmp_7_fu_1072_p2 <= "1" when (unsigned(tmp_12_cast_fu_1068_p1) < unsigned(widthloop_reg_2735)) else "0";
    tmp_8_fu_1014_p4 <= ImagLoc_y_fu_1002_p2(12 downto 1);
    tmp_i_i1_99_fu_2340_p2 <= (isneg_1_reg_3387 or overflow_1_fu_2333_p2);
    tmp_i_i1_fu_2250_p2 <= (isneg_1_fu_2228_p3 xor ap_const_lv1_1);
    tmp_i_i2_101_fu_2360_p2 <= (isneg_2_reg_3408 or overflow_2_fu_2353_p2);
    tmp_i_i2_fu_2301_p2 <= (isneg_2_fu_2279_p3 xor ap_const_lv1_1);
    tmp_i_i_98_fu_2320_p2 <= (isneg_reg_3366 or overflow_fu_2313_p2);
    tmp_i_i_fu_2199_p2 <= (isneg_fu_2177_p3 xor ap_const_lv1_1);
    widthloop_fu_949_p2 <= std_logic_vector(unsigned(cols_cast_fu_939_p1) + unsigned(ap_const_lv13_2));
    y_1_2_1_fu_1062_p2 <= std_logic_vector(unsigned(tmp_2_cast_fu_981_p1) + unsigned(ap_const_lv13_1FFA));
    y_1_2_fu_1056_p2 <= std_logic_vector(unsigned(tmp_2_cast_fu_981_p1) + unsigned(ap_const_lv13_1FFB));
end behav;
