// Seed: 3525542045
module module_0 (
    input wand id_0,
    output wor id_1,
    input supply0 id_2,
    output tri1 id_3
);
  logic id_5;
  assign id_1 = 1;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input tri1 id_2,
    input wor id_3,
    input tri1 id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wire id_7,
    output uwire id_8
);
  assign id_8 = 1;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_1,
      id_8
  );
  assign id_8 = 1;
  wire [1 : (  -1  )] id_10 = id_1;
  wire id_11 = id_3;
endmodule
