/*
 * drivers/crypto/sprd-aes.c
 *
 * Driver for SPREADTRUM AES hardware engine with ecb/cbc/ctr/xts mode.
 *
 *
 * Spreadtrum's hw engine has standard mode and link list mode, however,
 * the link list mode is only being make use of by this driver. In the
 * link list mode, the used data, configured by the cpu, is in the
 * internal memory. the configure information would be read by ce from
 * internal memory before starting the encrypt/decrypt operation. in
 * addition, the scatterlist of req is the same as the list of linklist,
 * i.e. the meanings of the two list is same.
 *
 * WARNNING:
 * the multi-list in one operation of the hw ce is not suited to fde, unless,
 * add the delay function between each two complete function or adjust the ext4
 * filesystem.
 *
 * Copyright (c) 2015, SPREADTRUM Corporation.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along
 * with this program; if not, write to the Free Software Foundation, Inc.,
 * Haidian, Beijing, CHINA, 3/20/2015.
 */

#include <crypto/aes.h>
#include <crypto/algapi.h>
#include <linux/clk.h>
#include <linux/completion.h>
#include <linux/delay.h>
#include <linux/dma-mapping.h>
#include <linux/errno.h>
#include <linux/init.h>
#include <linux/interrupt.h>
#include <linux/io.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/mutex.h>
#include <linux/of_address.h>
#include <linux/of_device.h>
#include <linux/platform_device.h>
#include <linux/scatterlist.h>
#include <linux/wakelock.h>
#include <linux/workqueue.h>
#include <soc/sprd/arch_misc.h>
#include <soc/sprd/sci.h>
#include "sprd-aes.h"
#include <linux/pm_runtime.h>

/* async queue length, it is an experience value got by testing. */
#define SPRD_AES_QUEUE_LENGTH	1024

/* the buffer size of the link list mode in bytes.
 * the number of list is assumed max about 4096.
 * here, to assume that the node amount in one list
 * are 16. so, the following value is canculated by
 * ((24 + 12 * 16) * 4096) which is fact
 * ((ptr + len + iv) + node * node_num) * list_num
 * '0xd8000' is also an assumed value.
 * */
#define AES_LINK_LIST_BUF_SIZE_BYTES	0xd8000

/* the max value of the waiting time to interrupt of crypto engine.
 * Ideally, the value is canculated by the mount of data and the
 * rate of the data process, the following value is canculated by
 * SPRD_AES_QUEUE_LENGTH * max_node_in_one_list * max_data_in_one_node
 * (4096 * 512B) / 300MB/s * 1000 = 6.7ms; Unfortunately, it is can
 * only set a greater experience value.
 * the unit is millisecond.
 * */
#ifndef POLL_WHILE
#define MAX_COM_TIMEOUT_VAL	1000
#endif

#define SPRD_MM4AES_TIMEOUT				1000
#define SPRD_AES_SUSPEND_TIMEOUT		1000


struct sprd_aes_dev {
	struct device *dev;
	void __iomem *io_base;
	dma_addr_t key_phys_base;
	uint *key_base;
	struct sprd_aes_ctx *ctx;
	struct completion op_complete;
	uint *link_list;
	dma_addr_t link_list_buf;
	uint *cur_ptr;
	dma_addr_t cur_dma_ptr;
	uint *lptr;
	struct crypto_queue queue;
	uint cur_queue_num;
#ifdef MULTI_LIST_TEST
	ulong switch_enc_dec;
#endif
	struct list_head ce_req_list;
	int irq;
	unchar *iv;
	int ivlen;
	spinlock_t lock;
	ulong flags;
	struct clk *mm_clk;
	struct clk *mm_axi_clk;
	struct clk *apb_clk;
	void __iomem *aes_power_reg;
	void __iomem *aes_power_status;
	unsigned int  aes_power_status_mask;
#ifdef POLL_WHILE
	spinlock_t plock;
#endif
};

struct sprd_aes_ctx {
	struct sprd_aes_dev *dd;
	unchar key[2 * AES_MAX_KEY_SIZE];
	size_t keylen;
};

struct sprd_aes_reqctx {
	ulong mode;
	uint node_num;
};

static struct sprd_aes_dev *aes_dev;

static DEFINE_MUTEX(aes_lock);
struct wake_lock aes_wake_lock;

static void aes_workqueue_handler(struct work_struct *work);
static DECLARE_WORK(aes_work, aes_workqueue_handler);
static struct workqueue_struct *aes_wq;

static inline uint aes_readl(struct sprd_aes_dev *dd, uint offset)
{
	return readl(dd->io_base + offset);
}

static inline void aes_writel(struct sprd_aes_dev *dd, uint val, uint offset)
{
	writel(val, dd->io_base + offset);
}

static inline int crypto_clk_enable(struct sprd_aes_dev *sd)
{
    unsigned int  power_state1, power_state2, power_state3;
    unsigned long timeout = jiffies + msecs_to_jiffies(SPRD_MM4AES_TIMEOUT);


	clk_prepare_enable(sd->mm_clk);
	clk_prepare_enable(sd->mm_axi_clk);

	sci_glb_clr((unsigned long)sd->aes_power_reg, CMD_PM_AUTO_WAY);
	sci_glb_clr((unsigned long)sd->aes_power_reg, CMD_PM_FORCE_WAY);

    do {
		power_state1 = sci_glb_read((unsigned long)sd->aes_power_status, sd->aes_power_status_mask);
		power_state2 = sci_glb_read((unsigned long)sd->aes_power_status, sd->aes_power_status_mask);
		power_state3 = sci_glb_read((unsigned long)sd->aes_power_status, sd->aes_power_status_mask);

        if(time_after(jiffies, timeout)) {
            return -1;
        }

    } while(power_state1 != power_state2 || power_state2 != power_state3 || power_state1 != 0);

	clk_prepare_enable(sd->apb_clk);
	aes_writel(sd, (CMD_MAIN_CLK_EN | CMD_AES_CLK_EN), SPRD_AES_CLK_EN);

	pr_debug("crypto_clk_enable\n");
	return 0;
}

static inline int crypto_clk_disable(struct sprd_aes_dev *sd)
{
    unsigned int  power_state1, power_state2, power_state3;
    unsigned long timeout = jiffies + msecs_to_jiffies(SPRD_MM4AES_TIMEOUT);

	aes_writel(sd, CMD_DISABLE, SPRD_AES_CLK_EN);
	clk_disable_unprepare(sd->apb_clk);

	sci_glb_clr((unsigned long)sd->aes_power_reg, CMD_PM_AUTO_WAY);
	sci_glb_set((unsigned long)sd->aes_power_reg, CMD_PM_FORCE_WAY);

    do {
		power_state1 = sci_glb_read((unsigned long)sd->aes_power_status, sd->aes_power_status_mask);
		power_state2 = sci_glb_read((unsigned long)sd->aes_power_status, sd->aes_power_status_mask);
		power_state3 = sci_glb_read((unsigned long)sd->aes_power_status, sd->aes_power_status_mask);

        if(time_after(jiffies, timeout)) {
            return -1;
        }

    } while(power_state1 != power_state2 || power_state2 != power_state3 || power_state1 != 0x7);


	clk_disable_unprepare(sd->mm_axi_clk);
	clk_disable_unprepare(sd->mm_clk);

	pr_debug("crypto_clk_disable\n");
	return 0;
}

#ifdef CONFIG_PM_RUNTIME
int sprd_aes_runtime_init(struct device *dev)
{
	int rc = 0;

	//pm_suspend_ignore_children(dev, true);
	pm_runtime_set_autosuspend_delay(dev, SPRD_AES_SUSPEND_TIMEOUT);
	pm_runtime_use_autosuspend(dev);
	rc = pm_runtime_set_active(dev);
	if (rc != 0) {
		pr_err("pm_runtime_set_active fail: %08x\n", rc);
		return rc;
	}
	pm_runtime_enable(dev);
	return rc;
}

int sprd_aes_runtime_fini(struct device *dev)
{
	pm_runtime_disable(dev);
	return 0;
}

int sprd_aes_runtime_suspend(struct device *dev)
{
	struct sprd_aes_dev *dd = aes_dev;

	crypto_clk_disable(dd);

	pr_debug("sprd_aes_runtime_suspend\n");
	return 0;
}

int sprd_aes_runtime_resume(struct device *dev)
{
	struct sprd_aes_dev *dd = aes_dev;

	crypto_clk_enable(dd);

	pr_debug("sprd_aes_runtime_resume\n");
	return 0;
}

int sprd_aes_runtime_get(struct device *dev)
{
	int rc = 0;

	rc = pm_runtime_get_sync(dev);
	return rc;
}

int sprd_aes_runtime_put(struct device *dev)
{
	int rc = 0;

	pm_runtime_mark_last_busy(dev);
	rc = pm_runtime_put_autosuspend(dev);

	return rc;

}
#endif

static void sprd_aes_debug(struct sprd_aes_dev *dd)
{
	unsigned long crypto_ahb_en;

	/* the setup of crypto_ahb */
	crypto_ahb_en = (unsigned long)ioremap_nocache(0x62000000, 0x10);
	dev_err(dd->dev, "clk-en:%x\n", sci_glb_read(crypto_ahb_en +
						     0x00, 0x0f));
	dev_err(dd->dev, "clk-val:%x\n", sci_glb_read(crypto_ahb_en + 0x08,
						      0x0f));
	iounmap((void *)crypto_ahb_en);

	pr_err("------the value of registers within ce------\n");
	pr_err("0x00:%x\n", aes_readl(dd, 0x00));
	pr_err("0x04:%x\n", aes_readl(dd, 0x04));
	pr_err("0x08:%x\n", aes_readl(dd, 0x08));
	pr_err("0x0c:%x\n", aes_readl(dd, 0x0c));
	pr_err("0x10:%x\n", aes_readl(dd, 0x10));
	pr_err("0x14:%x\n", aes_readl(dd, 0x14));
	pr_err("0x18:%x\n", aes_readl(dd, 0x18));
	pr_err("0x1c:%x\n", aes_readl(dd, 0x1c));
	pr_err("0x20:%x\n", aes_readl(dd, 0x20));
	pr_err("0x24:%x\n", aes_readl(dd, 0x24));
	pr_err("0x28:%x\n", aes_readl(dd, 0x28));
	pr_err("0x2c:%x\n", aes_readl(dd, 0x2c));
	pr_err("0x30:%x\n", aes_readl(dd, 0x30));
	pr_err("0x34:%x\n", aes_readl(dd, 0x34));
	pr_err("0x38:%x\n", aes_readl(dd, 0x38));
	pr_err("0x3c:%x\n", aes_readl(dd, 0x3c));
	pr_err("0x40:%x\n", aes_readl(dd, 0x40));
	pr_err("0x44:%x\n", aes_readl(dd, 0x44));
	pr_err("0x48:%x\n", aes_readl(dd, 0x48));
	pr_err("0x4c:%x\n", aes_readl(dd, 0x4c));
	pr_err("0x50:%x\n", aes_readl(dd, 0x50));
	pr_err("0x54:%x\n", aes_readl(dd, 0x54));
	pr_err("0x58:%x\n", aes_readl(dd, 0x58));
	pr_err("0x5c:%x\n", aes_readl(dd, 0x5c));
	pr_err("0x60:%x\n", aes_readl(dd, 0x60));
	pr_err("0x64:%x\n", aes_readl(dd, 0x64));
	pr_err("0x68:%x\n", aes_readl(dd, 0x68));
	pr_err("0x6c:%x\n", aes_readl(dd, 0x6c));
	pr_err("0x70:%x\n", aes_readl(dd, 0x70));
	pr_err("0x74:%x\n", aes_readl(dd, 0x74));
	pr_err("0x78:%x\n", aes_readl(dd, 0x78));
	pr_err("0x7c:%x\n", aes_readl(dd, 0x7c));
	pr_err("0x80:%x\n", aes_readl(dd, 0x80));
	pr_err("0x84:%x\n", aes_readl(dd, 0x84));
	pr_err("0x88:%x\n", aes_readl(dd, 0x88));
	pr_err("0x8c:%x\n", aes_readl(dd, 0x8c));
	pr_err("0x90:%x\n", aes_readl(dd, 0x90));
	pr_err("0x94:%x\n", aes_readl(dd, 0x94));
	pr_err("0x98:%x\n", aes_readl(dd, 0x98));
	pr_err("0x9c:%x\n", aes_readl(dd, 0x9c));
	pr_err("0xa0:%x\n", aes_readl(dd, 0xa0));
	pr_err("0xa4:%x\n", aes_readl(dd, 0xa4));
	pr_err("0xa8:%x\n", aes_readl(dd, 0xa8));
	pr_err("0xac:%x\n", aes_readl(dd, 0xac));
	pr_err("0xb0:%x\n", aes_readl(dd, 0xb0));
	pr_err("0xb4:%x\n", aes_readl(dd, 0xb4));
	pr_err("0xb8:%x\n", aes_readl(dd, 0xb8));
	pr_err("0xbc:%x\n", aes_readl(dd, 0xbc));
	pr_err("------------end of print------------\n");
}

static int aes_set_key(struct sprd_aes_dev *dd)
{
	uint val = 0;

	val = aes_readl(dd, SPRD_AES_DMA_STATUS);
	if (val & (CMD_AES_CE_BUSY << CMD_BIT24_SHIFT)) {
		dev_err(dd->dev, "crypto engine is busy, try again");
		return -EBUSY;
	}
	val = dd->ctx->keylen;
	aes_writel(dd, val, SPRD_AES_KEY_ADDR_LEN);
	aes_writel(dd, dd->key_phys_base, SPRD_AES_KEY_ADDR);

	return 0;
}

static int aes_start_crypt(struct sprd_aes_dev *dd, uint mode)
{
	uint val = 0;
	unsigned long ret;
#ifdef POLL_WHILE
	ulong flags;
	uint counter = 2500;
#endif

	/* CMD_AES_LEN_ERR_INT is used for protect from the length of data
	 * (key, the data) is empty or none.
	 * */
	val |= CMD_AES_LEN_ERR_INT | CMD_AES_LIST_END_INT;
	aes_writel(dd, val, SPRD_AES_INT_EN);

	val = CMD_DISABLE;
	if (dd->ctx->keylen == AES_KEYSIZE_128) {
		val |= (CMD_AES_KEY128 << CMD_BIT8_SHIFT);
	} else if (dd->ctx->keylen == AES_KEYSIZE_192) {
		val |= (CMD_AES_KEY192 << CMD_BIT8_SHIFT);
	} else if (dd->ctx->keylen == AES_KEYSIZE_256) {
		if (mode & FLAGS_XTS)
			val |= (CMD_AES_KEY128 << CMD_BIT8_SHIFT);
		else
			val |= (CMD_AES_KEY256 << CMD_BIT8_SHIFT);
	} else {
		if (mode & FLAGS_XTS)
			val |= (CMD_AES_KEY256 << CMD_BIT8_SHIFT);
		else
			return -EPERM;
	}
	if (mode & FLAGS_ECB)
		val |= (CMD_AES_ECB_MODE << CMD_BIT8_SHIFT);
	else if (mode & FLAGS_CBC)
		val |= (CMD_AES_CBC_MODE << CMD_BIT8_SHIFT);
	else if (mode & FLAGS_CTR)
		val |= (CMD_AES_CTR_MODE << CMD_BIT8_SHIFT);
	else if (mode & FLAGS_XTS)
		val |= (CMD_AES_XTS_MODE << CMD_BIT8_SHIFT);
	else
		return -EINVAL;
	if (mode & FLAGS_DECRYPT)
		val |= CMD_AES_ENC_DEC_SEL;
	else
		val &= ~CMD_AES_ENC_DEC_SEL;
	val |= CMD_AES_EN;
	aes_writel(dd, val, SPRD_AES_MODE);

	/*val = CMD_DISABLE;*/
	val = aes_readl(dd, SPRD_AES_CFG);
	val |= CMD_AES_LINK_MODE | (CMD_AES_KEY_IN_DDR << CMD_BIT8_SHIFT);
	val |= (CMD_AES_WAIT_BDONE << CMD_BIT8_SHIFT);
	val &= ~(CMD_AES_GEN_INT_EACH << CMD_BIT8_SHIFT);
	val |= (CMD_AES_DST_BYTE_SWITCH << CMD_BIT16_SHIFT);
	val |= (CMD_AES_SRC_BYTE_SWITCH << CMD_BIT16_SHIFT);
	aes_writel(dd, val, SPRD_AES_CFG);

	/* setup a new key. */
	memset(dd->key_base, 0, 2 * AES_MAX_KEY_SIZE);
	memcpy(dd->key_base, dd->ctx->key, dd->ctx->keylen);
	ret = aes_set_key(dd);
	if (ret)
		return -EPERM;

	val = CMD_DISABLE;
	val |= CMD_AES_CE_START;
	aes_writel(dd, val, SPRD_AES_START);

#ifdef POLL_WHILE
	spin_lock_irqsave(&dd->plock, flags);
	while (counter) {
		ret = aes_readl(dd, SPRD_AES_INT_STATUS);
		if (ret) {
			/*clear list end irq*/
			aes_writel(dd,
				   CMD_AES_LIST_END_INT | CMD_AES_LIST_DONE_INT,
				   SPRD_AES_INT_CLEAR);
			break;
		}
		counter--;
	}
	spin_unlock_irqrestore(&dd->plock, flags);
	if (counter == 0) {
		panic("sprd-aes: counter == 0...\n");
	}
#else
	ret = wait_for_completion_timeout(&dd->op_complete,
					msecs_to_jiffies(MAX_COM_TIMEOUT_VAL));
	if (ret == 0) {
		dev_err(dd->dev, "comlpetion wait for interrupt timeout...\n");
		dev_err(dd->dev, "ce_int_status:%08x\n",
			aes_readl(dd, SPRD_AES_INT_STATUS));
		sprd_aes_debug(dd);
		panic("sprd-aes havn't got interrupt in %dms, so panic...\n",
		      MAX_COM_TIMEOUT_VAL);

		return -ETIMEDOUT;
	}
#endif

	return 0;
}

static int sprd_aes_fill_list(struct sprd_aes_dev *dd)
{
	struct crypto_async_request *async_req, *backlog;
	struct crypto_ablkcipher *tfm;
	struct sprd_aes_ctx *ctx;
	struct sprd_aes_reqctx *rctx;
	struct ablkcipher_request *req;
	ulong flags;
	int dma_max = AES_LINK_LIST_BUF_SIZE_BYTES;
	int ret = 0, node_num = 0, total, i;
	uint count = 0;
	uint *tmp_ptr = dd->cur_ptr;
	unchar tweak[16];
	dma_addr_t addr_in, addr_out;
	struct scatterlist *in_sg, *out_sg;

	spin_lock_irqsave(&dd->lock, flags);
	backlog = crypto_get_backlog(&dd->queue);
	async_req = crypto_dequeue_request(&dd->queue);
	if (!async_req) {
		clear_bit(FLAGS_BUSY, &dd->flags);
	}
	spin_unlock_irqrestore(&dd->lock, flags);

	if (!async_req) {
		pr_debug("queue is empty\n");
		return -ENODATA;
	}

	if (backlog)
		backlog->complete(backlog, -EINPROGRESS);
	req = ablkcipher_request_cast(async_req);
	if (!req->src || !req->dst)
		return CE_ERROR; /*0 means for error.*/
	/* assign new request to the engine */
	list_add_tail(&async_req->list, &dd->ce_req_list);
	total = req->nbytes;
	in_sg = req->src;
	out_sg = req->dst;
	tfm = crypto_ablkcipher_reqtfm(req);
	rctx = ablkcipher_request_ctx(req);
	ctx = crypto_ablkcipher_ctx(tfm);
	rctx->mode &= FLAGS_MODE_MASK;
	dd->flags = (dd->flags & ~FLAGS_MODE_MASK) | rctx->mode;
	dd->iv = (unchar *)req->info;
	dd->ivlen = crypto_ablkcipher_ivsize(tfm);
	/* assign new context to the engine */
	ctx->dd = dd;
	dd->ctx = ctx;

	/* make the pointer lptr pointing to the previous list of the current
	 * list. the value in the pointer lptr of the last list is always right,
	 * when it is a valid one. */
	if (!(dd->flags & FLAGS_FIRST_LIST)) {
		*(dd->lptr) = dd->cur_dma_ptr;
	}
	if (dd->iv) {
		switch (dd->flags & FLAGS_OPS_MODE_MASK) {
		case FLAGS_XTS:
			for (i = 0; i < 16; i++)
				tweak[i] = dd->iv[15 - i];
			dd->iv = tweak;
		case FLAGS_CBC:
		case FLAGS_CTR:
			memcpy(dd->cur_ptr + 2, dd->iv, dd->ivlen); /*fill iv into this list.*/
			break;
		case FLAGS_ECB:
			dev_warn(dd->dev, "iv is not NULL in ECB mode\n");
			break;
		default:
			dev_err(dd->dev, "the operation mode is error\n");
			return CE_ERROR; /* 0 means for error! */
		}
	}
	/* the space of iv must be left, even if there are no valid content in
	 * it. 6 is the fixed value(unsigned int-unit) according to the list of
	 * link mode. */
	dd->cur_ptr += 6;
	while (total) {
		pr_debug("remain: %d Bytes...\n", total);
		ret = dma_map_sg(dd->dev, in_sg, 1, DMA_TO_DEVICE);
		if (!ret) {
			dev_err(dd->dev, "%d:dma_map_sg() error\n", __LINE__);
			goto out;
		}
		ret = dma_map_sg(dd->dev, out_sg, 1, DMA_FROM_DEVICE);
		if (!ret) {
			dev_err(dd->dev, "%d:dma_map_sg() error\n", __LINE__);
			dma_unmap_sg(dd->dev, in_sg, 1, DMA_TO_DEVICE);
			goto out;
		}
		addr_in = sg_dma_address(in_sg);
		addr_out = sg_dma_address(out_sg);
		count = min_t(int, sg_dma_len(in_sg), dma_max);
		WARN_ON(sg_dma_len(in_sg) != sg_dma_len(out_sg));
		*(dd->cur_ptr) = addr_in;
		*(dd->cur_ptr + 1) = addr_out;
		*(dd->cur_ptr + 2) = (count & NODE_DATA_LEN_MASK);
		dd->cur_ptr += 3;
		node_num++;
		total -= count;
		pr_debug("processed: %d Bytes...\n", count);
		in_sg = sg_next(in_sg);
		out_sg = sg_next(out_sg);
		WARN_ON(((total != 0) && (!in_sg || !out_sg)));
	}

out:
	dd->cur_dma_ptr += (6 * sizeof(int) + 3 * sizeof(int) * node_num);
	rctx->node_num = node_num;
	if (dd->flags & FLAGS_FIRST_LIST) {
		aes_writel(dd, ((6 * sizeof(int) + node_num * 3 * sizeof(int)) &
					NEXT_LIST_LEN_MASK), SPRD_AES_LIST_LEN);
		dd->flags &= ~FLAGS_FIRST_LIST;
	} else {
		*(dd->lptr + 1) = (6 * sizeof(int) + node_num * 3 * sizeof(int))
							& NEXT_LIST_LEN_MASK;
	}
	/* setup update iv_sector_cnt flag in list_mode[2], and list_mode[1] */
	if ((dd->flags & FLAGS_CBC) || (dd->flags & FLAGS_CTR) ||
						(dd->flags & FLAGS_XTS))
		*(dd->lptr + 1) |= (CMD_AES_UPD_IV_SEC_CNT << CMD_BIT16_SHIFT);
	*(dd->lptr + 1) &= ~(CMD_AES_LIST_END << CMD_BIT16_SHIFT);
	dd->lptr = tmp_ptr;

	pr_debug("total: %d\n", total);
	pr_debug("%s is done\n", __func__);

	return ret;
}

static int sprd_aes_handle_req(struct sprd_aes_dev *dd)
{
	int ret = 0, retn = 0, ret2 = 0, i, total, count;
	struct ablkcipher_request *req;
	struct crypto_async_request *async_req, *temp_areq;
	struct sprd_aes_reqctx *rctx;
	struct scatterlist *in_sg, *out_sg;
	int dma_max = AES_LINK_LIST_BUF_SIZE_BYTES;

	if (!dd)
		return -EINVAL;
	/* take mutex to access the aes engine */
	mutex_lock(&aes_lock);
	wake_lock(&aes_wake_lock);
#ifdef MULTI_LIST_TEST
	dd->cur_queue_num = ((dd->queue.qlen == 0) ? 1 :
			     (dd->queue.qlen > 4 ? 4 : dd->queue.qlen));
	/*dd->cur_queue_num = ((dd->queue.qlen == 0) ? 1 : (dd->queue.qlen));*/
#else
	dd->cur_queue_num = 1;
#endif
	dd->cur_ptr = dd->lptr = dd->link_list;
	dd->cur_dma_ptr = dd->link_list_buf;
	dd->flags |= FLAGS_FIRST_LIST;
	aes_writel(dd, dd->cur_dma_ptr, SPRD_AES_LIST_PTR);
	pr_debug("%s: get %d req from %d req's list...\n",
	       __func__, dd->cur_queue_num, dd->queue.qlen);
	for (i = 0; i < dd->cur_queue_num; i++) {
		retn = sprd_aes_fill_list(dd);
		if (-ENODATA == retn) {
			goto out;
		} else if (retn) {
			retn = 0;
#ifdef MULTI_LIST_TEST
			temp_areq = list_first_entry_or_null(&(dd->queue.list),
						struct crypto_async_request,
						list);
			if (temp_areq != NULL) {
				req = ablkcipher_request_cast(temp_areq);
				rctx = ablkcipher_request_ctx(req);
				if (!(rctx->mode & dd->switch_enc_dec)) {
					dd->switch_enc_dec = rctx->mode & SWITCH_ENC_DEC;
					dd->cur_queue_num = i + 1;
					pr_debug("switch between enc and dec...\n");
					break;
				}
			}
#endif
		} else {
			retn |= -EFAULT;
			dev_err(dd->dev, "%d:%s error\n", __LINE__, __func__);
			panic("sprd-aes: error when filling the link_list\n");
			break;
		}

	}
	pr_debug("%s: in fact, %d from %d will be processing...\n",
	       __func__, i, dd->cur_queue_num);
	/* update_iv_sec_cnt */
	if ((dd->flags & FLAGS_CBC) || (dd->flags & FLAGS_CTR) ||
						(dd->flags & FLAGS_XTS))
		*(dd->lptr + 1) |= (CMD_AES_UPD_IV_SEC_CNT << CMD_BIT16_SHIFT);
	/* setup end flag */
	*(dd->lptr + 1) |= (CMD_AES_LIST_END_FLAG << CMD_BIT16_SHIFT);
	ret2 = aes_start_crypt(dd, dd->flags);
	if (ret2) {
		dev_err(dd->dev, "aes_start_crypt fail(%d)\n", ret2);
	}

	list_for_each_entry_safe(async_req, temp_areq, &dd->ce_req_list, list) {
		i = 0;

		list_del_init(&async_req->list);
		req = ablkcipher_request_cast(async_req);
		rctx = ablkcipher_request_ctx(req);
		total = req->nbytes;
		in_sg = req->src;
		out_sg = req->dst;
		while (total && (i < rctx->node_num)) {
			count = min_t(int, sg_dma_len(in_sg), dma_max);
			dma_unmap_sg(dd->dev, out_sg, 1, DMA_FROM_DEVICE);
			dma_unmap_sg(dd->dev, in_sg, 1, DMA_TO_DEVICE);
			total -= count;
			i++;
			in_sg = sg_next(in_sg);
			out_sg = sg_next(out_sg);
		}
		async_req->complete(async_req, ret2);
#ifdef MULTI_LIST_TEST
		/* if there are errors such as the aborted joural etc,
		 * it is most likely be seen as the time delayed by
		 * udelay should be set greater. */
		udelay(40);
#endif
	}
out:
	ret |= retn;
	wake_unlock(&aes_wake_lock);
	mutex_unlock(&aes_lock);

	return ret;
}

static void aes_workqueue_handler(struct work_struct *work)
{
	struct sprd_aes_dev *dd = aes_dev;
	struct device *dev = dd->dev;
	int ret;

#ifdef CONFIG_PM_RUNTIME
	sprd_aes_runtime_get(dev);
#endif
	/* empty the crypto queue and then return */
	do {
		ret = sprd_aes_handle_req(dd);
		pr_debug("aes_workqueue_handler ret = %d\n", ret);
	} while (!ret);

#ifdef CONFIG_PM_RUNTIME
	sprd_aes_runtime_put(dev);
#endif
}

#ifndef POLL_WHILE
static irqreturn_t aes_irq(int irq, void *dev_id)
{
	struct sprd_aes_dev *dd = (struct sprd_aes_dev *)dev_id;
	uint value = 0;
	int busy = 0;

	busy = test_bit(FLAGS_BUSY, &dd->flags);
	if (!busy) {
		dev_warn(dd->dev, "exceptional interrupt...\n");
		return IRQ_NONE;
	}
	value = aes_readl(dd, SPRD_AES_INT_STATUS);
	if (value & CMD_AES_LIST_END_INT) {
		complete(&dd->op_complete);
	} else {
		/* the following codes can be used for debuging. */
		if (value & CMD_AES_LIST_DONE_INT) {
			dev_err(dd->dev, "irq err: only done interrupt!\n");
		} else if (value & CMD_AES_LEN_ERR_INT) {
			dev_err(dd->dev, "irq err: src/dst length error!\n");
			aes_writel(dd, CMD_AES_LEN_ERR_INT, SPRD_AES_INT_CLEAR);
		} else {
			dev_err(dd->dev, "irq status:0x%x: unknow error!",
					aes_readl(dd, SPRD_AES_INT_STATUS));
			aes_writel(dd, AES_ERR_INT_MASK, SPRD_AES_INT_CLEAR);
		}
		return IRQ_NONE;
	}
	/*clear list end irq*/
	aes_writel(dd, CMD_AES_LIST_END_INT | CMD_AES_LIST_DONE_INT,
		   SPRD_AES_INT_CLEAR);

	return IRQ_HANDLED;
}
#endif

static int sprd_aes_crypt(struct ablkcipher_request *req, ulong mode)
{
	struct sprd_aes_reqctx *rctx = ablkcipher_request_ctx(req);
	struct sprd_aes_dev *dd = aes_dev;
	ulong flags;
	int err = 0;
	int busy;

	dev_dbg(dd->dev, "sprd-aes-crypt # nbytes: %d, enc: %d, cbc: %d, ctr: %d, xts: %d\n",
		req->nbytes, !!(mode & FLAGS_ENCRYPT), !!(mode & FLAGS_CBC),
		!!(mode & FLAGS_CTR), !!(mode & FLAGS_XTS));

	rctx->mode = mode;
	spin_lock_irqsave(&dd->lock, flags);
	err = ablkcipher_enqueue_request(&dd->queue, req);
	busy = test_and_set_bit(FLAGS_BUSY, &dd->flags);
	spin_unlock_irqrestore(&dd->lock, flags);
	if (!busy)
		queue_work(aes_wq, &aes_work);

	return err;
}

static int sprd_aes_setkey(struct crypto_ablkcipher *tfm, const unchar *key,
			   uint keylen)
{
	struct sprd_aes_ctx *ctx = crypto_ablkcipher_ctx(tfm);
	struct sprd_aes_dev *dd = aes_dev;

	if ((keylen != AES_KEYSIZE_128) && (keylen != AES_KEYSIZE_192) &&
	     (keylen != AES_KEYSIZE_256) && (keylen != 2 * AES_KEYSIZE_256)) {
		dev_err(dd->dev, "unsupported key size\n");
		crypto_ablkcipher_set_flags(tfm, CRYPTO_TFM_RES_BAD_KEY_LEN);

		return -EINVAL;
	}
	ctx->dd = dd;
	if (key) {
		memcpy(ctx->key, key, keylen);
		ctx->keylen = keylen;
		return 0;
	} else
		return -EINVAL;
}

static int sprd_aes_ecb_encrypt(struct ablkcipher_request *req)
{
	return sprd_aes_crypt(req, FLAGS_ENCRYPT | FLAGS_ECB);
}

static int sprd_aes_ecb_decrypt(struct ablkcipher_request *req)
{
	return sprd_aes_crypt(req, FLAGS_DECRYPT | FLAGS_ECB);
}

static int sprd_aes_cbc_encrypt(struct ablkcipher_request *req)
{
	return sprd_aes_crypt(req, FLAGS_ENCRYPT | FLAGS_CBC);
}

static int sprd_aes_cbc_decrypt(struct ablkcipher_request *req)
{
	return sprd_aes_crypt(req, FLAGS_DECRYPT | FLAGS_CBC);
}

static int sprd_aes_ctr_encrypt(struct ablkcipher_request *req)
{
	return sprd_aes_crypt(req, FLAGS_ENCRYPT | FLAGS_CTR);
}

static int sprd_aes_ctr_decrypt(struct ablkcipher_request *req)
{
	return sprd_aes_crypt(req, FLAGS_DECRYPT | FLAGS_CTR);
}

static int sprd_aes_xts_encrypt(struct ablkcipher_request *req)
{
	return sprd_aes_crypt(req, FLAGS_ENCRYPT | FLAGS_XTS);
}

static int sprd_aes_xts_decrypt(struct ablkcipher_request *req)
{
	return sprd_aes_crypt(req, FLAGS_DECRYPT | FLAGS_XTS);
}

static int sprd_aes_cra_init(struct crypto_tfm *tfm)
{
	tfm->crt_ablkcipher.reqsize = sizeof(struct sprd_aes_reqctx);

	return 0;
}

void sprd_aes_cra_exit(struct crypto_tfm *tfm)
{
	return;
}

static struct crypto_alg algs[] = {
	{
		.cra_name = "ecb(aes)",
		.cra_driver_name = "ecb-aes-sprd",
		.cra_priority = 300,
		.cra_flags = CRYPTO_ALG_TYPE_ABLKCIPHER | CRYPTO_ALG_ASYNC,
		.cra_blocksize = AES_BLOCK_SIZE,
		.cra_ctxsize = sizeof(struct sprd_aes_ctx),
		.cra_alignmask = 0xf,
		.cra_type = &crypto_ablkcipher_type,
		.cra_module = THIS_MODULE,
		.cra_init = sprd_aes_cra_init,
		.cra_exit = sprd_aes_cra_exit,
		.cra_u.ablkcipher = {
			.min_keysize = AES_MIN_KEY_SIZE,
			.max_keysize = AES_MAX_KEY_SIZE,
			.setkey = sprd_aes_setkey,
			.encrypt = sprd_aes_ecb_encrypt,
			.decrypt = sprd_aes_ecb_decrypt,
		},
	}, {
		.cra_name = "cbc(aes)",
		.cra_driver_name = "cbc-aes-sprd",
		.cra_priority = 600,
		.cra_flags = CRYPTO_ALG_TYPE_ABLKCIPHER | CRYPTO_ALG_ASYNC,
		.cra_blocksize = AES_BLOCK_SIZE,
		.cra_ctxsize = sizeof(struct sprd_aes_ctx),
		.cra_alignmask = 0xf,
		.cra_type = &crypto_ablkcipher_type,
		.cra_module = THIS_MODULE,
		.cra_init = sprd_aes_cra_init,
		.cra_exit = sprd_aes_cra_exit,
		.cra_u.ablkcipher = {
			.min_keysize = AES_MIN_KEY_SIZE,
			.max_keysize = AES_MAX_KEY_SIZE,
			.ivsize = AES_BLOCK_SIZE,
			.setkey = sprd_aes_setkey,
			.encrypt = sprd_aes_cbc_encrypt,
			.decrypt = sprd_aes_cbc_decrypt,
		}
	}, {
		.cra_name = "ctr(aes)",
		.cra_driver_name = "ctr-aes-sprd",
		.cra_priority = 300,
		.cra_flags = CRYPTO_ALG_TYPE_ABLKCIPHER | CRYPTO_ALG_ASYNC,
		.cra_blocksize = AES_BLOCK_SIZE,
		.cra_ctxsize = sizeof(struct sprd_aes_ctx),
		.cra_alignmask = 0xf,
		.cra_type = &crypto_ablkcipher_type,
		.cra_module = THIS_MODULE,
		.cra_init = sprd_aes_cra_init,
		.cra_exit = sprd_aes_cra_exit,
		.cra_u.ablkcipher = {
			.min_keysize = AES_MIN_KEY_SIZE,
			.max_keysize = AES_MAX_KEY_SIZE,
			.ivsize = AES_BLOCK_SIZE,
			.setkey = sprd_aes_setkey,
			.encrypt = sprd_aes_ctr_encrypt,
			.decrypt = sprd_aes_ctr_decrypt,
		}
	}, {
		.cra_name = "xts(aes)",
		.cra_driver_name = "xts-aes-sprd",
		.cra_priority = 300,
		.cra_flags = CRYPTO_ALG_TYPE_ABLKCIPHER | CRYPTO_ALG_ASYNC,
		.cra_blocksize = AES_BLOCK_SIZE,
		.cra_ctxsize = sizeof(struct sprd_aes_ctx),
		.cra_alignmask = 0xf,
		.cra_type = &crypto_ablkcipher_type,
		.cra_module = THIS_MODULE,
		.cra_init = sprd_aes_cra_init,
		.cra_exit = sprd_aes_cra_exit,
		.cra_u.ablkcipher = {
			.min_keysize = 2 * AES_MIN_KEY_SIZE,
			.max_keysize = 2 * AES_MAX_KEY_SIZE,
			.ivsize = AES_BLOCK_SIZE,
			.setkey = sprd_aes_setkey,
			.encrypt = sprd_aes_xts_encrypt,
			.decrypt = sprd_aes_xts_decrypt,
		}
	}

};

static int sprd_aes_probe(struct platform_device *pdev)
{
	struct device *dev = &pdev->dev;
	struct sprd_aes_dev *dd;
	struct resource *res;
    struct device_node *np = dev->of_node;
	int err = -ENOMEM, i = 0, j;
	unsigned int power_regs_info[4];

	if (soc_is_scx9832a_v0()) {
		dev_info(dev, "soc is sharklc.........\n");
	} else if (soc_is_scx9830i_v0()) {
		dev_err(dev, "soc is sharkls.........\n");
		return -ENODEV;
	} else {
		dev_dbg(dev, "unrecognized chipid, please check......\n");
	}

	dd = devm_kzalloc(dev, sizeof(struct sprd_aes_dev), GFP_KERNEL);
	if (dd == NULL) {
		dev_err(dev, "unable to alloc the memory of sprd_aes_dev\n");
		err = -ENOMEM;
		goto init_err0;
	}
	dd->dev = dev;
	platform_set_drvdata(pdev, dd);

	dev_info(dev, "aes acceletor probe......\n");

	spin_lock_init(&dd->lock);
#ifdef POLL_WHILE
	spin_lock_init(&dd->plock);
#endif
	crypto_init_queue(&dd->queue, SPRD_AES_QUEUE_LENGTH);
	INIT_LIST_HEAD(&dd->ce_req_list);
	/* Get the module base address */
	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	if (!res) {
		dev_err(dev, "invalid resource type: base address\n");
		err = -ENODEV;
		goto init_err1;
	}
	if (!devm_request_mem_region(&pdev->dev, res->start,
				     resource_size(res),
				     dev_name(&pdev->dev))) {
		dev_err(&pdev->dev, "Couldn't request memory\n");
		err = -ENOMEM;
		goto init_err1;
	}
	dd->io_base = devm_ioremap(dev, res->start, resource_size(res));
	if (!dd->io_base) {
		dev_err(dev, "can't remap register space\n");
		err = -ENOMEM;
		goto init_err1;
	}
#ifndef POLL_WHILE
	/* get the irq */
	res = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
	if (!res) {
		dev_err(dev, "invalid resource type: irq\n");
		err = -ENODEV;
		goto init_err2;
	}
	dd->irq = res->start;
	err = devm_request_irq(dev, dd->irq, aes_irq,
			       IRQF_DISABLED | IRQF_SHARED, "sprd-aes", dd);
	if (err) {
		dev_err(dev, "Fail to request irq : errno: %d\n", err);
		err = -ENODEV;
		goto init_err2;
	}
#endif

	err = of_property_read_u32_array(np, "power-regs-info", power_regs_info, 4);
    if (err) {
		dev_err(dev, "crypto ce read power_regs_info fail\n");
		err = -EINVAL;
		goto init_err3;
    }
    dd->aes_power_status_mask = power_regs_info[3];
    dd->aes_power_reg = ioremap_nocache(power_regs_info[0], 4);
	if (!dd->aes_power_reg) {
		dev_err(dev, "can't remap aes_power_reg register\n");
		err = -ENOMEM;
		goto init_err3;
	}
    dd->aes_power_status = ioremap_nocache(power_regs_info[2], 4);
	if (!dd->aes_power_status) {
		dev_err(dev, "can't remap aes_power_status register\n");
		err = -ENOMEM;
		goto init_err4;
	}

	/* set the related clock of ce by std api. */
	dd->mm_clk = devm_clk_get(dev, "mm_clk");
	if (IS_ERR(dd->mm_clk)) {
		dev_err(dev, "get the wrong mm_clk addr:0x%lx\n",
			PTR_ERR(dd->mm_clk));
		err = -ENODEV;
		goto init_err5;
	}
	dd->mm_axi_clk = devm_clk_get(dev, "mm_axi_clk");
	if (IS_ERR(dd->mm_axi_clk)) {
		dev_err(dev, "get the wrong mm_axi_clk addr:0x%lx\n",
			PTR_ERR(dd->mm_axi_clk));
		err = -ENODEV;
		goto init_err6;
	}
	dd->apb_clk = devm_clk_get(dev, "apb_clk");
	if (IS_ERR(dd->apb_clk)) {
		dev_err(dev, "get the wrong apb_clk addr:0x%lx\n",
			PTR_ERR(dd->apb_clk));
		err = -ENODEV;
		goto init_err7;
	}

	crypto_clk_enable(dd);

	wake_lock_init(&aes_wake_lock, WAKE_LOCK_SUSPEND, "ce_aes");

	/* the follow contiguous memory is allocated as hardware key table */
	dd->key_base = dma_alloc_coherent(dev, 2 * AES_MAX_KEY_SIZE,
					  &dd->key_phys_base,
					  GFP_KERNEL);
	if (!dd->key_base) {
		dev_err(dev, "can't allocate key buffer\n");
		err = -ENOMEM;
		goto init_err8;
	}
	dd->link_list = dma_alloc_coherent(dev, AES_LINK_LIST_BUF_SIZE_BYTES,
					   &dd->link_list_buf, GFP_KERNEL);
	if (!dd->link_list) {
		dev_err(dev, "can't allocate link-list buffer\n");
		err = -ENOMEM;
		goto init_err9;
	}
	init_completion(&dd->op_complete);
	aes_wq = alloc_workqueue("sprd_aes_wq", WQ_HIGHPRI | WQ_UNBOUND, 1);
	if (!aes_wq) {
		dev_err(dev, "alloc_workqueue is failed\n");
		err = -ENOMEM;
		goto init_err10;
	}
	mutex_init(&aes_lock);
#ifdef MULTI_LIST_TEST
	dd->switch_enc_dec = FLAGS_ENCRYPT;
#endif
	dd->cur_queue_num = 0;
	dd->flags = 0x00;
	aes_dev = dd;

	for (i = 0; i < ARRAY_SIZE(algs); i++) {
		err = crypto_register_alg(&algs[i]);
		if (err)
			goto init_err11;
	}

#ifdef CONFIG_PM_RUNTIME
	sprd_aes_runtime_init(dev);
#endif

	dev_info(dev, "sprd-aes driver has been registered successfully\n");

	return 0;

init_err11:
	for (j = 0; j < i; j++)
		crypto_unregister_alg(&algs[j]);
	aes_dev = NULL;
	destroy_workqueue(aes_wq);

init_err10:
	dma_free_coherent(dev, AES_LINK_LIST_BUF_SIZE_BYTES,
			  dd->link_list, dd->link_list_buf);
init_err9:
	dma_free_coherent(dev, 2 * AES_MAX_KEY_SIZE, dd->key_base,
			  dd->key_phys_base);
init_err8:
	devm_clk_put(dev, dd->apb_clk);
init_err7:
	devm_clk_put(dev, dd->mm_axi_clk);
init_err6:
	devm_clk_put(dev, dd->mm_clk);
init_err5:
	iounmap(dd->aes_power_status);
init_err4:
	iounmap(dd->aes_power_reg);
init_err3:
#ifndef POLL_WHILE
	devm_free_irq(dev, dd->irq, dd);
#endif
init_err2:
	devm_iounmap(dev, dd->io_base);
init_err1:
	devm_kfree(dev, dd);
init_err0:
	dev_err(dev, "sprd-aes initialization is failed(errno:%d).\n", -err);

	return err;
}

static int sprd_aes_remove(struct platform_device *pdev)
{
	struct device *dev = &pdev->dev;
	struct sprd_aes_dev *dd = platform_get_drvdata(pdev);
	int i;

	for (i = 0; i < ARRAY_SIZE(algs); i++)
		crypto_unregister_alg(&algs[i]);
	cancel_work_sync(&aes_work);
	destroy_workqueue(aes_wq);
#ifdef CONFIG_PM_RUNTIME
	sprd_aes_runtime_fini(dev);
#endif
	dma_free_coherent(dev, AES_LINK_LIST_BUF_SIZE_BYTES,
			  dd->link_list, dd->link_list_buf);
	dma_free_coherent(dev, 2 * AES_MAX_KEY_SIZE, dd->key_base,
			  dd->key_phys_base);
	clk_disable_unprepare(dd->apb_clk);
	clk_disable_unprepare(dd->mm_axi_clk);
	clk_disable_unprepare(dd->mm_clk);
	devm_clk_put(dev, dd->apb_clk);
	devm_clk_put(dev, dd->mm_axi_clk);
	devm_clk_put(dev, dd->mm_clk);

	iounmap(dd->aes_power_reg);
	iounmap(dd->aes_power_status);
#ifndef POLL_WHILE
	devm_free_irq(dev, dd->irq, dd);
#endif
	devm_iounmap(dev, dd->io_base);
	devm_kfree(dev, dd);
	aes_dev = NULL;

	wake_lock_destroy(&aes_wake_lock);

	return 0;
}

#ifdef CONFIG_PM_RUNTIME
static struct dev_pm_ops sprd_aes_pm_ops = {
	SET_RUNTIME_PM_OPS(sprd_aes_runtime_suspend, sprd_aes_runtime_resume, NULL)
};

#define	SPRD_AES_RUNTIME_PM	(&sprd_aes_pm_ops)

#else

#define	SPRD_AES_RUNTIME_PM	NULL

#endif

static struct of_device_id sprd_aes_of_match[] = {
	{ .compatible = "sprd,sprd-aes", },
	{ },
};


static struct platform_driver sprd_aes_driver = {
	.probe  = sprd_aes_probe,
	.remove = sprd_aes_remove,
	.driver = {
		.name   = "sprd-aes",
		.owner  = THIS_MODULE,
		.of_match_table = sprd_aes_of_match,
		.pm = SPRD_AES_RUNTIME_PM,
	},
};

module_platform_driver(sprd_aes_driver);

MODULE_DESCRIPTION("SPREADTRUM AES(ECB/CBC/CTR/XTS) hw acceleration support.");
MODULE_AUTHOR("xiaoran.li@spreadtrum.com");
MODULE_LICENSE("GPL v2");
