m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/gshimabuko/Documents/Estudo/Digital_Electronics/verilog
vALU
!s110 1585941787
!i10b 1
!s100 X=c[A7R^UMhF@VVem<UjP0
IN6S?1JmmV7k:hmJl5_ZkF3
VDg1SIo80bB@j0V0VzS_@n1
R0
w1585941781
8/home/gshimabuko/Documents/Estudo/Digital_Electronics/verilog/AAC2M4H1/AAC2M4H1.v
F/home/gshimabuko/Documents/Estudo/Digital_Electronics/verilog/AAC2M4H1/AAC2M4H1.v
L0 1
OV;L;10.5b;63
r1
!s85 0
31
!s108 1585941787.000000
!s107 /home/gshimabuko/Documents/Estudo/Digital_Electronics/verilog/AAC2M4H1/AAC2M4H1.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/gshimabuko/Documents/Estudo/Digital_Electronics/verilog/AAC2M4H1/AAC2M4H1.v|
!i113 1
o-work work
tCvgOpt 0
n@a@l@u
