Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Alessandro/Documents/GitHub/MyDLX/Register_File/TB_Register_File_isim_beh.exe -prj C:/Users/Alessandro/Documents/GitHub/MyDLX/Register_File/TB_Register_File_beh.prj work.TB_Register_File 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/Register_File/NRegister.vhd" into library work
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/Register_File/NDecoder.vhd" into library work
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/Register_File/Mux_NBit_2x1.vhd" into library work
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/Register_File/Enable_Interface.vhd" into library work
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/Register_File/constants.vhd" into library work
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/Register_File/Register_File.vhd" into library work
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/Register_File/TB_Register_File.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 159944 KB
Fuse CPU Usage: 359 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package constants
Compiling architecture behavioral of entity Decoder [\Decoder(5)\]
Compiling architecture behavioral of entity Enable_Interface [\Enable_Interface(5)\]
Compiling architecture behavioral of entity NRegister [\NRegister(32)\]
Compiling architecture behavioral of entity Mux_NBit_2x1 [\Mux_NBit_2x1(32)\]
Compiling architecture structural of entity Register_File [\Register_File(5,32)\]
Compiling architecture behavior of entity tb_register_file
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 VHDL Units
Built simulation executable C:/Users/Alessandro/Documents/GitHub/MyDLX/Register_File/TB_Register_File_isim_beh.exe
Fuse Memory Usage: 179560 KB
Fuse CPU Usage: 702 ms
