<stg><name>add_clamp_exp<ap_fixed<16, 4, 4, 0, 0>, ap_fixed<16, 4, 4, 0, 0>, config3></name>


<trans_list>

<trans id="2646" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:0 %k_sq_05_29_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_29_val

]]></Node>
<StgValue><ssdm name="k_sq_05_29_val_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1 %k_sq_05_28_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_28_val

]]></Node>
<StgValue><ssdm name="k_sq_05_28_val_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2 %k_sq_05_27_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_27_val

]]></Node>
<StgValue><ssdm name="k_sq_05_27_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3 %k_sq_05_26_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_26_val

]]></Node>
<StgValue><ssdm name="k_sq_05_26_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4 %k_sq_05_25_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_25_val

]]></Node>
<StgValue><ssdm name="k_sq_05_25_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:5 %k_sq_05_24_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_24_val

]]></Node>
<StgValue><ssdm name="k_sq_05_24_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:6 %k_sq_05_23_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_23_val

]]></Node>
<StgValue><ssdm name="k_sq_05_23_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:7 %k_sq_05_22_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_22_val

]]></Node>
<StgValue><ssdm name="k_sq_05_22_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:8 %k_sq_05_21_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_21_val

]]></Node>
<StgValue><ssdm name="k_sq_05_21_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:9 %k_sq_05_20_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_20_val

]]></Node>
<StgValue><ssdm name="k_sq_05_20_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:10 %k_sq_05_19_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_19_val

]]></Node>
<StgValue><ssdm name="k_sq_05_19_val_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:11 %k_sq_05_18_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_18_val

]]></Node>
<StgValue><ssdm name="k_sq_05_18_val_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:12 %k_sq_05_17_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_17_val

]]></Node>
<StgValue><ssdm name="k_sq_05_17_val_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:13 %k_sq_05_16_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_16_val

]]></Node>
<StgValue><ssdm name="k_sq_05_16_val_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:14 %k_sq_05_15_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_15_val

]]></Node>
<StgValue><ssdm name="k_sq_05_15_val_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:15 %k_sq_05_14_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_14_val

]]></Node>
<StgValue><ssdm name="k_sq_05_14_val_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:16 %k_sq_05_13_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_13_val

]]></Node>
<StgValue><ssdm name="k_sq_05_13_val_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:17 %k_sq_05_12_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_12_val

]]></Node>
<StgValue><ssdm name="k_sq_05_12_val_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:18 %k_sq_05_11_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_11_val

]]></Node>
<StgValue><ssdm name="k_sq_05_11_val_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:19 %k_sq_05_10_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_10_val

]]></Node>
<StgValue><ssdm name="k_sq_05_10_val_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:20 %k_sq_05_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_9_val

]]></Node>
<StgValue><ssdm name="k_sq_05_9_val_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:21 %k_sq_05_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_8_val

]]></Node>
<StgValue><ssdm name="k_sq_05_8_val_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:22 %k_sq_05_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_7_val

]]></Node>
<StgValue><ssdm name="k_sq_05_7_val_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:23 %k_sq_05_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_6_val

]]></Node>
<StgValue><ssdm name="k_sq_05_6_val_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:24 %k_sq_05_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_5_val

]]></Node>
<StgValue><ssdm name="k_sq_05_5_val_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:25 %k_sq_05_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_4_val

]]></Node>
<StgValue><ssdm name="k_sq_05_4_val_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:26 %k_sq_05_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_3_val

]]></Node>
<StgValue><ssdm name="k_sq_05_3_val_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:27 %k_sq_05_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_2_val

]]></Node>
<StgValue><ssdm name="k_sq_05_2_val_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:28 %k_sq_05_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_1_val

]]></Node>
<StgValue><ssdm name="k_sq_05_1_val_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:29 %k_sq_05_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %k_sq_05_0_val

]]></Node>
<StgValue><ssdm name="k_sq_05_0_val_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:30 %q_sq_05_29_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_29_val

]]></Node>
<StgValue><ssdm name="q_sq_05_29_val_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:31 %q_sq_05_28_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_28_val

]]></Node>
<StgValue><ssdm name="q_sq_05_28_val_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:32 %q_sq_05_27_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_27_val

]]></Node>
<StgValue><ssdm name="q_sq_05_27_val_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:33 %q_sq_05_26_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_26_val

]]></Node>
<StgValue><ssdm name="q_sq_05_26_val_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:34 %q_sq_05_25_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_25_val

]]></Node>
<StgValue><ssdm name="q_sq_05_25_val_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:35 %q_sq_05_24_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_24_val

]]></Node>
<StgValue><ssdm name="q_sq_05_24_val_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:36 %q_sq_05_23_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_23_val

]]></Node>
<StgValue><ssdm name="q_sq_05_23_val_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:37 %q_sq_05_22_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_22_val

]]></Node>
<StgValue><ssdm name="q_sq_05_22_val_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:38 %q_sq_05_21_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_21_val

]]></Node>
<StgValue><ssdm name="q_sq_05_21_val_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:39 %q_sq_05_20_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_20_val

]]></Node>
<StgValue><ssdm name="q_sq_05_20_val_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:40 %q_sq_05_19_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_19_val

]]></Node>
<StgValue><ssdm name="q_sq_05_19_val_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:41 %q_sq_05_18_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_18_val

]]></Node>
<StgValue><ssdm name="q_sq_05_18_val_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:42 %q_sq_05_17_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_17_val

]]></Node>
<StgValue><ssdm name="q_sq_05_17_val_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:43 %q_sq_05_16_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_16_val

]]></Node>
<StgValue><ssdm name="q_sq_05_16_val_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:44 %q_sq_05_15_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_15_val

]]></Node>
<StgValue><ssdm name="q_sq_05_15_val_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:45 %q_sq_05_14_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_14_val

]]></Node>
<StgValue><ssdm name="q_sq_05_14_val_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:46 %q_sq_05_13_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_13_val

]]></Node>
<StgValue><ssdm name="q_sq_05_13_val_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:47 %q_sq_05_12_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_12_val

]]></Node>
<StgValue><ssdm name="q_sq_05_12_val_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:48 %q_sq_05_11_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_11_val

]]></Node>
<StgValue><ssdm name="q_sq_05_11_val_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:49 %q_sq_05_10_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_10_val

]]></Node>
<StgValue><ssdm name="q_sq_05_10_val_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:50 %q_sq_05_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_9_val

]]></Node>
<StgValue><ssdm name="q_sq_05_9_val_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:51 %q_sq_05_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_8_val

]]></Node>
<StgValue><ssdm name="q_sq_05_8_val_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:52 %q_sq_05_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_7_val

]]></Node>
<StgValue><ssdm name="q_sq_05_7_val_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:53 %q_sq_05_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_6_val

]]></Node>
<StgValue><ssdm name="q_sq_05_6_val_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:54 %q_sq_05_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_5_val

]]></Node>
<StgValue><ssdm name="q_sq_05_5_val_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:55 %q_sq_05_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_4_val

]]></Node>
<StgValue><ssdm name="q_sq_05_4_val_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:56 %q_sq_05_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_3_val

]]></Node>
<StgValue><ssdm name="q_sq_05_3_val_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:57 %q_sq_05_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_2_val

]]></Node>
<StgValue><ssdm name="q_sq_05_2_val_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:58 %q_sq_05_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_1_val

]]></Node>
<StgValue><ssdm name="q_sq_05_1_val_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:59 %q_sq_05_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %q_sq_05_0_val

]]></Node>
<StgValue><ssdm name="q_sq_05_0_val_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:60 %cluster_sum_59_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_59_val

]]></Node>
<StgValue><ssdm name="cluster_sum_59_val_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:61 %cluster_sum_58_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_58_val

]]></Node>
<StgValue><ssdm name="cluster_sum_58_val_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:62 %cluster_sum_57_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_57_val

]]></Node>
<StgValue><ssdm name="cluster_sum_57_val_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:63 %cluster_sum_56_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_56_val

]]></Node>
<StgValue><ssdm name="cluster_sum_56_val_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:64 %cluster_sum_55_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_55_val

]]></Node>
<StgValue><ssdm name="cluster_sum_55_val_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:65 %cluster_sum_54_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_54_val

]]></Node>
<StgValue><ssdm name="cluster_sum_54_val_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:66 %cluster_sum_53_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_53_val

]]></Node>
<StgValue><ssdm name="cluster_sum_53_val_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:67 %cluster_sum_52_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_52_val

]]></Node>
<StgValue><ssdm name="cluster_sum_52_val_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:68 %cluster_sum_51_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_51_val

]]></Node>
<StgValue><ssdm name="cluster_sum_51_val_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:69 %cluster_sum_50_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_50_val

]]></Node>
<StgValue><ssdm name="cluster_sum_50_val_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:70 %cluster_sum_49_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_49_val

]]></Node>
<StgValue><ssdm name="cluster_sum_49_val_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:71 %cluster_sum_48_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_48_val

]]></Node>
<StgValue><ssdm name="cluster_sum_48_val_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:72 %cluster_sum_47_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_47_val

]]></Node>
<StgValue><ssdm name="cluster_sum_47_val_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:73 %cluster_sum_46_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_46_val

]]></Node>
<StgValue><ssdm name="cluster_sum_46_val_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:74 %cluster_sum_45_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_45_val

]]></Node>
<StgValue><ssdm name="cluster_sum_45_val_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:75 %cluster_sum_44_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_44_val

]]></Node>
<StgValue><ssdm name="cluster_sum_44_val_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:76 %cluster_sum_43_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_43_val

]]></Node>
<StgValue><ssdm name="cluster_sum_43_val_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:77 %cluster_sum_42_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_42_val

]]></Node>
<StgValue><ssdm name="cluster_sum_42_val_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:78 %cluster_sum_41_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_41_val

]]></Node>
<StgValue><ssdm name="cluster_sum_41_val_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:79 %cluster_sum_40_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_40_val

]]></Node>
<StgValue><ssdm name="cluster_sum_40_val_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:80 %cluster_sum_39_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_39_val

]]></Node>
<StgValue><ssdm name="cluster_sum_39_val_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:81 %cluster_sum_38_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_38_val

]]></Node>
<StgValue><ssdm name="cluster_sum_38_val_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:82 %cluster_sum_37_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_37_val

]]></Node>
<StgValue><ssdm name="cluster_sum_37_val_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:83 %cluster_sum_36_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_36_val

]]></Node>
<StgValue><ssdm name="cluster_sum_36_val_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:84 %cluster_sum_35_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_35_val

]]></Node>
<StgValue><ssdm name="cluster_sum_35_val_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:85 %cluster_sum_34_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_34_val

]]></Node>
<StgValue><ssdm name="cluster_sum_34_val_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:86 %cluster_sum_33_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_33_val

]]></Node>
<StgValue><ssdm name="cluster_sum_33_val_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:87 %cluster_sum_32_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_32_val

]]></Node>
<StgValue><ssdm name="cluster_sum_32_val_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:88 %cluster_sum_31_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_31_val

]]></Node>
<StgValue><ssdm name="cluster_sum_31_val_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:89 %cluster_sum_30_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_30_val

]]></Node>
<StgValue><ssdm name="cluster_sum_30_val_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:90 %cluster_sum_29_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_29_val

]]></Node>
<StgValue><ssdm name="cluster_sum_29_val_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:91 %cluster_sum_28_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_28_val

]]></Node>
<StgValue><ssdm name="cluster_sum_28_val_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:92 %cluster_sum_27_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_27_val

]]></Node>
<StgValue><ssdm name="cluster_sum_27_val_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:93 %cluster_sum_26_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_26_val

]]></Node>
<StgValue><ssdm name="cluster_sum_26_val_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:94 %cluster_sum_25_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_25_val

]]></Node>
<StgValue><ssdm name="cluster_sum_25_val_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:95 %cluster_sum_24_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_24_val

]]></Node>
<StgValue><ssdm name="cluster_sum_24_val_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:96 %cluster_sum_23_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_23_val

]]></Node>
<StgValue><ssdm name="cluster_sum_23_val_read"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:97 %cluster_sum_22_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_22_val

]]></Node>
<StgValue><ssdm name="cluster_sum_22_val_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:98 %cluster_sum_21_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_21_val

]]></Node>
<StgValue><ssdm name="cluster_sum_21_val_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:99 %cluster_sum_20_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_20_val

]]></Node>
<StgValue><ssdm name="cluster_sum_20_val_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:100 %cluster_sum_19_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_19_val

]]></Node>
<StgValue><ssdm name="cluster_sum_19_val_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:101 %cluster_sum_18_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_18_val

]]></Node>
<StgValue><ssdm name="cluster_sum_18_val_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:102 %cluster_sum_17_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_17_val

]]></Node>
<StgValue><ssdm name="cluster_sum_17_val_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:103 %cluster_sum_16_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_16_val

]]></Node>
<StgValue><ssdm name="cluster_sum_16_val_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:104 %cluster_sum_15_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_15_val

]]></Node>
<StgValue><ssdm name="cluster_sum_15_val_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:105 %cluster_sum_14_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_14_val

]]></Node>
<StgValue><ssdm name="cluster_sum_14_val_read"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:106 %cluster_sum_13_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_13_val

]]></Node>
<StgValue><ssdm name="cluster_sum_13_val_read"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:107 %cluster_sum_12_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_12_val

]]></Node>
<StgValue><ssdm name="cluster_sum_12_val_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:108 %cluster_sum_11_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_11_val

]]></Node>
<StgValue><ssdm name="cluster_sum_11_val_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:109 %cluster_sum_10_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_10_val

]]></Node>
<StgValue><ssdm name="cluster_sum_10_val_read"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:110 %cluster_sum_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_9_val

]]></Node>
<StgValue><ssdm name="cluster_sum_9_val_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:111 %cluster_sum_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_8_val

]]></Node>
<StgValue><ssdm name="cluster_sum_8_val_read"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:112 %cluster_sum_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_7_val

]]></Node>
<StgValue><ssdm name="cluster_sum_7_val_read"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:113 %cluster_sum_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_6_val

]]></Node>
<StgValue><ssdm name="cluster_sum_6_val_read"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:114 %cluster_sum_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_5_val

]]></Node>
<StgValue><ssdm name="cluster_sum_5_val_read"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:115 %cluster_sum_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_4_val

]]></Node>
<StgValue><ssdm name="cluster_sum_4_val_read"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:116 %cluster_sum_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_3_val

]]></Node>
<StgValue><ssdm name="cluster_sum_3_val_read"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:117 %cluster_sum_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_2_val

]]></Node>
<StgValue><ssdm name="cluster_sum_2_val_read"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:118 %cluster_sum_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_1_val

]]></Node>
<StgValue><ssdm name="cluster_sum_1_val_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:119 %cluster_sum_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cluster_sum_0_val

]]></Node>
<StgValue><ssdm name="cluster_sum_0_val_read"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="17" op_0_bw="16">
<![CDATA[
entry:120 %sext_ln113 = sext i16 %cluster_sum_0_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="17" op_0_bw="16">
<![CDATA[
entry:121 %sext_ln113_1 = sext i16 %q_sq_05_0_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_1"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:122 %add_ln113 = add i17 %sext_ln113_1, i17 %sext_ln113

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="18" op_0_bw="17">
<![CDATA[
entry:123 %sext_ln114 = sext i17 %add_ln113

]]></Node>
<StgValue><ssdm name="sext_ln114"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="18" op_0_bw="16">
<![CDATA[
entry:124 %sext_ln114_1 = sext i16 %k_sq_05_0_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_1"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:125 %add_ln114 = add i18 %sext_ln114, i18 %sext_ln114_1

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:126 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114, i32 17

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="18">
<![CDATA[
entry:127 %sum = trunc i18 %add_ln114

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:128 %tmp_3285 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3285"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:129 %tmp4 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:130 %icmp_ln113 = icmp_ne  i2 %tmp4, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:131 %or_ln113 = or i1 %tmp_3285, i1 %icmp_ln113

]]></Node>
<StgValue><ssdm name="or_ln113"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:132 %xor_ln113 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:133 %and_ln113 = and i1 %or_ln113, i1 %xor_ln113

]]></Node>
<StgValue><ssdm name="and_ln113"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:134 %xor_ln113_1 = xor i1 %tmp_3285, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_1"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:135 %icmp_ln113_1 = icmp_ne  i2 %tmp4, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_1"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:136 %or_ln113_1 = or i1 %icmp_ln113_1, i1 %xor_ln113_1

]]></Node>
<StgValue><ssdm name="or_ln113_1"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:137 %and_ln113_1 = and i1 %or_ln113_1, i1 %tmp

]]></Node>
<StgValue><ssdm name="and_ln113_1"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:138 %select_ln113 = select i1 %and_ln113, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:139 %or_ln113_2 = or i1 %and_ln113, i1 %and_ln113_1

]]></Node>
<StgValue><ssdm name="or_ln113_2"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:140 %sum_743 = select i1 %or_ln113_2, i16 %select_ln113, i16 %sum

]]></Node>
<StgValue><ssdm name="sum_743"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:141 %tmp_3286 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_743, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3286"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:142 %xor_ln117 = xor i16 %sum_743, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:143 %select_ln117 = select i1 %tmp_3286, i16 %xor_ln117, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:144 %trunc_ln = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:145 %tmp_3287 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3287"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:146 %index = select i1 %tmp_3287, i10 1023, i10 %trunc_ln

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="10">
<![CDATA[
entry:147 %zext_ln120 = zext i10 %index

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:148 %exp_table_addr = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="exp_table_addr"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="10">
<![CDATA[
entry:149 %exp_table_load = load i10 %exp_table_addr

]]></Node>
<StgValue><ssdm name="exp_table_load"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="17" op_0_bw="16">
<![CDATA[
entry:161 %sext_ln113_2 = sext i16 %cluster_sum_1_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_2"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:162 %add_ln113_1 = add i17 %sext_ln113_1, i17 %sext_ln113_2

]]></Node>
<StgValue><ssdm name="add_ln113_1"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="18" op_0_bw="17">
<![CDATA[
entry:163 %sext_ln114_2 = sext i17 %add_ln113_1

]]></Node>
<StgValue><ssdm name="sext_ln114_2"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="18" op_0_bw="16">
<![CDATA[
entry:164 %sext_ln114_3 = sext i16 %k_sq_05_1_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_3"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:165 %add_ln114_1 = add i18 %sext_ln114_2, i18 %sext_ln114_3

]]></Node>
<StgValue><ssdm name="add_ln114_1"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:166 %tmp_3290 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_1, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3290"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="18">
<![CDATA[
entry:167 %sum_625 = trunc i18 %add_ln114_1

]]></Node>
<StgValue><ssdm name="sum_625"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:168 %tmp_3291 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3291"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:169 %tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_1, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:170 %icmp_ln113_2 = icmp_ne  i2 %tmp_s, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_2"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:171 %or_ln113_3 = or i1 %tmp_3291, i1 %icmp_ln113_2

]]></Node>
<StgValue><ssdm name="or_ln113_3"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:172 %xor_ln113_2 = xor i1 %tmp_3290, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_2"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:173 %and_ln113_2 = and i1 %or_ln113_3, i1 %xor_ln113_2

]]></Node>
<StgValue><ssdm name="and_ln113_2"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:174 %xor_ln113_3 = xor i1 %tmp_3291, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_3"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:175 %icmp_ln113_3 = icmp_ne  i2 %tmp_s, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_3"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:176 %or_ln113_4 = or i1 %icmp_ln113_3, i1 %xor_ln113_3

]]></Node>
<StgValue><ssdm name="or_ln113_4"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:177 %and_ln113_3 = and i1 %or_ln113_4, i1 %tmp_3290

]]></Node>
<StgValue><ssdm name="and_ln113_3"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:178 %select_ln113_2 = select i1 %and_ln113_2, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_2"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:179 %or_ln113_5 = or i1 %and_ln113_2, i1 %and_ln113_3

]]></Node>
<StgValue><ssdm name="or_ln113_5"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:180 %sum_744 = select i1 %or_ln113_5, i16 %select_ln113_2, i16 %sum_625

]]></Node>
<StgValue><ssdm name="sum_744"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:181 %tmp_3292 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_744, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3292"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:182 %xor_ln117_1 = xor i16 %sum_744, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_1"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:183 %select_ln117_1 = select i1 %tmp_3292, i16 %xor_ln117_1, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_1"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:184 %trunc_ln117_1 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_1, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_1"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:185 %tmp_3293 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3293"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:186 %index_1 = select i1 %tmp_3293, i10 1023, i10 %trunc_ln117_1

]]></Node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="10">
<![CDATA[
entry:187 %zext_ln120_2 = zext i10 %index_1

]]></Node>
<StgValue><ssdm name="zext_ln120_2"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:188 %exp_table_addr_1 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_2

]]></Node>
<StgValue><ssdm name="exp_table_addr_1"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="10">
<![CDATA[
entry:189 %exp_table_load_1 = load i10 %exp_table_addr_1

]]></Node>
<StgValue><ssdm name="exp_table_load_1"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="17" op_0_bw="16">
<![CDATA[
entry:201 %sext_ln113_3 = sext i16 %cluster_sum_2_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_3"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="17" op_0_bw="16">
<![CDATA[
entry:202 %sext_ln113_4 = sext i16 %q_sq_05_1_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_4"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:203 %add_ln113_2 = add i17 %sext_ln113_4, i17 %sext_ln113_3

]]></Node>
<StgValue><ssdm name="add_ln113_2"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="18" op_0_bw="17">
<![CDATA[
entry:204 %sext_ln114_4 = sext i17 %add_ln113_2

]]></Node>
<StgValue><ssdm name="sext_ln114_4"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:205 %add_ln114_2 = add i18 %sext_ln114_4, i18 %sext_ln114_1

]]></Node>
<StgValue><ssdm name="add_ln114_2"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:206 %tmp_3296 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_2, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3296"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="18">
<![CDATA[
entry:207 %sum_627 = trunc i18 %add_ln114_2

]]></Node>
<StgValue><ssdm name="sum_627"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:208 %tmp_3297 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3297"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:209 %tmp_1075 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_2, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1075"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:210 %icmp_ln113_4 = icmp_ne  i2 %tmp_1075, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_4"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:211 %or_ln113_6 = or i1 %tmp_3297, i1 %icmp_ln113_4

]]></Node>
<StgValue><ssdm name="or_ln113_6"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:212 %xor_ln113_4 = xor i1 %tmp_3296, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_4"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:213 %and_ln113_4 = and i1 %or_ln113_6, i1 %xor_ln113_4

]]></Node>
<StgValue><ssdm name="and_ln113_4"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:214 %xor_ln113_5 = xor i1 %tmp_3297, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_5"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:215 %icmp_ln113_5 = icmp_ne  i2 %tmp_1075, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_5"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:216 %or_ln113_7 = or i1 %icmp_ln113_5, i1 %xor_ln113_5

]]></Node>
<StgValue><ssdm name="or_ln113_7"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:217 %and_ln113_5 = and i1 %or_ln113_7, i1 %tmp_3296

]]></Node>
<StgValue><ssdm name="and_ln113_5"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:218 %select_ln113_4 = select i1 %and_ln113_4, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_4"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:219 %or_ln113_8 = or i1 %and_ln113_4, i1 %and_ln113_5

]]></Node>
<StgValue><ssdm name="or_ln113_8"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:220 %sum_745 = select i1 %or_ln113_8, i16 %select_ln113_4, i16 %sum_627

]]></Node>
<StgValue><ssdm name="sum_745"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:221 %tmp_3298 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_745, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3298"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:222 %xor_ln117_2 = xor i16 %sum_745, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_2"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:223 %select_ln117_2 = select i1 %tmp_3298, i16 %xor_ln117_2, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_2"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:224 %trunc_ln117_2 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_2, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_2"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:225 %tmp_3299 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3299"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:226 %index_2 = select i1 %tmp_3299, i10 1023, i10 %trunc_ln117_2

]]></Node>
<StgValue><ssdm name="index_2"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="10">
<![CDATA[
entry:227 %zext_ln120_4 = zext i10 %index_2

]]></Node>
<StgValue><ssdm name="zext_ln120_4"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:228 %exp_table_addr_2 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_4

]]></Node>
<StgValue><ssdm name="exp_table_addr_2"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="10">
<![CDATA[
entry:229 %exp_table_load_2 = load i10 %exp_table_addr_2

]]></Node>
<StgValue><ssdm name="exp_table_load_2"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="17" op_0_bw="16">
<![CDATA[
entry:241 %sext_ln113_5 = sext i16 %cluster_sum_3_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_5"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:242 %add_ln113_3 = add i17 %sext_ln113_4, i17 %sext_ln113_5

]]></Node>
<StgValue><ssdm name="add_ln113_3"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="18" op_0_bw="17">
<![CDATA[
entry:243 %sext_ln114_5 = sext i17 %add_ln113_3

]]></Node>
<StgValue><ssdm name="sext_ln114_5"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:244 %add_ln114_3 = add i18 %sext_ln114_5, i18 %sext_ln114_3

]]></Node>
<StgValue><ssdm name="add_ln114_3"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:245 %tmp_3302 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_3, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3302"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="18">
<![CDATA[
entry:246 %sum_629 = trunc i18 %add_ln114_3

]]></Node>
<StgValue><ssdm name="sum_629"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:247 %tmp_3303 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3303"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:248 %tmp_1076 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_3, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1076"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:249 %icmp_ln113_6 = icmp_ne  i2 %tmp_1076, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_6"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:250 %or_ln113_9 = or i1 %tmp_3303, i1 %icmp_ln113_6

]]></Node>
<StgValue><ssdm name="or_ln113_9"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:251 %xor_ln113_6 = xor i1 %tmp_3302, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_6"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:252 %and_ln113_6 = and i1 %or_ln113_9, i1 %xor_ln113_6

]]></Node>
<StgValue><ssdm name="and_ln113_6"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:253 %xor_ln113_7 = xor i1 %tmp_3303, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_7"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:254 %icmp_ln113_7 = icmp_ne  i2 %tmp_1076, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_7"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:255 %or_ln113_10 = or i1 %icmp_ln113_7, i1 %xor_ln113_7

]]></Node>
<StgValue><ssdm name="or_ln113_10"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:256 %and_ln113_7 = and i1 %or_ln113_10, i1 %tmp_3302

]]></Node>
<StgValue><ssdm name="and_ln113_7"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:257 %select_ln113_6 = select i1 %and_ln113_6, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_6"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:258 %or_ln113_11 = or i1 %and_ln113_6, i1 %and_ln113_7

]]></Node>
<StgValue><ssdm name="or_ln113_11"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:259 %sum_746 = select i1 %or_ln113_11, i16 %select_ln113_6, i16 %sum_629

]]></Node>
<StgValue><ssdm name="sum_746"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:260 %tmp_3304 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_746, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3304"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:261 %xor_ln117_3 = xor i16 %sum_746, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_3"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:262 %select_ln117_3 = select i1 %tmp_3304, i16 %xor_ln117_3, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_3"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:263 %trunc_ln117_3 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_3, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_3"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:264 %tmp_3305 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3305"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:265 %index_3 = select i1 %tmp_3305, i10 1023, i10 %trunc_ln117_3

]]></Node>
<StgValue><ssdm name="index_3"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="10">
<![CDATA[
entry:266 %zext_ln120_6 = zext i10 %index_3

]]></Node>
<StgValue><ssdm name="zext_ln120_6"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:267 %exp_table_addr_3 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_6

]]></Node>
<StgValue><ssdm name="exp_table_addr_3"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="10">
<![CDATA[
entry:268 %exp_table_load_3 = load i10 %exp_table_addr_3

]]></Node>
<StgValue><ssdm name="exp_table_load_3"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="17" op_0_bw="16">
<![CDATA[
entry:280 %sext_ln113_6 = sext i16 %cluster_sum_4_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_6"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="17" op_0_bw="16">
<![CDATA[
entry:281 %sext_ln113_7 = sext i16 %q_sq_05_2_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_7"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:282 %add_ln113_4 = add i17 %sext_ln113_7, i17 %sext_ln113_6

]]></Node>
<StgValue><ssdm name="add_ln113_4"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="18" op_0_bw="17">
<![CDATA[
entry:283 %sext_ln114_6 = sext i17 %add_ln113_4

]]></Node>
<StgValue><ssdm name="sext_ln114_6"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="18" op_0_bw="16">
<![CDATA[
entry:284 %sext_ln114_7 = sext i16 %k_sq_05_2_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_7"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:285 %add_ln114_4 = add i18 %sext_ln114_6, i18 %sext_ln114_7

]]></Node>
<StgValue><ssdm name="add_ln114_4"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:286 %tmp_3308 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_4, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3308"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="18">
<![CDATA[
entry:287 %sum_631 = trunc i18 %add_ln114_4

]]></Node>
<StgValue><ssdm name="sum_631"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:288 %tmp_3309 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3309"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:289 %tmp_1077 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_4, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1077"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:290 %icmp_ln113_8 = icmp_ne  i2 %tmp_1077, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_8"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:291 %or_ln113_12 = or i1 %tmp_3309, i1 %icmp_ln113_8

]]></Node>
<StgValue><ssdm name="or_ln113_12"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:292 %xor_ln113_8 = xor i1 %tmp_3308, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_8"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:293 %and_ln113_8 = and i1 %or_ln113_12, i1 %xor_ln113_8

]]></Node>
<StgValue><ssdm name="and_ln113_8"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:294 %xor_ln113_9 = xor i1 %tmp_3309, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_9"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:295 %icmp_ln113_9 = icmp_ne  i2 %tmp_1077, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_9"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:296 %or_ln113_13 = or i1 %icmp_ln113_9, i1 %xor_ln113_9

]]></Node>
<StgValue><ssdm name="or_ln113_13"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:297 %and_ln113_9 = and i1 %or_ln113_13, i1 %tmp_3308

]]></Node>
<StgValue><ssdm name="and_ln113_9"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:298 %select_ln113_8 = select i1 %and_ln113_8, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_8"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:299 %or_ln113_14 = or i1 %and_ln113_8, i1 %and_ln113_9

]]></Node>
<StgValue><ssdm name="or_ln113_14"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:300 %sum_747 = select i1 %or_ln113_14, i16 %select_ln113_8, i16 %sum_631

]]></Node>
<StgValue><ssdm name="sum_747"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:301 %tmp_3310 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_747, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3310"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:302 %xor_ln117_4 = xor i16 %sum_747, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_4"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:303 %select_ln117_4 = select i1 %tmp_3310, i16 %xor_ln117_4, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_4"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:304 %trunc_ln117_4 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_4, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_4"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:305 %tmp_3311 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3311"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:306 %index_4 = select i1 %tmp_3311, i10 1023, i10 %trunc_ln117_4

]]></Node>
<StgValue><ssdm name="index_4"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="10">
<![CDATA[
entry:307 %zext_ln120_8 = zext i10 %index_4

]]></Node>
<StgValue><ssdm name="zext_ln120_8"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:308 %exp_table_addr_4 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_8

]]></Node>
<StgValue><ssdm name="exp_table_addr_4"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="10">
<![CDATA[
entry:309 %exp_table_load_4 = load i10 %exp_table_addr_4

]]></Node>
<StgValue><ssdm name="exp_table_load_4"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="17" op_0_bw="16">
<![CDATA[
entry:321 %sext_ln113_8 = sext i16 %cluster_sum_5_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_8"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:322 %add_ln113_5 = add i17 %sext_ln113_7, i17 %sext_ln113_8

]]></Node>
<StgValue><ssdm name="add_ln113_5"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="18" op_0_bw="17">
<![CDATA[
entry:323 %sext_ln114_8 = sext i17 %add_ln113_5

]]></Node>
<StgValue><ssdm name="sext_ln114_8"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="18" op_0_bw="16">
<![CDATA[
entry:324 %sext_ln114_9 = sext i16 %k_sq_05_3_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_9"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:325 %add_ln114_5 = add i18 %sext_ln114_8, i18 %sext_ln114_9

]]></Node>
<StgValue><ssdm name="add_ln114_5"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:326 %tmp_3314 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_5, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3314"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="18">
<![CDATA[
entry:327 %sum_633 = trunc i18 %add_ln114_5

]]></Node>
<StgValue><ssdm name="sum_633"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:328 %tmp_3315 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_5, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3315"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:329 %tmp_1078 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_5, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1078"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:330 %icmp_ln113_10 = icmp_ne  i2 %tmp_1078, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_10"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:331 %or_ln113_15 = or i1 %tmp_3315, i1 %icmp_ln113_10

]]></Node>
<StgValue><ssdm name="or_ln113_15"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:332 %xor_ln113_10 = xor i1 %tmp_3314, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_10"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:333 %and_ln113_10 = and i1 %or_ln113_15, i1 %xor_ln113_10

]]></Node>
<StgValue><ssdm name="and_ln113_10"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:334 %xor_ln113_11 = xor i1 %tmp_3315, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_11"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:335 %icmp_ln113_11 = icmp_ne  i2 %tmp_1078, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_11"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:336 %or_ln113_16 = or i1 %icmp_ln113_11, i1 %xor_ln113_11

]]></Node>
<StgValue><ssdm name="or_ln113_16"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:337 %and_ln113_11 = and i1 %or_ln113_16, i1 %tmp_3314

]]></Node>
<StgValue><ssdm name="and_ln113_11"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:338 %select_ln113_10 = select i1 %and_ln113_10, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_10"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:339 %or_ln113_17 = or i1 %and_ln113_10, i1 %and_ln113_11

]]></Node>
<StgValue><ssdm name="or_ln113_17"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:340 %sum_748 = select i1 %or_ln113_17, i16 %select_ln113_10, i16 %sum_633

]]></Node>
<StgValue><ssdm name="sum_748"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:341 %tmp_3316 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_748, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3316"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:342 %xor_ln117_5 = xor i16 %sum_748, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_5"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:343 %select_ln117_5 = select i1 %tmp_3316, i16 %xor_ln117_5, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_5"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:344 %trunc_ln117_5 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_5, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_5"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:345 %tmp_3317 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_5, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3317"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:346 %index_5 = select i1 %tmp_3317, i10 1023, i10 %trunc_ln117_5

]]></Node>
<StgValue><ssdm name="index_5"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="10">
<![CDATA[
entry:347 %zext_ln120_10 = zext i10 %index_5

]]></Node>
<StgValue><ssdm name="zext_ln120_10"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:348 %exp_table_addr_5 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_10

]]></Node>
<StgValue><ssdm name="exp_table_addr_5"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="10">
<![CDATA[
entry:349 %exp_table_load_5 = load i10 %exp_table_addr_5

]]></Node>
<StgValue><ssdm name="exp_table_load_5"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="17" op_0_bw="16">
<![CDATA[
entry:361 %sext_ln113_9 = sext i16 %cluster_sum_6_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_9"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="17" op_0_bw="16">
<![CDATA[
entry:362 %sext_ln113_10 = sext i16 %q_sq_05_3_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_10"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:363 %add_ln113_6 = add i17 %sext_ln113_10, i17 %sext_ln113_9

]]></Node>
<StgValue><ssdm name="add_ln113_6"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="18" op_0_bw="17">
<![CDATA[
entry:364 %sext_ln114_10 = sext i17 %add_ln113_6

]]></Node>
<StgValue><ssdm name="sext_ln114_10"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:365 %add_ln114_6 = add i18 %sext_ln114_10, i18 %sext_ln114_7

]]></Node>
<StgValue><ssdm name="add_ln114_6"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:366 %tmp_3320 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_6, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3320"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="18">
<![CDATA[
entry:367 %sum_635 = trunc i18 %add_ln114_6

]]></Node>
<StgValue><ssdm name="sum_635"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:368 %tmp_3321 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3321"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:369 %tmp_1079 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_6, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1079"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:370 %icmp_ln113_12 = icmp_ne  i2 %tmp_1079, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_12"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:371 %or_ln113_18 = or i1 %tmp_3321, i1 %icmp_ln113_12

]]></Node>
<StgValue><ssdm name="or_ln113_18"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:372 %xor_ln113_12 = xor i1 %tmp_3320, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_12"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:373 %and_ln113_12 = and i1 %or_ln113_18, i1 %xor_ln113_12

]]></Node>
<StgValue><ssdm name="and_ln113_12"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:374 %xor_ln113_13 = xor i1 %tmp_3321, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_13"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:375 %icmp_ln113_13 = icmp_ne  i2 %tmp_1079, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_13"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:376 %or_ln113_19 = or i1 %icmp_ln113_13, i1 %xor_ln113_13

]]></Node>
<StgValue><ssdm name="or_ln113_19"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:377 %and_ln113_13 = and i1 %or_ln113_19, i1 %tmp_3320

]]></Node>
<StgValue><ssdm name="and_ln113_13"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:378 %select_ln113_12 = select i1 %and_ln113_12, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_12"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:379 %or_ln113_20 = or i1 %and_ln113_12, i1 %and_ln113_13

]]></Node>
<StgValue><ssdm name="or_ln113_20"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:380 %sum_749 = select i1 %or_ln113_20, i16 %select_ln113_12, i16 %sum_635

]]></Node>
<StgValue><ssdm name="sum_749"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:381 %tmp_3322 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_749, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3322"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:382 %xor_ln117_6 = xor i16 %sum_749, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_6"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:383 %select_ln117_6 = select i1 %tmp_3322, i16 %xor_ln117_6, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_6"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:384 %trunc_ln117_6 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_6, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_6"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:385 %tmp_3323 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3323"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:386 %index_6 = select i1 %tmp_3323, i10 1023, i10 %trunc_ln117_6

]]></Node>
<StgValue><ssdm name="index_6"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="10">
<![CDATA[
entry:387 %zext_ln120_12 = zext i10 %index_6

]]></Node>
<StgValue><ssdm name="zext_ln120_12"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:388 %exp_table_addr_6 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_12

]]></Node>
<StgValue><ssdm name="exp_table_addr_6"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="10">
<![CDATA[
entry:389 %exp_table_load_6 = load i10 %exp_table_addr_6

]]></Node>
<StgValue><ssdm name="exp_table_load_6"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="17" op_0_bw="16">
<![CDATA[
entry:401 %sext_ln113_11 = sext i16 %cluster_sum_7_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_11"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:402 %add_ln113_7 = add i17 %sext_ln113_10, i17 %sext_ln113_11

]]></Node>
<StgValue><ssdm name="add_ln113_7"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="18" op_0_bw="17">
<![CDATA[
entry:403 %sext_ln114_11 = sext i17 %add_ln113_7

]]></Node>
<StgValue><ssdm name="sext_ln114_11"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:404 %add_ln114_7 = add i18 %sext_ln114_11, i18 %sext_ln114_9

]]></Node>
<StgValue><ssdm name="add_ln114_7"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:405 %tmp_3326 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_7, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3326"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="18">
<![CDATA[
entry:406 %sum_637 = trunc i18 %add_ln114_7

]]></Node>
<StgValue><ssdm name="sum_637"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:407 %tmp_3327 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_7, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3327"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:408 %tmp_1080 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_7, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1080"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:409 %icmp_ln113_14 = icmp_ne  i2 %tmp_1080, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_14"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:410 %or_ln113_21 = or i1 %tmp_3327, i1 %icmp_ln113_14

]]></Node>
<StgValue><ssdm name="or_ln113_21"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:411 %xor_ln113_14 = xor i1 %tmp_3326, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_14"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:412 %and_ln113_14 = and i1 %or_ln113_21, i1 %xor_ln113_14

]]></Node>
<StgValue><ssdm name="and_ln113_14"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:413 %xor_ln113_15 = xor i1 %tmp_3327, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_15"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:414 %icmp_ln113_15 = icmp_ne  i2 %tmp_1080, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_15"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:415 %or_ln113_22 = or i1 %icmp_ln113_15, i1 %xor_ln113_15

]]></Node>
<StgValue><ssdm name="or_ln113_22"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:416 %and_ln113_15 = and i1 %or_ln113_22, i1 %tmp_3326

]]></Node>
<StgValue><ssdm name="and_ln113_15"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:417 %select_ln113_14 = select i1 %and_ln113_14, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_14"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:418 %or_ln113_23 = or i1 %and_ln113_14, i1 %and_ln113_15

]]></Node>
<StgValue><ssdm name="or_ln113_23"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:419 %sum_750 = select i1 %or_ln113_23, i16 %select_ln113_14, i16 %sum_637

]]></Node>
<StgValue><ssdm name="sum_750"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:420 %tmp_3328 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_750, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3328"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:421 %xor_ln117_7 = xor i16 %sum_750, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_7"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:422 %select_ln117_7 = select i1 %tmp_3328, i16 %xor_ln117_7, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_7"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:423 %trunc_ln117_7 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_7, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_7"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:424 %tmp_3329 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_7, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3329"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:425 %index_7 = select i1 %tmp_3329, i10 1023, i10 %trunc_ln117_7

]]></Node>
<StgValue><ssdm name="index_7"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="10">
<![CDATA[
entry:426 %zext_ln120_14 = zext i10 %index_7

]]></Node>
<StgValue><ssdm name="zext_ln120_14"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:427 %exp_table_addr_7 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_14

]]></Node>
<StgValue><ssdm name="exp_table_addr_7"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="10">
<![CDATA[
entry:428 %exp_table_load_7 = load i10 %exp_table_addr_7

]]></Node>
<StgValue><ssdm name="exp_table_load_7"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="17" op_0_bw="16">
<![CDATA[
entry:440 %sext_ln113_12 = sext i16 %cluster_sum_8_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_12"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="17" op_0_bw="16">
<![CDATA[
entry:441 %sext_ln113_13 = sext i16 %q_sq_05_4_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_13"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:442 %add_ln113_8 = add i17 %sext_ln113_13, i17 %sext_ln113_12

]]></Node>
<StgValue><ssdm name="add_ln113_8"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="18" op_0_bw="17">
<![CDATA[
entry:443 %sext_ln114_12 = sext i17 %add_ln113_8

]]></Node>
<StgValue><ssdm name="sext_ln114_12"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="18" op_0_bw="16">
<![CDATA[
entry:444 %sext_ln114_13 = sext i16 %k_sq_05_4_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_13"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:445 %add_ln114_8 = add i18 %sext_ln114_12, i18 %sext_ln114_13

]]></Node>
<StgValue><ssdm name="add_ln114_8"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:446 %tmp_3332 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_8, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3332"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="18">
<![CDATA[
entry:447 %sum_639 = trunc i18 %add_ln114_8

]]></Node>
<StgValue><ssdm name="sum_639"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:448 %tmp_3333 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3333"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:449 %tmp_1081 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_8, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1081"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:450 %icmp_ln113_16 = icmp_ne  i2 %tmp_1081, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_16"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:451 %or_ln113_24 = or i1 %tmp_3333, i1 %icmp_ln113_16

]]></Node>
<StgValue><ssdm name="or_ln113_24"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:452 %xor_ln113_16 = xor i1 %tmp_3332, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_16"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:453 %and_ln113_16 = and i1 %or_ln113_24, i1 %xor_ln113_16

]]></Node>
<StgValue><ssdm name="and_ln113_16"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:454 %xor_ln113_17 = xor i1 %tmp_3333, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_17"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:455 %icmp_ln113_17 = icmp_ne  i2 %tmp_1081, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_17"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:456 %or_ln113_25 = or i1 %icmp_ln113_17, i1 %xor_ln113_17

]]></Node>
<StgValue><ssdm name="or_ln113_25"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:457 %and_ln113_17 = and i1 %or_ln113_25, i1 %tmp_3332

]]></Node>
<StgValue><ssdm name="and_ln113_17"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:458 %select_ln113_16 = select i1 %and_ln113_16, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_16"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:459 %or_ln113_26 = or i1 %and_ln113_16, i1 %and_ln113_17

]]></Node>
<StgValue><ssdm name="or_ln113_26"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:460 %sum_751 = select i1 %or_ln113_26, i16 %select_ln113_16, i16 %sum_639

]]></Node>
<StgValue><ssdm name="sum_751"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:461 %tmp_3334 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_751, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3334"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:462 %xor_ln117_8 = xor i16 %sum_751, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_8"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:463 %select_ln117_8 = select i1 %tmp_3334, i16 %xor_ln117_8, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_8"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:464 %trunc_ln117_8 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_8, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_8"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:465 %tmp_3335 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3335"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:466 %index_8 = select i1 %tmp_3335, i10 1023, i10 %trunc_ln117_8

]]></Node>
<StgValue><ssdm name="index_8"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="10">
<![CDATA[
entry:467 %zext_ln120_16 = zext i10 %index_8

]]></Node>
<StgValue><ssdm name="zext_ln120_16"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:468 %exp_table_addr_8 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_16

]]></Node>
<StgValue><ssdm name="exp_table_addr_8"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="10">
<![CDATA[
entry:469 %exp_table_load_8 = load i10 %exp_table_addr_8

]]></Node>
<StgValue><ssdm name="exp_table_load_8"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="17" op_0_bw="16">
<![CDATA[
entry:481 %sext_ln113_14 = sext i16 %cluster_sum_9_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_14"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:482 %add_ln113_9 = add i17 %sext_ln113_13, i17 %sext_ln113_14

]]></Node>
<StgValue><ssdm name="add_ln113_9"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="18" op_0_bw="17">
<![CDATA[
entry:483 %sext_ln114_14 = sext i17 %add_ln113_9

]]></Node>
<StgValue><ssdm name="sext_ln114_14"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="18" op_0_bw="16">
<![CDATA[
entry:484 %sext_ln114_15 = sext i16 %k_sq_05_5_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_15"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:485 %add_ln114_9 = add i18 %sext_ln114_14, i18 %sext_ln114_15

]]></Node>
<StgValue><ssdm name="add_ln114_9"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:486 %tmp_3338 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_9, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3338"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="18">
<![CDATA[
entry:487 %sum_641 = trunc i18 %add_ln114_9

]]></Node>
<StgValue><ssdm name="sum_641"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:488 %tmp_3339 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_9, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3339"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:489 %tmp_1082 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_9, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1082"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:490 %icmp_ln113_18 = icmp_ne  i2 %tmp_1082, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_18"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:491 %or_ln113_27 = or i1 %tmp_3339, i1 %icmp_ln113_18

]]></Node>
<StgValue><ssdm name="or_ln113_27"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:492 %xor_ln113_18 = xor i1 %tmp_3338, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_18"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:493 %and_ln113_18 = and i1 %or_ln113_27, i1 %xor_ln113_18

]]></Node>
<StgValue><ssdm name="and_ln113_18"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:494 %xor_ln113_19 = xor i1 %tmp_3339, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_19"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:495 %icmp_ln113_19 = icmp_ne  i2 %tmp_1082, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_19"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:496 %or_ln113_28 = or i1 %icmp_ln113_19, i1 %xor_ln113_19

]]></Node>
<StgValue><ssdm name="or_ln113_28"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:497 %and_ln113_19 = and i1 %or_ln113_28, i1 %tmp_3338

]]></Node>
<StgValue><ssdm name="and_ln113_19"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:498 %select_ln113_18 = select i1 %and_ln113_18, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_18"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:499 %or_ln113_29 = or i1 %and_ln113_18, i1 %and_ln113_19

]]></Node>
<StgValue><ssdm name="or_ln113_29"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:500 %sum_752 = select i1 %or_ln113_29, i16 %select_ln113_18, i16 %sum_641

]]></Node>
<StgValue><ssdm name="sum_752"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:501 %tmp_3340 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_752, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3340"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:502 %xor_ln117_9 = xor i16 %sum_752, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_9"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:503 %select_ln117_9 = select i1 %tmp_3340, i16 %xor_ln117_9, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_9"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:504 %trunc_ln117_9 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_9, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_9"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:505 %tmp_3341 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_9, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3341"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:506 %index_9 = select i1 %tmp_3341, i10 1023, i10 %trunc_ln117_9

]]></Node>
<StgValue><ssdm name="index_9"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="10">
<![CDATA[
entry:507 %zext_ln120_18 = zext i10 %index_9

]]></Node>
<StgValue><ssdm name="zext_ln120_18"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:508 %exp_table_addr_9 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_18

]]></Node>
<StgValue><ssdm name="exp_table_addr_9"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="10">
<![CDATA[
entry:509 %exp_table_load_9 = load i10 %exp_table_addr_9

]]></Node>
<StgValue><ssdm name="exp_table_load_9"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="17" op_0_bw="16">
<![CDATA[
entry:521 %sext_ln113_15 = sext i16 %cluster_sum_10_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_15"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="17" op_0_bw="16">
<![CDATA[
entry:522 %sext_ln113_16 = sext i16 %q_sq_05_5_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_16"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:523 %add_ln113_10 = add i17 %sext_ln113_16, i17 %sext_ln113_15

]]></Node>
<StgValue><ssdm name="add_ln113_10"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="18" op_0_bw="17">
<![CDATA[
entry:524 %sext_ln114_16 = sext i17 %add_ln113_10

]]></Node>
<StgValue><ssdm name="sext_ln114_16"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:525 %add_ln114_10 = add i18 %sext_ln114_16, i18 %sext_ln114_13

]]></Node>
<StgValue><ssdm name="add_ln114_10"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:526 %tmp_3344 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_10, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3344"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="18">
<![CDATA[
entry:527 %sum_643 = trunc i18 %add_ln114_10

]]></Node>
<StgValue><ssdm name="sum_643"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:528 %tmp_3345 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3345"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:529 %tmp_1083 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_10, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1083"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:530 %icmp_ln113_20 = icmp_ne  i2 %tmp_1083, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_20"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:531 %or_ln113_30 = or i1 %tmp_3345, i1 %icmp_ln113_20

]]></Node>
<StgValue><ssdm name="or_ln113_30"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:532 %xor_ln113_20 = xor i1 %tmp_3344, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_20"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:533 %and_ln113_20 = and i1 %or_ln113_30, i1 %xor_ln113_20

]]></Node>
<StgValue><ssdm name="and_ln113_20"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:534 %xor_ln113_21 = xor i1 %tmp_3345, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_21"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:535 %icmp_ln113_21 = icmp_ne  i2 %tmp_1083, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_21"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:536 %or_ln113_31 = or i1 %icmp_ln113_21, i1 %xor_ln113_21

]]></Node>
<StgValue><ssdm name="or_ln113_31"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:537 %and_ln113_21 = and i1 %or_ln113_31, i1 %tmp_3344

]]></Node>
<StgValue><ssdm name="and_ln113_21"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:538 %select_ln113_20 = select i1 %and_ln113_20, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_20"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:539 %or_ln113_32 = or i1 %and_ln113_20, i1 %and_ln113_21

]]></Node>
<StgValue><ssdm name="or_ln113_32"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:540 %sum_753 = select i1 %or_ln113_32, i16 %select_ln113_20, i16 %sum_643

]]></Node>
<StgValue><ssdm name="sum_753"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:541 %tmp_3346 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_753, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3346"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:542 %xor_ln117_10 = xor i16 %sum_753, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_10"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:543 %select_ln117_10 = select i1 %tmp_3346, i16 %xor_ln117_10, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_10"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:544 %trunc_ln117_s = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_10, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_s"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:545 %tmp_3347 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3347"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:546 %index_10 = select i1 %tmp_3347, i10 1023, i10 %trunc_ln117_s

]]></Node>
<StgValue><ssdm name="index_10"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="10">
<![CDATA[
entry:547 %zext_ln120_20 = zext i10 %index_10

]]></Node>
<StgValue><ssdm name="zext_ln120_20"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:548 %exp_table_addr_10 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_20

]]></Node>
<StgValue><ssdm name="exp_table_addr_10"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="10">
<![CDATA[
entry:549 %exp_table_load_10 = load i10 %exp_table_addr_10

]]></Node>
<StgValue><ssdm name="exp_table_load_10"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="17" op_0_bw="16">
<![CDATA[
entry:561 %sext_ln113_17 = sext i16 %cluster_sum_11_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_17"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:562 %add_ln113_11 = add i17 %sext_ln113_16, i17 %sext_ln113_17

]]></Node>
<StgValue><ssdm name="add_ln113_11"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="18" op_0_bw="17">
<![CDATA[
entry:563 %sext_ln114_17 = sext i17 %add_ln113_11

]]></Node>
<StgValue><ssdm name="sext_ln114_17"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:564 %add_ln114_11 = add i18 %sext_ln114_17, i18 %sext_ln114_15

]]></Node>
<StgValue><ssdm name="add_ln114_11"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:565 %tmp_3350 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3350"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="18">
<![CDATA[
entry:566 %sum_645 = trunc i18 %add_ln114_11

]]></Node>
<StgValue><ssdm name="sum_645"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:567 %tmp_3351 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_11, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3351"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:568 %tmp_1084 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_11, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1084"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:569 %icmp_ln113_22 = icmp_ne  i2 %tmp_1084, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_22"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:570 %or_ln113_33 = or i1 %tmp_3351, i1 %icmp_ln113_22

]]></Node>
<StgValue><ssdm name="or_ln113_33"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:571 %xor_ln113_22 = xor i1 %tmp_3350, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_22"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:572 %and_ln113_22 = and i1 %or_ln113_33, i1 %xor_ln113_22

]]></Node>
<StgValue><ssdm name="and_ln113_22"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:573 %xor_ln113_23 = xor i1 %tmp_3351, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_23"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:574 %icmp_ln113_23 = icmp_ne  i2 %tmp_1084, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_23"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:575 %or_ln113_34 = or i1 %icmp_ln113_23, i1 %xor_ln113_23

]]></Node>
<StgValue><ssdm name="or_ln113_34"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:576 %and_ln113_23 = and i1 %or_ln113_34, i1 %tmp_3350

]]></Node>
<StgValue><ssdm name="and_ln113_23"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:577 %select_ln113_22 = select i1 %and_ln113_22, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_22"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:578 %or_ln113_35 = or i1 %and_ln113_22, i1 %and_ln113_23

]]></Node>
<StgValue><ssdm name="or_ln113_35"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:579 %sum_754 = select i1 %or_ln113_35, i16 %select_ln113_22, i16 %sum_645

]]></Node>
<StgValue><ssdm name="sum_754"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:580 %tmp_3352 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_754, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3352"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:581 %xor_ln117_11 = xor i16 %sum_754, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_11"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:582 %select_ln117_11 = select i1 %tmp_3352, i16 %xor_ln117_11, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_11"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:583 %trunc_ln117_10 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_11, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_10"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:584 %tmp_3353 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_11, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3353"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:585 %index_11 = select i1 %tmp_3353, i10 1023, i10 %trunc_ln117_10

]]></Node>
<StgValue><ssdm name="index_11"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="10">
<![CDATA[
entry:586 %zext_ln120_22 = zext i10 %index_11

]]></Node>
<StgValue><ssdm name="zext_ln120_22"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:587 %exp_table_addr_11 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_22

]]></Node>
<StgValue><ssdm name="exp_table_addr_11"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="10">
<![CDATA[
entry:588 %exp_table_load_11 = load i10 %exp_table_addr_11

]]></Node>
<StgValue><ssdm name="exp_table_load_11"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="17" op_0_bw="16">
<![CDATA[
entry:600 %sext_ln113_18 = sext i16 %cluster_sum_12_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_18"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="17" op_0_bw="16">
<![CDATA[
entry:601 %sext_ln113_19 = sext i16 %q_sq_05_6_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_19"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:602 %add_ln113_12 = add i17 %sext_ln113_19, i17 %sext_ln113_18

]]></Node>
<StgValue><ssdm name="add_ln113_12"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="18" op_0_bw="17">
<![CDATA[
entry:603 %sext_ln114_18 = sext i17 %add_ln113_12

]]></Node>
<StgValue><ssdm name="sext_ln114_18"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="18" op_0_bw="16">
<![CDATA[
entry:604 %sext_ln114_19 = sext i16 %k_sq_05_6_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_19"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:605 %add_ln114_12 = add i18 %sext_ln114_18, i18 %sext_ln114_19

]]></Node>
<StgValue><ssdm name="add_ln114_12"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:606 %tmp_3356 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_12, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3356"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="18">
<![CDATA[
entry:607 %sum_647 = trunc i18 %add_ln114_12

]]></Node>
<StgValue><ssdm name="sum_647"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:608 %tmp_3357 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_12, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3357"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:609 %tmp_1085 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_12, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1085"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:610 %icmp_ln113_24 = icmp_ne  i2 %tmp_1085, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_24"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:611 %or_ln113_36 = or i1 %tmp_3357, i1 %icmp_ln113_24

]]></Node>
<StgValue><ssdm name="or_ln113_36"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:612 %xor_ln113_24 = xor i1 %tmp_3356, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_24"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:613 %and_ln113_24 = and i1 %or_ln113_36, i1 %xor_ln113_24

]]></Node>
<StgValue><ssdm name="and_ln113_24"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:614 %xor_ln113_25 = xor i1 %tmp_3357, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_25"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:615 %icmp_ln113_25 = icmp_ne  i2 %tmp_1085, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_25"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:616 %or_ln113_37 = or i1 %icmp_ln113_25, i1 %xor_ln113_25

]]></Node>
<StgValue><ssdm name="or_ln113_37"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:617 %and_ln113_25 = and i1 %or_ln113_37, i1 %tmp_3356

]]></Node>
<StgValue><ssdm name="and_ln113_25"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:618 %select_ln113_24 = select i1 %and_ln113_24, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_24"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:619 %or_ln113_38 = or i1 %and_ln113_24, i1 %and_ln113_25

]]></Node>
<StgValue><ssdm name="or_ln113_38"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:620 %sum_755 = select i1 %or_ln113_38, i16 %select_ln113_24, i16 %sum_647

]]></Node>
<StgValue><ssdm name="sum_755"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:621 %tmp_3358 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_755, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3358"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:622 %xor_ln117_12 = xor i16 %sum_755, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_12"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:623 %select_ln117_12 = select i1 %tmp_3358, i16 %xor_ln117_12, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_12"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:624 %trunc_ln117_11 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_12, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_11"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:625 %tmp_3359 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_12, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3359"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:626 %index_12 = select i1 %tmp_3359, i10 1023, i10 %trunc_ln117_11

]]></Node>
<StgValue><ssdm name="index_12"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="10">
<![CDATA[
entry:627 %zext_ln120_24 = zext i10 %index_12

]]></Node>
<StgValue><ssdm name="zext_ln120_24"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:628 %exp_table_addr_12 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_24

]]></Node>
<StgValue><ssdm name="exp_table_addr_12"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="10">
<![CDATA[
entry:629 %exp_table_load_12 = load i10 %exp_table_addr_12

]]></Node>
<StgValue><ssdm name="exp_table_load_12"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="17" op_0_bw="16">
<![CDATA[
entry:641 %sext_ln113_20 = sext i16 %cluster_sum_13_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_20"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:642 %add_ln113_13 = add i17 %sext_ln113_19, i17 %sext_ln113_20

]]></Node>
<StgValue><ssdm name="add_ln113_13"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="18" op_0_bw="17">
<![CDATA[
entry:643 %sext_ln114_20 = sext i17 %add_ln113_13

]]></Node>
<StgValue><ssdm name="sext_ln114_20"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="18" op_0_bw="16">
<![CDATA[
entry:644 %sext_ln114_21 = sext i16 %k_sq_05_7_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_21"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:645 %add_ln114_13 = add i18 %sext_ln114_20, i18 %sext_ln114_21

]]></Node>
<StgValue><ssdm name="add_ln114_13"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:646 %tmp_3362 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_13, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3362"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="16" op_0_bw="18">
<![CDATA[
entry:647 %sum_649 = trunc i18 %add_ln114_13

]]></Node>
<StgValue><ssdm name="sum_649"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:648 %tmp_3363 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3363"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:649 %tmp_1086 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_13, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1086"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:650 %icmp_ln113_26 = icmp_ne  i2 %tmp_1086, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_26"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:651 %or_ln113_39 = or i1 %tmp_3363, i1 %icmp_ln113_26

]]></Node>
<StgValue><ssdm name="or_ln113_39"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:652 %xor_ln113_26 = xor i1 %tmp_3362, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_26"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:653 %and_ln113_26 = and i1 %or_ln113_39, i1 %xor_ln113_26

]]></Node>
<StgValue><ssdm name="and_ln113_26"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:654 %xor_ln113_27 = xor i1 %tmp_3363, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_27"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:655 %icmp_ln113_27 = icmp_ne  i2 %tmp_1086, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_27"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:656 %or_ln113_40 = or i1 %icmp_ln113_27, i1 %xor_ln113_27

]]></Node>
<StgValue><ssdm name="or_ln113_40"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:657 %and_ln113_27 = and i1 %or_ln113_40, i1 %tmp_3362

]]></Node>
<StgValue><ssdm name="and_ln113_27"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:658 %select_ln113_26 = select i1 %and_ln113_26, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_26"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:659 %or_ln113_41 = or i1 %and_ln113_26, i1 %and_ln113_27

]]></Node>
<StgValue><ssdm name="or_ln113_41"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:660 %sum_756 = select i1 %or_ln113_41, i16 %select_ln113_26, i16 %sum_649

]]></Node>
<StgValue><ssdm name="sum_756"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:661 %tmp_3364 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_756, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3364"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:662 %xor_ln117_13 = xor i16 %sum_756, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_13"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:663 %select_ln117_13 = select i1 %tmp_3364, i16 %xor_ln117_13, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_13"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:664 %trunc_ln117_12 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_13, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_12"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:665 %tmp_3365 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3365"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:666 %index_13 = select i1 %tmp_3365, i10 1023, i10 %trunc_ln117_12

]]></Node>
<StgValue><ssdm name="index_13"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="10">
<![CDATA[
entry:667 %zext_ln120_26 = zext i10 %index_13

]]></Node>
<StgValue><ssdm name="zext_ln120_26"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:668 %exp_table_addr_13 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_26

]]></Node>
<StgValue><ssdm name="exp_table_addr_13"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="10">
<![CDATA[
entry:669 %exp_table_load_13 = load i10 %exp_table_addr_13

]]></Node>
<StgValue><ssdm name="exp_table_load_13"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="17" op_0_bw="16">
<![CDATA[
entry:681 %sext_ln113_21 = sext i16 %cluster_sum_14_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_21"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="17" op_0_bw="16">
<![CDATA[
entry:682 %sext_ln113_22 = sext i16 %q_sq_05_7_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_22"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:683 %add_ln113_14 = add i17 %sext_ln113_22, i17 %sext_ln113_21

]]></Node>
<StgValue><ssdm name="add_ln113_14"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="18" op_0_bw="17">
<![CDATA[
entry:684 %sext_ln114_22 = sext i17 %add_ln113_14

]]></Node>
<StgValue><ssdm name="sext_ln114_22"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:685 %add_ln114_14 = add i18 %sext_ln114_22, i18 %sext_ln114_19

]]></Node>
<StgValue><ssdm name="add_ln114_14"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:686 %tmp_3368 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_14, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3368"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="18">
<![CDATA[
entry:687 %sum_651 = trunc i18 %add_ln114_14

]]></Node>
<StgValue><ssdm name="sum_651"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:688 %tmp_3369 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3369"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:689 %tmp_1087 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_14, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1087"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:690 %icmp_ln113_28 = icmp_ne  i2 %tmp_1087, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_28"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:691 %or_ln113_42 = or i1 %tmp_3369, i1 %icmp_ln113_28

]]></Node>
<StgValue><ssdm name="or_ln113_42"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:692 %xor_ln113_28 = xor i1 %tmp_3368, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_28"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:693 %and_ln113_28 = and i1 %or_ln113_42, i1 %xor_ln113_28

]]></Node>
<StgValue><ssdm name="and_ln113_28"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:694 %xor_ln113_29 = xor i1 %tmp_3369, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_29"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:695 %icmp_ln113_29 = icmp_ne  i2 %tmp_1087, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_29"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:696 %or_ln113_43 = or i1 %icmp_ln113_29, i1 %xor_ln113_29

]]></Node>
<StgValue><ssdm name="or_ln113_43"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:697 %and_ln113_29 = and i1 %or_ln113_43, i1 %tmp_3368

]]></Node>
<StgValue><ssdm name="and_ln113_29"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:698 %select_ln113_28 = select i1 %and_ln113_28, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_28"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:699 %or_ln113_44 = or i1 %and_ln113_28, i1 %and_ln113_29

]]></Node>
<StgValue><ssdm name="or_ln113_44"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:700 %sum_757 = select i1 %or_ln113_44, i16 %select_ln113_28, i16 %sum_651

]]></Node>
<StgValue><ssdm name="sum_757"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:701 %tmp_3370 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_757, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3370"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:702 %xor_ln117_14 = xor i16 %sum_757, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_14"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:703 %select_ln117_14 = select i1 %tmp_3370, i16 %xor_ln117_14, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_14"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:704 %trunc_ln117_13 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_14, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_13"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:705 %tmp_3371 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3371"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:706 %index_14 = select i1 %tmp_3371, i10 1023, i10 %trunc_ln117_13

]]></Node>
<StgValue><ssdm name="index_14"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="10">
<![CDATA[
entry:707 %zext_ln120_28 = zext i10 %index_14

]]></Node>
<StgValue><ssdm name="zext_ln120_28"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:708 %exp_table_addr_14 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_28

]]></Node>
<StgValue><ssdm name="exp_table_addr_14"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="10">
<![CDATA[
entry:709 %exp_table_load_14 = load i10 %exp_table_addr_14

]]></Node>
<StgValue><ssdm name="exp_table_load_14"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="17" op_0_bw="16">
<![CDATA[
entry:721 %sext_ln113_23 = sext i16 %cluster_sum_15_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_23"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:722 %add_ln113_15 = add i17 %sext_ln113_22, i17 %sext_ln113_23

]]></Node>
<StgValue><ssdm name="add_ln113_15"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="18" op_0_bw="17">
<![CDATA[
entry:723 %sext_ln114_23 = sext i17 %add_ln113_15

]]></Node>
<StgValue><ssdm name="sext_ln114_23"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:724 %add_ln114_15 = add i18 %sext_ln114_23, i18 %sext_ln114_21

]]></Node>
<StgValue><ssdm name="add_ln114_15"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:725 %tmp_3374 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3374"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="16" op_0_bw="18">
<![CDATA[
entry:726 %sum_653 = trunc i18 %add_ln114_15

]]></Node>
<StgValue><ssdm name="sum_653"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:727 %tmp_3375 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_15, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3375"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:728 %tmp_1088 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_15, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1088"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:729 %icmp_ln113_30 = icmp_ne  i2 %tmp_1088, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_30"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:730 %or_ln113_45 = or i1 %tmp_3375, i1 %icmp_ln113_30

]]></Node>
<StgValue><ssdm name="or_ln113_45"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:731 %xor_ln113_30 = xor i1 %tmp_3374, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_30"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:732 %and_ln113_30 = and i1 %or_ln113_45, i1 %xor_ln113_30

]]></Node>
<StgValue><ssdm name="and_ln113_30"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:733 %xor_ln113_31 = xor i1 %tmp_3375, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_31"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:734 %icmp_ln113_31 = icmp_ne  i2 %tmp_1088, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_31"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:735 %or_ln113_46 = or i1 %icmp_ln113_31, i1 %xor_ln113_31

]]></Node>
<StgValue><ssdm name="or_ln113_46"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:736 %and_ln113_31 = and i1 %or_ln113_46, i1 %tmp_3374

]]></Node>
<StgValue><ssdm name="and_ln113_31"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:737 %select_ln113_30 = select i1 %and_ln113_30, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_30"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:738 %or_ln113_47 = or i1 %and_ln113_30, i1 %and_ln113_31

]]></Node>
<StgValue><ssdm name="or_ln113_47"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:739 %sum_758 = select i1 %or_ln113_47, i16 %select_ln113_30, i16 %sum_653

]]></Node>
<StgValue><ssdm name="sum_758"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:740 %tmp_3376 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_758, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3376"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:741 %xor_ln117_15 = xor i16 %sum_758, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_15"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:742 %select_ln117_15 = select i1 %tmp_3376, i16 %xor_ln117_15, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_15"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:743 %trunc_ln117_14 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_15, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_14"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:744 %tmp_3377 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_15, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3377"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:745 %index_15 = select i1 %tmp_3377, i10 1023, i10 %trunc_ln117_14

]]></Node>
<StgValue><ssdm name="index_15"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="10">
<![CDATA[
entry:746 %zext_ln120_30 = zext i10 %index_15

]]></Node>
<StgValue><ssdm name="zext_ln120_30"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:747 %exp_table_addr_15 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_30

]]></Node>
<StgValue><ssdm name="exp_table_addr_15"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="10">
<![CDATA[
entry:748 %exp_table_load_15 = load i10 %exp_table_addr_15

]]></Node>
<StgValue><ssdm name="exp_table_load_15"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="17" op_0_bw="16">
<![CDATA[
entry:760 %sext_ln113_24 = sext i16 %cluster_sum_16_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_24"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="17" op_0_bw="16">
<![CDATA[
entry:761 %sext_ln113_25 = sext i16 %q_sq_05_8_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_25"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:762 %add_ln113_16 = add i17 %sext_ln113_25, i17 %sext_ln113_24

]]></Node>
<StgValue><ssdm name="add_ln113_16"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="18" op_0_bw="17">
<![CDATA[
entry:763 %sext_ln114_24 = sext i17 %add_ln113_16

]]></Node>
<StgValue><ssdm name="sext_ln114_24"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="18" op_0_bw="16">
<![CDATA[
entry:764 %sext_ln114_25 = sext i16 %k_sq_05_8_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_25"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:765 %add_ln114_16 = add i18 %sext_ln114_24, i18 %sext_ln114_25

]]></Node>
<StgValue><ssdm name="add_ln114_16"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:766 %tmp_3380 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3380"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="16" op_0_bw="18">
<![CDATA[
entry:767 %sum_655 = trunc i18 %add_ln114_16

]]></Node>
<StgValue><ssdm name="sum_655"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:768 %tmp_3381 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_16, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3381"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:769 %tmp_1089 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_16, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1089"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:770 %icmp_ln113_32 = icmp_ne  i2 %tmp_1089, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_32"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:771 %or_ln113_48 = or i1 %tmp_3381, i1 %icmp_ln113_32

]]></Node>
<StgValue><ssdm name="or_ln113_48"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:772 %xor_ln113_32 = xor i1 %tmp_3380, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_32"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:773 %and_ln113_32 = and i1 %or_ln113_48, i1 %xor_ln113_32

]]></Node>
<StgValue><ssdm name="and_ln113_32"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:774 %xor_ln113_33 = xor i1 %tmp_3381, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_33"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:775 %icmp_ln113_33 = icmp_ne  i2 %tmp_1089, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_33"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:776 %or_ln113_49 = or i1 %icmp_ln113_33, i1 %xor_ln113_33

]]></Node>
<StgValue><ssdm name="or_ln113_49"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:777 %and_ln113_33 = and i1 %or_ln113_49, i1 %tmp_3380

]]></Node>
<StgValue><ssdm name="and_ln113_33"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:778 %select_ln113_32 = select i1 %and_ln113_32, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_32"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:779 %or_ln113_50 = or i1 %and_ln113_32, i1 %and_ln113_33

]]></Node>
<StgValue><ssdm name="or_ln113_50"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:780 %sum_759 = select i1 %or_ln113_50, i16 %select_ln113_32, i16 %sum_655

]]></Node>
<StgValue><ssdm name="sum_759"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:781 %tmp_3382 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_759, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3382"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:782 %xor_ln117_16 = xor i16 %sum_759, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_16"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:783 %select_ln117_16 = select i1 %tmp_3382, i16 %xor_ln117_16, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_16"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:784 %trunc_ln117_15 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_16, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_15"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:785 %tmp_3383 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_16, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3383"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:786 %index_16 = select i1 %tmp_3383, i10 1023, i10 %trunc_ln117_15

]]></Node>
<StgValue><ssdm name="index_16"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="10">
<![CDATA[
entry:787 %zext_ln120_32 = zext i10 %index_16

]]></Node>
<StgValue><ssdm name="zext_ln120_32"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:788 %exp_table_addr_16 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_32

]]></Node>
<StgValue><ssdm name="exp_table_addr_16"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="10">
<![CDATA[
entry:789 %exp_table_load_16 = load i10 %exp_table_addr_16

]]></Node>
<StgValue><ssdm name="exp_table_load_16"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="17" op_0_bw="16">
<![CDATA[
entry:801 %sext_ln113_26 = sext i16 %cluster_sum_17_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_26"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:802 %add_ln113_17 = add i17 %sext_ln113_25, i17 %sext_ln113_26

]]></Node>
<StgValue><ssdm name="add_ln113_17"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="18" op_0_bw="17">
<![CDATA[
entry:803 %sext_ln114_26 = sext i17 %add_ln113_17

]]></Node>
<StgValue><ssdm name="sext_ln114_26"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="18" op_0_bw="16">
<![CDATA[
entry:804 %sext_ln114_27 = sext i16 %k_sq_05_9_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_27"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:805 %add_ln114_17 = add i18 %sext_ln114_26, i18 %sext_ln114_27

]]></Node>
<StgValue><ssdm name="add_ln114_17"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:806 %tmp_3386 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_17, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3386"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="18">
<![CDATA[
entry:807 %sum_657 = trunc i18 %add_ln114_17

]]></Node>
<StgValue><ssdm name="sum_657"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:808 %tmp_3387 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_17, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3387"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:809 %tmp_1090 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_17, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1090"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:810 %icmp_ln113_34 = icmp_ne  i2 %tmp_1090, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_34"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:811 %or_ln113_51 = or i1 %tmp_3387, i1 %icmp_ln113_34

]]></Node>
<StgValue><ssdm name="or_ln113_51"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:812 %xor_ln113_34 = xor i1 %tmp_3386, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_34"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:813 %and_ln113_34 = and i1 %or_ln113_51, i1 %xor_ln113_34

]]></Node>
<StgValue><ssdm name="and_ln113_34"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:814 %xor_ln113_35 = xor i1 %tmp_3387, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_35"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:815 %icmp_ln113_35 = icmp_ne  i2 %tmp_1090, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_35"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:816 %or_ln113_52 = or i1 %icmp_ln113_35, i1 %xor_ln113_35

]]></Node>
<StgValue><ssdm name="or_ln113_52"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:817 %and_ln113_35 = and i1 %or_ln113_52, i1 %tmp_3386

]]></Node>
<StgValue><ssdm name="and_ln113_35"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:818 %select_ln113_34 = select i1 %and_ln113_34, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_34"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:819 %or_ln113_53 = or i1 %and_ln113_34, i1 %and_ln113_35

]]></Node>
<StgValue><ssdm name="or_ln113_53"/></StgValue>
</operation>

<operation id="636" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:820 %sum_760 = select i1 %or_ln113_53, i16 %select_ln113_34, i16 %sum_657

]]></Node>
<StgValue><ssdm name="sum_760"/></StgValue>
</operation>

<operation id="637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:821 %tmp_3388 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_760, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3388"/></StgValue>
</operation>

<operation id="638" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:822 %xor_ln117_17 = xor i16 %sum_760, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_17"/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:823 %select_ln117_17 = select i1 %tmp_3388, i16 %xor_ln117_17, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_17"/></StgValue>
</operation>

<operation id="640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:824 %trunc_ln117_16 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_17, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_16"/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:825 %tmp_3389 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_17, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3389"/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:826 %index_17 = select i1 %tmp_3389, i10 1023, i10 %trunc_ln117_16

]]></Node>
<StgValue><ssdm name="index_17"/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="64" op_0_bw="10">
<![CDATA[
entry:827 %zext_ln120_34 = zext i10 %index_17

]]></Node>
<StgValue><ssdm name="zext_ln120_34"/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:828 %exp_table_addr_17 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_34

]]></Node>
<StgValue><ssdm name="exp_table_addr_17"/></StgValue>
</operation>

<operation id="645" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="16" op_0_bw="10">
<![CDATA[
entry:829 %exp_table_load_17 = load i10 %exp_table_addr_17

]]></Node>
<StgValue><ssdm name="exp_table_load_17"/></StgValue>
</operation>

<operation id="646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="17" op_0_bw="16">
<![CDATA[
entry:841 %sext_ln113_27 = sext i16 %cluster_sum_18_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_27"/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="17" op_0_bw="16">
<![CDATA[
entry:842 %sext_ln113_28 = sext i16 %q_sq_05_9_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_28"/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:843 %add_ln113_18 = add i17 %sext_ln113_28, i17 %sext_ln113_27

]]></Node>
<StgValue><ssdm name="add_ln113_18"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="18" op_0_bw="17">
<![CDATA[
entry:844 %sext_ln114_28 = sext i17 %add_ln113_18

]]></Node>
<StgValue><ssdm name="sext_ln114_28"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:845 %add_ln114_18 = add i18 %sext_ln114_28, i18 %sext_ln114_25

]]></Node>
<StgValue><ssdm name="add_ln114_18"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:846 %tmp_3392 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_18, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3392"/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="16" op_0_bw="18">
<![CDATA[
entry:847 %sum_659 = trunc i18 %add_ln114_18

]]></Node>
<StgValue><ssdm name="sum_659"/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:848 %tmp_3393 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_18, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3393"/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:849 %tmp_1091 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_18, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1091"/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:850 %icmp_ln113_36 = icmp_ne  i2 %tmp_1091, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_36"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:851 %or_ln113_54 = or i1 %tmp_3393, i1 %icmp_ln113_36

]]></Node>
<StgValue><ssdm name="or_ln113_54"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:852 %xor_ln113_36 = xor i1 %tmp_3392, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_36"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:853 %and_ln113_36 = and i1 %or_ln113_54, i1 %xor_ln113_36

]]></Node>
<StgValue><ssdm name="and_ln113_36"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:854 %xor_ln113_37 = xor i1 %tmp_3393, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_37"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:855 %icmp_ln113_37 = icmp_ne  i2 %tmp_1091, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_37"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:856 %or_ln113_55 = or i1 %icmp_ln113_37, i1 %xor_ln113_37

]]></Node>
<StgValue><ssdm name="or_ln113_55"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:857 %and_ln113_37 = and i1 %or_ln113_55, i1 %tmp_3392

]]></Node>
<StgValue><ssdm name="and_ln113_37"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:858 %select_ln113_36 = select i1 %and_ln113_36, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_36"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:859 %or_ln113_56 = or i1 %and_ln113_36, i1 %and_ln113_37

]]></Node>
<StgValue><ssdm name="or_ln113_56"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:860 %sum_761 = select i1 %or_ln113_56, i16 %select_ln113_36, i16 %sum_659

]]></Node>
<StgValue><ssdm name="sum_761"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:861 %tmp_3394 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_761, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3394"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:862 %xor_ln117_18 = xor i16 %sum_761, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_18"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:863 %select_ln117_18 = select i1 %tmp_3394, i16 %xor_ln117_18, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_18"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:864 %trunc_ln117_17 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_18, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_17"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:865 %tmp_3395 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_18, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3395"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:866 %index_18 = select i1 %tmp_3395, i10 1023, i10 %trunc_ln117_17

]]></Node>
<StgValue><ssdm name="index_18"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="10">
<![CDATA[
entry:867 %zext_ln120_36 = zext i10 %index_18

]]></Node>
<StgValue><ssdm name="zext_ln120_36"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:868 %exp_table_addr_18 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_36

]]></Node>
<StgValue><ssdm name="exp_table_addr_18"/></StgValue>
</operation>

<operation id="674" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="16" op_0_bw="10">
<![CDATA[
entry:869 %exp_table_load_18 = load i10 %exp_table_addr_18

]]></Node>
<StgValue><ssdm name="exp_table_load_18"/></StgValue>
</operation>

<operation id="675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="17" op_0_bw="16">
<![CDATA[
entry:881 %sext_ln113_29 = sext i16 %cluster_sum_19_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_29"/></StgValue>
</operation>

<operation id="676" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:882 %add_ln113_19 = add i17 %sext_ln113_28, i17 %sext_ln113_29

]]></Node>
<StgValue><ssdm name="add_ln113_19"/></StgValue>
</operation>

<operation id="677" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="18" op_0_bw="17">
<![CDATA[
entry:883 %sext_ln114_29 = sext i17 %add_ln113_19

]]></Node>
<StgValue><ssdm name="sext_ln114_29"/></StgValue>
</operation>

<operation id="678" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:884 %add_ln114_19 = add i18 %sext_ln114_29, i18 %sext_ln114_27

]]></Node>
<StgValue><ssdm name="add_ln114_19"/></StgValue>
</operation>

<operation id="679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:885 %tmp_3398 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_19, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3398"/></StgValue>
</operation>

<operation id="680" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="18">
<![CDATA[
entry:886 %sum_661 = trunc i18 %add_ln114_19

]]></Node>
<StgValue><ssdm name="sum_661"/></StgValue>
</operation>

<operation id="681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:887 %tmp_3399 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_19, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3399"/></StgValue>
</operation>

<operation id="682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:888 %tmp_1092 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_19, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1092"/></StgValue>
</operation>

<operation id="683" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:889 %icmp_ln113_38 = icmp_ne  i2 %tmp_1092, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_38"/></StgValue>
</operation>

<operation id="684" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:890 %or_ln113_57 = or i1 %tmp_3399, i1 %icmp_ln113_38

]]></Node>
<StgValue><ssdm name="or_ln113_57"/></StgValue>
</operation>

<operation id="685" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:891 %xor_ln113_38 = xor i1 %tmp_3398, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_38"/></StgValue>
</operation>

<operation id="686" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:892 %and_ln113_38 = and i1 %or_ln113_57, i1 %xor_ln113_38

]]></Node>
<StgValue><ssdm name="and_ln113_38"/></StgValue>
</operation>

<operation id="687" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:893 %xor_ln113_39 = xor i1 %tmp_3399, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_39"/></StgValue>
</operation>

<operation id="688" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:894 %icmp_ln113_39 = icmp_ne  i2 %tmp_1092, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_39"/></StgValue>
</operation>

<operation id="689" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:895 %or_ln113_58 = or i1 %icmp_ln113_39, i1 %xor_ln113_39

]]></Node>
<StgValue><ssdm name="or_ln113_58"/></StgValue>
</operation>

<operation id="690" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:896 %and_ln113_39 = and i1 %or_ln113_58, i1 %tmp_3398

]]></Node>
<StgValue><ssdm name="and_ln113_39"/></StgValue>
</operation>

<operation id="691" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:897 %select_ln113_38 = select i1 %and_ln113_38, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_38"/></StgValue>
</operation>

<operation id="692" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:898 %or_ln113_59 = or i1 %and_ln113_38, i1 %and_ln113_39

]]></Node>
<StgValue><ssdm name="or_ln113_59"/></StgValue>
</operation>

<operation id="693" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:899 %sum_762 = select i1 %or_ln113_59, i16 %select_ln113_38, i16 %sum_661

]]></Node>
<StgValue><ssdm name="sum_762"/></StgValue>
</operation>

<operation id="694" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:900 %tmp_3400 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_762, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3400"/></StgValue>
</operation>

<operation id="695" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:901 %xor_ln117_19 = xor i16 %sum_762, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_19"/></StgValue>
</operation>

<operation id="696" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:902 %select_ln117_19 = select i1 %tmp_3400, i16 %xor_ln117_19, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_19"/></StgValue>
</operation>

<operation id="697" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:903 %trunc_ln117_18 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_19, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_18"/></StgValue>
</operation>

<operation id="698" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:904 %tmp_3401 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_19, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3401"/></StgValue>
</operation>

<operation id="699" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:905 %index_19 = select i1 %tmp_3401, i10 1023, i10 %trunc_ln117_18

]]></Node>
<StgValue><ssdm name="index_19"/></StgValue>
</operation>

<operation id="700" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="10">
<![CDATA[
entry:906 %zext_ln120_38 = zext i10 %index_19

]]></Node>
<StgValue><ssdm name="zext_ln120_38"/></StgValue>
</operation>

<operation id="701" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:907 %exp_table_addr_19 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_38

]]></Node>
<StgValue><ssdm name="exp_table_addr_19"/></StgValue>
</operation>

<operation id="702" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="16" op_0_bw="10">
<![CDATA[
entry:908 %exp_table_load_19 = load i10 %exp_table_addr_19

]]></Node>
<StgValue><ssdm name="exp_table_load_19"/></StgValue>
</operation>

<operation id="703" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="17" op_0_bw="16">
<![CDATA[
entry:920 %sext_ln113_30 = sext i16 %cluster_sum_20_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_30"/></StgValue>
</operation>

<operation id="704" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="17" op_0_bw="16">
<![CDATA[
entry:921 %sext_ln113_31 = sext i16 %q_sq_05_10_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_31"/></StgValue>
</operation>

<operation id="705" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:922 %add_ln113_20 = add i17 %sext_ln113_31, i17 %sext_ln113_30

]]></Node>
<StgValue><ssdm name="add_ln113_20"/></StgValue>
</operation>

<operation id="706" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="18" op_0_bw="17">
<![CDATA[
entry:923 %sext_ln114_30 = sext i17 %add_ln113_20

]]></Node>
<StgValue><ssdm name="sext_ln114_30"/></StgValue>
</operation>

<operation id="707" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="18" op_0_bw="16">
<![CDATA[
entry:924 %sext_ln114_31 = sext i16 %k_sq_05_10_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_31"/></StgValue>
</operation>

<operation id="708" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:925 %add_ln114_20 = add i18 %sext_ln114_30, i18 %sext_ln114_31

]]></Node>
<StgValue><ssdm name="add_ln114_20"/></StgValue>
</operation>

<operation id="709" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:926 %tmp_3404 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_20, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3404"/></StgValue>
</operation>

<operation id="710" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="16" op_0_bw="18">
<![CDATA[
entry:927 %sum_663 = trunc i18 %add_ln114_20

]]></Node>
<StgValue><ssdm name="sum_663"/></StgValue>
</operation>

<operation id="711" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:928 %tmp_3405 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_20, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3405"/></StgValue>
</operation>

<operation id="712" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:929 %tmp_1093 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_20, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1093"/></StgValue>
</operation>

<operation id="713" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:930 %icmp_ln113_40 = icmp_ne  i2 %tmp_1093, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_40"/></StgValue>
</operation>

<operation id="714" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:931 %or_ln113_60 = or i1 %tmp_3405, i1 %icmp_ln113_40

]]></Node>
<StgValue><ssdm name="or_ln113_60"/></StgValue>
</operation>

<operation id="715" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:932 %xor_ln113_40 = xor i1 %tmp_3404, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_40"/></StgValue>
</operation>

<operation id="716" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:933 %and_ln113_40 = and i1 %or_ln113_60, i1 %xor_ln113_40

]]></Node>
<StgValue><ssdm name="and_ln113_40"/></StgValue>
</operation>

<operation id="717" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:934 %xor_ln113_41 = xor i1 %tmp_3405, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_41"/></StgValue>
</operation>

<operation id="718" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:935 %icmp_ln113_41 = icmp_ne  i2 %tmp_1093, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_41"/></StgValue>
</operation>

<operation id="719" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:936 %or_ln113_61 = or i1 %icmp_ln113_41, i1 %xor_ln113_41

]]></Node>
<StgValue><ssdm name="or_ln113_61"/></StgValue>
</operation>

<operation id="720" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:937 %and_ln113_41 = and i1 %or_ln113_61, i1 %tmp_3404

]]></Node>
<StgValue><ssdm name="and_ln113_41"/></StgValue>
</operation>

<operation id="721" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:938 %select_ln113_40 = select i1 %and_ln113_40, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_40"/></StgValue>
</operation>

<operation id="722" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:939 %or_ln113_62 = or i1 %and_ln113_40, i1 %and_ln113_41

]]></Node>
<StgValue><ssdm name="or_ln113_62"/></StgValue>
</operation>

<operation id="723" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:940 %sum_763 = select i1 %or_ln113_62, i16 %select_ln113_40, i16 %sum_663

]]></Node>
<StgValue><ssdm name="sum_763"/></StgValue>
</operation>

<operation id="724" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:941 %tmp_3406 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_763, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3406"/></StgValue>
</operation>

<operation id="725" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:942 %xor_ln117_20 = xor i16 %sum_763, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_20"/></StgValue>
</operation>

<operation id="726" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:943 %select_ln117_20 = select i1 %tmp_3406, i16 %xor_ln117_20, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_20"/></StgValue>
</operation>

<operation id="727" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:944 %trunc_ln117_19 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_20, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_19"/></StgValue>
</operation>

<operation id="728" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:945 %tmp_3407 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_20, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3407"/></StgValue>
</operation>

<operation id="729" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:946 %index_20 = select i1 %tmp_3407, i10 1023, i10 %trunc_ln117_19

]]></Node>
<StgValue><ssdm name="index_20"/></StgValue>
</operation>

<operation id="730" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="10">
<![CDATA[
entry:947 %zext_ln120_40 = zext i10 %index_20

]]></Node>
<StgValue><ssdm name="zext_ln120_40"/></StgValue>
</operation>

<operation id="731" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:948 %exp_table_addr_20 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_40

]]></Node>
<StgValue><ssdm name="exp_table_addr_20"/></StgValue>
</operation>

<operation id="732" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="10">
<![CDATA[
entry:949 %exp_table_load_20 = load i10 %exp_table_addr_20

]]></Node>
<StgValue><ssdm name="exp_table_load_20"/></StgValue>
</operation>

<operation id="733" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="17" op_0_bw="16">
<![CDATA[
entry:961 %sext_ln113_32 = sext i16 %cluster_sum_21_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_32"/></StgValue>
</operation>

<operation id="734" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:962 %add_ln113_21 = add i17 %sext_ln113_31, i17 %sext_ln113_32

]]></Node>
<StgValue><ssdm name="add_ln113_21"/></StgValue>
</operation>

<operation id="735" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="18" op_0_bw="17">
<![CDATA[
entry:963 %sext_ln114_32 = sext i17 %add_ln113_21

]]></Node>
<StgValue><ssdm name="sext_ln114_32"/></StgValue>
</operation>

<operation id="736" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="18" op_0_bw="16">
<![CDATA[
entry:964 %sext_ln114_33 = sext i16 %k_sq_05_11_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_33"/></StgValue>
</operation>

<operation id="737" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:965 %add_ln114_21 = add i18 %sext_ln114_32, i18 %sext_ln114_33

]]></Node>
<StgValue><ssdm name="add_ln114_21"/></StgValue>
</operation>

<operation id="738" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:966 %tmp_3410 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_21, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3410"/></StgValue>
</operation>

<operation id="739" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="16" op_0_bw="18">
<![CDATA[
entry:967 %sum_665 = trunc i18 %add_ln114_21

]]></Node>
<StgValue><ssdm name="sum_665"/></StgValue>
</operation>

<operation id="740" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:968 %tmp_3411 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_21, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3411"/></StgValue>
</operation>

<operation id="741" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:969 %tmp_1094 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_21, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1094"/></StgValue>
</operation>

<operation id="742" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:970 %icmp_ln113_42 = icmp_ne  i2 %tmp_1094, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_42"/></StgValue>
</operation>

<operation id="743" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:971 %or_ln113_63 = or i1 %tmp_3411, i1 %icmp_ln113_42

]]></Node>
<StgValue><ssdm name="or_ln113_63"/></StgValue>
</operation>

<operation id="744" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:972 %xor_ln113_42 = xor i1 %tmp_3410, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_42"/></StgValue>
</operation>

<operation id="745" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:973 %and_ln113_42 = and i1 %or_ln113_63, i1 %xor_ln113_42

]]></Node>
<StgValue><ssdm name="and_ln113_42"/></StgValue>
</operation>

<operation id="746" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:974 %xor_ln113_43 = xor i1 %tmp_3411, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_43"/></StgValue>
</operation>

<operation id="747" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:975 %icmp_ln113_43 = icmp_ne  i2 %tmp_1094, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_43"/></StgValue>
</operation>

<operation id="748" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:976 %or_ln113_64 = or i1 %icmp_ln113_43, i1 %xor_ln113_43

]]></Node>
<StgValue><ssdm name="or_ln113_64"/></StgValue>
</operation>

<operation id="749" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:977 %and_ln113_43 = and i1 %or_ln113_64, i1 %tmp_3410

]]></Node>
<StgValue><ssdm name="and_ln113_43"/></StgValue>
</operation>

<operation id="750" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:978 %select_ln113_42 = select i1 %and_ln113_42, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_42"/></StgValue>
</operation>

<operation id="751" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:979 %or_ln113_65 = or i1 %and_ln113_42, i1 %and_ln113_43

]]></Node>
<StgValue><ssdm name="or_ln113_65"/></StgValue>
</operation>

<operation id="752" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:980 %sum_764 = select i1 %or_ln113_65, i16 %select_ln113_42, i16 %sum_665

]]></Node>
<StgValue><ssdm name="sum_764"/></StgValue>
</operation>

<operation id="753" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:981 %tmp_3412 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_764, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3412"/></StgValue>
</operation>

<operation id="754" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:982 %xor_ln117_21 = xor i16 %sum_764, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_21"/></StgValue>
</operation>

<operation id="755" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:983 %select_ln117_21 = select i1 %tmp_3412, i16 %xor_ln117_21, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_21"/></StgValue>
</operation>

<operation id="756" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:984 %trunc_ln117_20 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_21, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_20"/></StgValue>
</operation>

<operation id="757" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:985 %tmp_3413 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_21, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3413"/></StgValue>
</operation>

<operation id="758" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:986 %index_21 = select i1 %tmp_3413, i10 1023, i10 %trunc_ln117_20

]]></Node>
<StgValue><ssdm name="index_21"/></StgValue>
</operation>

<operation id="759" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="64" op_0_bw="10">
<![CDATA[
entry:987 %zext_ln120_42 = zext i10 %index_21

]]></Node>
<StgValue><ssdm name="zext_ln120_42"/></StgValue>
</operation>

<operation id="760" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:988 %exp_table_addr_21 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_42

]]></Node>
<StgValue><ssdm name="exp_table_addr_21"/></StgValue>
</operation>

<operation id="761" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="16" op_0_bw="10">
<![CDATA[
entry:989 %exp_table_load_21 = load i10 %exp_table_addr_21

]]></Node>
<StgValue><ssdm name="exp_table_load_21"/></StgValue>
</operation>

<operation id="762" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="17" op_0_bw="16">
<![CDATA[
entry:1001 %sext_ln113_33 = sext i16 %cluster_sum_22_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_33"/></StgValue>
</operation>

<operation id="763" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="17" op_0_bw="16">
<![CDATA[
entry:1002 %sext_ln113_34 = sext i16 %q_sq_05_11_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_34"/></StgValue>
</operation>

<operation id="764" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1003 %add_ln113_22 = add i17 %sext_ln113_34, i17 %sext_ln113_33

]]></Node>
<StgValue><ssdm name="add_ln113_22"/></StgValue>
</operation>

<operation id="765" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="18" op_0_bw="17">
<![CDATA[
entry:1004 %sext_ln114_34 = sext i17 %add_ln113_22

]]></Node>
<StgValue><ssdm name="sext_ln114_34"/></StgValue>
</operation>

<operation id="766" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:1005 %add_ln114_22 = add i18 %sext_ln114_34, i18 %sext_ln114_31

]]></Node>
<StgValue><ssdm name="add_ln114_22"/></StgValue>
</operation>

<operation id="767" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1006 %tmp_3416 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_22, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3416"/></StgValue>
</operation>

<operation id="768" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="16" op_0_bw="18">
<![CDATA[
entry:1007 %sum_667 = trunc i18 %add_ln114_22

]]></Node>
<StgValue><ssdm name="sum_667"/></StgValue>
</operation>

<operation id="769" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1008 %tmp_3417 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_22, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3417"/></StgValue>
</operation>

<operation id="770" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1009 %tmp_1095 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_22, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1095"/></StgValue>
</operation>

<operation id="771" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1010 %icmp_ln113_44 = icmp_ne  i2 %tmp_1095, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_44"/></StgValue>
</operation>

<operation id="772" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1011 %or_ln113_66 = or i1 %tmp_3417, i1 %icmp_ln113_44

]]></Node>
<StgValue><ssdm name="or_ln113_66"/></StgValue>
</operation>

<operation id="773" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1012 %xor_ln113_44 = xor i1 %tmp_3416, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_44"/></StgValue>
</operation>

<operation id="774" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1013 %and_ln113_44 = and i1 %or_ln113_66, i1 %xor_ln113_44

]]></Node>
<StgValue><ssdm name="and_ln113_44"/></StgValue>
</operation>

<operation id="775" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1014 %xor_ln113_45 = xor i1 %tmp_3417, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_45"/></StgValue>
</operation>

<operation id="776" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1015 %icmp_ln113_45 = icmp_ne  i2 %tmp_1095, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_45"/></StgValue>
</operation>

<operation id="777" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1016 %or_ln113_67 = or i1 %icmp_ln113_45, i1 %xor_ln113_45

]]></Node>
<StgValue><ssdm name="or_ln113_67"/></StgValue>
</operation>

<operation id="778" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1017 %and_ln113_45 = and i1 %or_ln113_67, i1 %tmp_3416

]]></Node>
<StgValue><ssdm name="and_ln113_45"/></StgValue>
</operation>

<operation id="779" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1018 %select_ln113_44 = select i1 %and_ln113_44, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_44"/></StgValue>
</operation>

<operation id="780" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1019 %or_ln113_68 = or i1 %and_ln113_44, i1 %and_ln113_45

]]></Node>
<StgValue><ssdm name="or_ln113_68"/></StgValue>
</operation>

<operation id="781" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1020 %sum_765 = select i1 %or_ln113_68, i16 %select_ln113_44, i16 %sum_667

]]></Node>
<StgValue><ssdm name="sum_765"/></StgValue>
</operation>

<operation id="782" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1021 %tmp_3418 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_765, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3418"/></StgValue>
</operation>

<operation id="783" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1022 %xor_ln117_22 = xor i16 %sum_765, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_22"/></StgValue>
</operation>

<operation id="784" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1023 %select_ln117_22 = select i1 %tmp_3418, i16 %xor_ln117_22, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_22"/></StgValue>
</operation>

<operation id="785" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1024 %trunc_ln117_21 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_22, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_21"/></StgValue>
</operation>

<operation id="786" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1025 %tmp_3419 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_22, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3419"/></StgValue>
</operation>

<operation id="787" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:1026 %index_22 = select i1 %tmp_3419, i10 1023, i10 %trunc_ln117_21

]]></Node>
<StgValue><ssdm name="index_22"/></StgValue>
</operation>

<operation id="788" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="10">
<![CDATA[
entry:1027 %zext_ln120_44 = zext i10 %index_22

]]></Node>
<StgValue><ssdm name="zext_ln120_44"/></StgValue>
</operation>

<operation id="789" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1028 %exp_table_addr_22 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_44

]]></Node>
<StgValue><ssdm name="exp_table_addr_22"/></StgValue>
</operation>

<operation id="790" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="10">
<![CDATA[
entry:1029 %exp_table_load_22 = load i10 %exp_table_addr_22

]]></Node>
<StgValue><ssdm name="exp_table_load_22"/></StgValue>
</operation>

<operation id="791" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="17" op_0_bw="16">
<![CDATA[
entry:1041 %sext_ln113_35 = sext i16 %cluster_sum_23_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_35"/></StgValue>
</operation>

<operation id="792" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1042 %add_ln113_23 = add i17 %sext_ln113_34, i17 %sext_ln113_35

]]></Node>
<StgValue><ssdm name="add_ln113_23"/></StgValue>
</operation>

<operation id="793" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="18" op_0_bw="17">
<![CDATA[
entry:1043 %sext_ln114_35 = sext i17 %add_ln113_23

]]></Node>
<StgValue><ssdm name="sext_ln114_35"/></StgValue>
</operation>

<operation id="794" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:1044 %add_ln114_23 = add i18 %sext_ln114_35, i18 %sext_ln114_33

]]></Node>
<StgValue><ssdm name="add_ln114_23"/></StgValue>
</operation>

<operation id="795" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1045 %tmp_3422 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_23, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3422"/></StgValue>
</operation>

<operation id="796" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="16" op_0_bw="18">
<![CDATA[
entry:1046 %sum_669 = trunc i18 %add_ln114_23

]]></Node>
<StgValue><ssdm name="sum_669"/></StgValue>
</operation>

<operation id="797" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1047 %tmp_3423 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_23, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3423"/></StgValue>
</operation>

<operation id="798" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1048 %tmp_1096 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_23, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1096"/></StgValue>
</operation>

<operation id="799" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1049 %icmp_ln113_46 = icmp_ne  i2 %tmp_1096, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_46"/></StgValue>
</operation>

<operation id="800" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1050 %or_ln113_69 = or i1 %tmp_3423, i1 %icmp_ln113_46

]]></Node>
<StgValue><ssdm name="or_ln113_69"/></StgValue>
</operation>

<operation id="801" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1051 %xor_ln113_46 = xor i1 %tmp_3422, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_46"/></StgValue>
</operation>

<operation id="802" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1052 %and_ln113_46 = and i1 %or_ln113_69, i1 %xor_ln113_46

]]></Node>
<StgValue><ssdm name="and_ln113_46"/></StgValue>
</operation>

<operation id="803" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1053 %xor_ln113_47 = xor i1 %tmp_3423, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_47"/></StgValue>
</operation>

<operation id="804" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1054 %icmp_ln113_47 = icmp_ne  i2 %tmp_1096, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_47"/></StgValue>
</operation>

<operation id="805" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1055 %or_ln113_70 = or i1 %icmp_ln113_47, i1 %xor_ln113_47

]]></Node>
<StgValue><ssdm name="or_ln113_70"/></StgValue>
</operation>

<operation id="806" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1056 %and_ln113_47 = and i1 %or_ln113_70, i1 %tmp_3422

]]></Node>
<StgValue><ssdm name="and_ln113_47"/></StgValue>
</operation>

<operation id="807" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1057 %select_ln113_46 = select i1 %and_ln113_46, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_46"/></StgValue>
</operation>

<operation id="808" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1058 %or_ln113_71 = or i1 %and_ln113_46, i1 %and_ln113_47

]]></Node>
<StgValue><ssdm name="or_ln113_71"/></StgValue>
</operation>

<operation id="809" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1059 %sum_766 = select i1 %or_ln113_71, i16 %select_ln113_46, i16 %sum_669

]]></Node>
<StgValue><ssdm name="sum_766"/></StgValue>
</operation>

<operation id="810" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1060 %tmp_3424 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_766, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3424"/></StgValue>
</operation>

<operation id="811" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1061 %xor_ln117_23 = xor i16 %sum_766, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_23"/></StgValue>
</operation>

<operation id="812" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1062 %select_ln117_23 = select i1 %tmp_3424, i16 %xor_ln117_23, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_23"/></StgValue>
</operation>

<operation id="813" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1063 %trunc_ln117_22 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_23, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_22"/></StgValue>
</operation>

<operation id="814" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1064 %tmp_3425 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_23, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3425"/></StgValue>
</operation>

<operation id="815" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:1065 %index_23 = select i1 %tmp_3425, i10 1023, i10 %trunc_ln117_22

]]></Node>
<StgValue><ssdm name="index_23"/></StgValue>
</operation>

<operation id="816" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="10">
<![CDATA[
entry:1066 %zext_ln120_46 = zext i10 %index_23

]]></Node>
<StgValue><ssdm name="zext_ln120_46"/></StgValue>
</operation>

<operation id="817" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1067 %exp_table_addr_23 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_46

]]></Node>
<StgValue><ssdm name="exp_table_addr_23"/></StgValue>
</operation>

<operation id="818" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="16" op_0_bw="10">
<![CDATA[
entry:1068 %exp_table_load_23 = load i10 %exp_table_addr_23

]]></Node>
<StgValue><ssdm name="exp_table_load_23"/></StgValue>
</operation>

<operation id="819" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="17" op_0_bw="16">
<![CDATA[
entry:1080 %sext_ln113_36 = sext i16 %cluster_sum_24_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_36"/></StgValue>
</operation>

<operation id="820" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="17" op_0_bw="16">
<![CDATA[
entry:1081 %sext_ln113_37 = sext i16 %q_sq_05_12_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_37"/></StgValue>
</operation>

<operation id="821" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1082 %add_ln113_24 = add i17 %sext_ln113_37, i17 %sext_ln113_36

]]></Node>
<StgValue><ssdm name="add_ln113_24"/></StgValue>
</operation>

<operation id="822" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="18" op_0_bw="17">
<![CDATA[
entry:1083 %sext_ln114_36 = sext i17 %add_ln113_24

]]></Node>
<StgValue><ssdm name="sext_ln114_36"/></StgValue>
</operation>

<operation id="823" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="18" op_0_bw="16">
<![CDATA[
entry:1084 %sext_ln114_37 = sext i16 %k_sq_05_12_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_37"/></StgValue>
</operation>

<operation id="824" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:1085 %add_ln114_24 = add i18 %sext_ln114_36, i18 %sext_ln114_37

]]></Node>
<StgValue><ssdm name="add_ln114_24"/></StgValue>
</operation>

<operation id="825" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1086 %tmp_3428 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_24, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3428"/></StgValue>
</operation>

<operation id="826" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="16" op_0_bw="18">
<![CDATA[
entry:1087 %sum_671 = trunc i18 %add_ln114_24

]]></Node>
<StgValue><ssdm name="sum_671"/></StgValue>
</operation>

<operation id="827" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1088 %tmp_3429 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_24, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3429"/></StgValue>
</operation>

<operation id="828" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1089 %tmp_1097 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_24, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1097"/></StgValue>
</operation>

<operation id="829" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1090 %icmp_ln113_48 = icmp_ne  i2 %tmp_1097, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_48"/></StgValue>
</operation>

<operation id="830" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1091 %or_ln113_72 = or i1 %tmp_3429, i1 %icmp_ln113_48

]]></Node>
<StgValue><ssdm name="or_ln113_72"/></StgValue>
</operation>

<operation id="831" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1092 %xor_ln113_48 = xor i1 %tmp_3428, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_48"/></StgValue>
</operation>

<operation id="832" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1093 %and_ln113_48 = and i1 %or_ln113_72, i1 %xor_ln113_48

]]></Node>
<StgValue><ssdm name="and_ln113_48"/></StgValue>
</operation>

<operation id="833" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1094 %xor_ln113_49 = xor i1 %tmp_3429, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_49"/></StgValue>
</operation>

<operation id="834" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1095 %icmp_ln113_49 = icmp_ne  i2 %tmp_1097, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_49"/></StgValue>
</operation>

<operation id="835" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1096 %or_ln113_73 = or i1 %icmp_ln113_49, i1 %xor_ln113_49

]]></Node>
<StgValue><ssdm name="or_ln113_73"/></StgValue>
</operation>

<operation id="836" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1097 %and_ln113_49 = and i1 %or_ln113_73, i1 %tmp_3428

]]></Node>
<StgValue><ssdm name="and_ln113_49"/></StgValue>
</operation>

<operation id="837" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1098 %select_ln113_48 = select i1 %and_ln113_48, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_48"/></StgValue>
</operation>

<operation id="838" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1099 %or_ln113_74 = or i1 %and_ln113_48, i1 %and_ln113_49

]]></Node>
<StgValue><ssdm name="or_ln113_74"/></StgValue>
</operation>

<operation id="839" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1100 %sum_767 = select i1 %or_ln113_74, i16 %select_ln113_48, i16 %sum_671

]]></Node>
<StgValue><ssdm name="sum_767"/></StgValue>
</operation>

<operation id="840" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1101 %tmp_3430 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_767, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3430"/></StgValue>
</operation>

<operation id="841" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1102 %xor_ln117_24 = xor i16 %sum_767, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_24"/></StgValue>
</operation>

<operation id="842" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1103 %select_ln117_24 = select i1 %tmp_3430, i16 %xor_ln117_24, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_24"/></StgValue>
</operation>

<operation id="843" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1104 %trunc_ln117_23 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_24, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_23"/></StgValue>
</operation>

<operation id="844" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1105 %tmp_3431 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_24, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3431"/></StgValue>
</operation>

<operation id="845" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:1106 %index_24 = select i1 %tmp_3431, i10 1023, i10 %trunc_ln117_23

]]></Node>
<StgValue><ssdm name="index_24"/></StgValue>
</operation>

<operation id="846" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="10">
<![CDATA[
entry:1107 %zext_ln120_48 = zext i10 %index_24

]]></Node>
<StgValue><ssdm name="zext_ln120_48"/></StgValue>
</operation>

<operation id="847" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1108 %exp_table_addr_24 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_48

]]></Node>
<StgValue><ssdm name="exp_table_addr_24"/></StgValue>
</operation>

<operation id="848" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="16" op_0_bw="10">
<![CDATA[
entry:1109 %exp_table_load_24 = load i10 %exp_table_addr_24

]]></Node>
<StgValue><ssdm name="exp_table_load_24"/></StgValue>
</operation>

<operation id="849" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="17" op_0_bw="16">
<![CDATA[
entry:1121 %sext_ln113_38 = sext i16 %cluster_sum_25_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_38"/></StgValue>
</operation>

<operation id="850" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1122 %add_ln113_25 = add i17 %sext_ln113_37, i17 %sext_ln113_38

]]></Node>
<StgValue><ssdm name="add_ln113_25"/></StgValue>
</operation>

<operation id="851" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="18" op_0_bw="17">
<![CDATA[
entry:1123 %sext_ln114_38 = sext i17 %add_ln113_25

]]></Node>
<StgValue><ssdm name="sext_ln114_38"/></StgValue>
</operation>

<operation id="852" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="18" op_0_bw="16">
<![CDATA[
entry:1124 %sext_ln114_39 = sext i16 %k_sq_05_13_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_39"/></StgValue>
</operation>

<operation id="853" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:1125 %add_ln114_25 = add i18 %sext_ln114_38, i18 %sext_ln114_39

]]></Node>
<StgValue><ssdm name="add_ln114_25"/></StgValue>
</operation>

<operation id="854" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1126 %tmp_3434 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_25, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3434"/></StgValue>
</operation>

<operation id="855" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="16" op_0_bw="18">
<![CDATA[
entry:1127 %sum_673 = trunc i18 %add_ln114_25

]]></Node>
<StgValue><ssdm name="sum_673"/></StgValue>
</operation>

<operation id="856" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1128 %tmp_3435 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_25, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3435"/></StgValue>
</operation>

<operation id="857" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1129 %tmp_1098 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_25, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1098"/></StgValue>
</operation>

<operation id="858" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1130 %icmp_ln113_50 = icmp_ne  i2 %tmp_1098, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_50"/></StgValue>
</operation>

<operation id="859" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1131 %or_ln113_75 = or i1 %tmp_3435, i1 %icmp_ln113_50

]]></Node>
<StgValue><ssdm name="or_ln113_75"/></StgValue>
</operation>

<operation id="860" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1132 %xor_ln113_50 = xor i1 %tmp_3434, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_50"/></StgValue>
</operation>

<operation id="861" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1133 %and_ln113_50 = and i1 %or_ln113_75, i1 %xor_ln113_50

]]></Node>
<StgValue><ssdm name="and_ln113_50"/></StgValue>
</operation>

<operation id="862" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1134 %xor_ln113_51 = xor i1 %tmp_3435, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_51"/></StgValue>
</operation>

<operation id="863" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1135 %icmp_ln113_51 = icmp_ne  i2 %tmp_1098, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_51"/></StgValue>
</operation>

<operation id="864" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1136 %or_ln113_76 = or i1 %icmp_ln113_51, i1 %xor_ln113_51

]]></Node>
<StgValue><ssdm name="or_ln113_76"/></StgValue>
</operation>

<operation id="865" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1137 %and_ln113_51 = and i1 %or_ln113_76, i1 %tmp_3434

]]></Node>
<StgValue><ssdm name="and_ln113_51"/></StgValue>
</operation>

<operation id="866" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1138 %select_ln113_50 = select i1 %and_ln113_50, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_50"/></StgValue>
</operation>

<operation id="867" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1139 %or_ln113_77 = or i1 %and_ln113_50, i1 %and_ln113_51

]]></Node>
<StgValue><ssdm name="or_ln113_77"/></StgValue>
</operation>

<operation id="868" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1140 %sum_768 = select i1 %or_ln113_77, i16 %select_ln113_50, i16 %sum_673

]]></Node>
<StgValue><ssdm name="sum_768"/></StgValue>
</operation>

<operation id="869" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1141 %tmp_3436 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_768, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3436"/></StgValue>
</operation>

<operation id="870" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1142 %xor_ln117_25 = xor i16 %sum_768, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_25"/></StgValue>
</operation>

<operation id="871" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1143 %select_ln117_25 = select i1 %tmp_3436, i16 %xor_ln117_25, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_25"/></StgValue>
</operation>

<operation id="872" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1144 %trunc_ln117_24 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_25, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_24"/></StgValue>
</operation>

<operation id="873" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1145 %tmp_3437 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_25, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3437"/></StgValue>
</operation>

<operation id="874" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:1146 %index_25 = select i1 %tmp_3437, i10 1023, i10 %trunc_ln117_24

]]></Node>
<StgValue><ssdm name="index_25"/></StgValue>
</operation>

<operation id="875" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="64" op_0_bw="10">
<![CDATA[
entry:1147 %zext_ln120_50 = zext i10 %index_25

]]></Node>
<StgValue><ssdm name="zext_ln120_50"/></StgValue>
</operation>

<operation id="876" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1148 %exp_table_addr_25 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_50

]]></Node>
<StgValue><ssdm name="exp_table_addr_25"/></StgValue>
</operation>

<operation id="877" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="16" op_0_bw="10">
<![CDATA[
entry:1149 %exp_table_load_25 = load i10 %exp_table_addr_25

]]></Node>
<StgValue><ssdm name="exp_table_load_25"/></StgValue>
</operation>

<operation id="878" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="17" op_0_bw="16">
<![CDATA[
entry:1161 %sext_ln113_39 = sext i16 %cluster_sum_26_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_39"/></StgValue>
</operation>

<operation id="879" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="17" op_0_bw="16">
<![CDATA[
entry:1162 %sext_ln113_40 = sext i16 %q_sq_05_13_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_40"/></StgValue>
</operation>

<operation id="880" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1163 %add_ln113_26 = add i17 %sext_ln113_40, i17 %sext_ln113_39

]]></Node>
<StgValue><ssdm name="add_ln113_26"/></StgValue>
</operation>

<operation id="881" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="18" op_0_bw="17">
<![CDATA[
entry:1164 %sext_ln114_40 = sext i17 %add_ln113_26

]]></Node>
<StgValue><ssdm name="sext_ln114_40"/></StgValue>
</operation>

<operation id="882" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:1165 %add_ln114_26 = add i18 %sext_ln114_40, i18 %sext_ln114_37

]]></Node>
<StgValue><ssdm name="add_ln114_26"/></StgValue>
</operation>

<operation id="883" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1166 %tmp_3440 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_26, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3440"/></StgValue>
</operation>

<operation id="884" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="16" op_0_bw="18">
<![CDATA[
entry:1167 %sum_675 = trunc i18 %add_ln114_26

]]></Node>
<StgValue><ssdm name="sum_675"/></StgValue>
</operation>

<operation id="885" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1168 %tmp_3441 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_26, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3441"/></StgValue>
</operation>

<operation id="886" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1169 %tmp_1099 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_26, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1099"/></StgValue>
</operation>

<operation id="887" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1170 %icmp_ln113_52 = icmp_ne  i2 %tmp_1099, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_52"/></StgValue>
</operation>

<operation id="888" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1171 %or_ln113_78 = or i1 %tmp_3441, i1 %icmp_ln113_52

]]></Node>
<StgValue><ssdm name="or_ln113_78"/></StgValue>
</operation>

<operation id="889" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1172 %xor_ln113_52 = xor i1 %tmp_3440, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_52"/></StgValue>
</operation>

<operation id="890" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1173 %and_ln113_52 = and i1 %or_ln113_78, i1 %xor_ln113_52

]]></Node>
<StgValue><ssdm name="and_ln113_52"/></StgValue>
</operation>

<operation id="891" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1174 %xor_ln113_53 = xor i1 %tmp_3441, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_53"/></StgValue>
</operation>

<operation id="892" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1175 %icmp_ln113_53 = icmp_ne  i2 %tmp_1099, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_53"/></StgValue>
</operation>

<operation id="893" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1176 %or_ln113_79 = or i1 %icmp_ln113_53, i1 %xor_ln113_53

]]></Node>
<StgValue><ssdm name="or_ln113_79"/></StgValue>
</operation>

<operation id="894" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1177 %and_ln113_53 = and i1 %or_ln113_79, i1 %tmp_3440

]]></Node>
<StgValue><ssdm name="and_ln113_53"/></StgValue>
</operation>

<operation id="895" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1178 %select_ln113_52 = select i1 %and_ln113_52, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_52"/></StgValue>
</operation>

<operation id="896" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1179 %or_ln113_80 = or i1 %and_ln113_52, i1 %and_ln113_53

]]></Node>
<StgValue><ssdm name="or_ln113_80"/></StgValue>
</operation>

<operation id="897" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1180 %sum_769 = select i1 %or_ln113_80, i16 %select_ln113_52, i16 %sum_675

]]></Node>
<StgValue><ssdm name="sum_769"/></StgValue>
</operation>

<operation id="898" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1181 %tmp_3442 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_769, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3442"/></StgValue>
</operation>

<operation id="899" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1182 %xor_ln117_26 = xor i16 %sum_769, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_26"/></StgValue>
</operation>

<operation id="900" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1183 %select_ln117_26 = select i1 %tmp_3442, i16 %xor_ln117_26, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_26"/></StgValue>
</operation>

<operation id="901" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1184 %trunc_ln117_25 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_26, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_25"/></StgValue>
</operation>

<operation id="902" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1185 %tmp_3443 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_26, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3443"/></StgValue>
</operation>

<operation id="903" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:1186 %index_26 = select i1 %tmp_3443, i10 1023, i10 %trunc_ln117_25

]]></Node>
<StgValue><ssdm name="index_26"/></StgValue>
</operation>

<operation id="904" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="64" op_0_bw="10">
<![CDATA[
entry:1187 %zext_ln120_52 = zext i10 %index_26

]]></Node>
<StgValue><ssdm name="zext_ln120_52"/></StgValue>
</operation>

<operation id="905" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1188 %exp_table_addr_26 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_52

]]></Node>
<StgValue><ssdm name="exp_table_addr_26"/></StgValue>
</operation>

<operation id="906" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="16" op_0_bw="10">
<![CDATA[
entry:1189 %exp_table_load_26 = load i10 %exp_table_addr_26

]]></Node>
<StgValue><ssdm name="exp_table_load_26"/></StgValue>
</operation>

<operation id="907" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="17" op_0_bw="16">
<![CDATA[
entry:1201 %sext_ln113_41 = sext i16 %cluster_sum_27_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_41"/></StgValue>
</operation>

<operation id="908" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1202 %add_ln113_27 = add i17 %sext_ln113_40, i17 %sext_ln113_41

]]></Node>
<StgValue><ssdm name="add_ln113_27"/></StgValue>
</operation>

<operation id="909" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="18" op_0_bw="17">
<![CDATA[
entry:1203 %sext_ln114_41 = sext i17 %add_ln113_27

]]></Node>
<StgValue><ssdm name="sext_ln114_41"/></StgValue>
</operation>

<operation id="910" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:1204 %add_ln114_27 = add i18 %sext_ln114_41, i18 %sext_ln114_39

]]></Node>
<StgValue><ssdm name="add_ln114_27"/></StgValue>
</operation>

<operation id="911" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1205 %tmp_3446 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_27, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3446"/></StgValue>
</operation>

<operation id="912" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="16" op_0_bw="18">
<![CDATA[
entry:1206 %sum_677 = trunc i18 %add_ln114_27

]]></Node>
<StgValue><ssdm name="sum_677"/></StgValue>
</operation>

<operation id="913" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1207 %tmp_3447 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_27, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3447"/></StgValue>
</operation>

<operation id="914" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1208 %tmp_1100 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_27, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1100"/></StgValue>
</operation>

<operation id="915" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1209 %icmp_ln113_54 = icmp_ne  i2 %tmp_1100, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_54"/></StgValue>
</operation>

<operation id="916" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1210 %or_ln113_81 = or i1 %tmp_3447, i1 %icmp_ln113_54

]]></Node>
<StgValue><ssdm name="or_ln113_81"/></StgValue>
</operation>

<operation id="917" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1211 %xor_ln113_54 = xor i1 %tmp_3446, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_54"/></StgValue>
</operation>

<operation id="918" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1212 %and_ln113_54 = and i1 %or_ln113_81, i1 %xor_ln113_54

]]></Node>
<StgValue><ssdm name="and_ln113_54"/></StgValue>
</operation>

<operation id="919" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1213 %xor_ln113_55 = xor i1 %tmp_3447, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_55"/></StgValue>
</operation>

<operation id="920" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1214 %icmp_ln113_55 = icmp_ne  i2 %tmp_1100, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_55"/></StgValue>
</operation>

<operation id="921" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1215 %or_ln113_82 = or i1 %icmp_ln113_55, i1 %xor_ln113_55

]]></Node>
<StgValue><ssdm name="or_ln113_82"/></StgValue>
</operation>

<operation id="922" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1216 %and_ln113_55 = and i1 %or_ln113_82, i1 %tmp_3446

]]></Node>
<StgValue><ssdm name="and_ln113_55"/></StgValue>
</operation>

<operation id="923" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1217 %select_ln113_54 = select i1 %and_ln113_54, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_54"/></StgValue>
</operation>

<operation id="924" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1218 %or_ln113_83 = or i1 %and_ln113_54, i1 %and_ln113_55

]]></Node>
<StgValue><ssdm name="or_ln113_83"/></StgValue>
</operation>

<operation id="925" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1219 %sum_770 = select i1 %or_ln113_83, i16 %select_ln113_54, i16 %sum_677

]]></Node>
<StgValue><ssdm name="sum_770"/></StgValue>
</operation>

<operation id="926" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1220 %tmp_3448 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_770, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3448"/></StgValue>
</operation>

<operation id="927" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1221 %xor_ln117_27 = xor i16 %sum_770, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_27"/></StgValue>
</operation>

<operation id="928" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1222 %select_ln117_27 = select i1 %tmp_3448, i16 %xor_ln117_27, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_27"/></StgValue>
</operation>

<operation id="929" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1223 %trunc_ln117_26 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_27, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_26"/></StgValue>
</operation>

<operation id="930" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1224 %tmp_3449 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_27, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3449"/></StgValue>
</operation>

<operation id="931" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:1225 %index_27 = select i1 %tmp_3449, i10 1023, i10 %trunc_ln117_26

]]></Node>
<StgValue><ssdm name="index_27"/></StgValue>
</operation>

<operation id="932" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="10">
<![CDATA[
entry:1226 %zext_ln120_54 = zext i10 %index_27

]]></Node>
<StgValue><ssdm name="zext_ln120_54"/></StgValue>
</operation>

<operation id="933" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1227 %exp_table_addr_27 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_54

]]></Node>
<StgValue><ssdm name="exp_table_addr_27"/></StgValue>
</operation>

<operation id="934" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="16" op_0_bw="10">
<![CDATA[
entry:1228 %exp_table_load_27 = load i10 %exp_table_addr_27

]]></Node>
<StgValue><ssdm name="exp_table_load_27"/></StgValue>
</operation>

<operation id="935" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="17" op_0_bw="16">
<![CDATA[
entry:1240 %sext_ln113_42 = sext i16 %cluster_sum_28_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_42"/></StgValue>
</operation>

<operation id="936" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="17" op_0_bw="16">
<![CDATA[
entry:1241 %sext_ln113_43 = sext i16 %q_sq_05_14_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_43"/></StgValue>
</operation>

<operation id="937" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1242 %add_ln113_28 = add i17 %sext_ln113_43, i17 %sext_ln113_42

]]></Node>
<StgValue><ssdm name="add_ln113_28"/></StgValue>
</operation>

<operation id="938" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="18" op_0_bw="17">
<![CDATA[
entry:1243 %sext_ln114_42 = sext i17 %add_ln113_28

]]></Node>
<StgValue><ssdm name="sext_ln114_42"/></StgValue>
</operation>

<operation id="939" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="18" op_0_bw="16">
<![CDATA[
entry:1244 %sext_ln114_43 = sext i16 %k_sq_05_14_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_43"/></StgValue>
</operation>

<operation id="940" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:1245 %add_ln114_28 = add i18 %sext_ln114_42, i18 %sext_ln114_43

]]></Node>
<StgValue><ssdm name="add_ln114_28"/></StgValue>
</operation>

<operation id="941" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1246 %tmp_3452 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_28, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3452"/></StgValue>
</operation>

<operation id="942" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="16" op_0_bw="18">
<![CDATA[
entry:1247 %sum_679 = trunc i18 %add_ln114_28

]]></Node>
<StgValue><ssdm name="sum_679"/></StgValue>
</operation>

<operation id="943" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1248 %tmp_3453 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_28, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3453"/></StgValue>
</operation>

<operation id="944" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1249 %tmp_1101 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_28, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1101"/></StgValue>
</operation>

<operation id="945" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1250 %icmp_ln113_56 = icmp_ne  i2 %tmp_1101, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_56"/></StgValue>
</operation>

<operation id="946" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1251 %or_ln113_84 = or i1 %tmp_3453, i1 %icmp_ln113_56

]]></Node>
<StgValue><ssdm name="or_ln113_84"/></StgValue>
</operation>

<operation id="947" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1252 %xor_ln113_56 = xor i1 %tmp_3452, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_56"/></StgValue>
</operation>

<operation id="948" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1253 %and_ln113_56 = and i1 %or_ln113_84, i1 %xor_ln113_56

]]></Node>
<StgValue><ssdm name="and_ln113_56"/></StgValue>
</operation>

<operation id="949" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1254 %xor_ln113_57 = xor i1 %tmp_3453, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_57"/></StgValue>
</operation>

<operation id="950" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1255 %icmp_ln113_57 = icmp_ne  i2 %tmp_1101, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_57"/></StgValue>
</operation>

<operation id="951" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1256 %or_ln113_85 = or i1 %icmp_ln113_57, i1 %xor_ln113_57

]]></Node>
<StgValue><ssdm name="or_ln113_85"/></StgValue>
</operation>

<operation id="952" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1257 %and_ln113_57 = and i1 %or_ln113_85, i1 %tmp_3452

]]></Node>
<StgValue><ssdm name="and_ln113_57"/></StgValue>
</operation>

<operation id="953" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1258 %select_ln113_56 = select i1 %and_ln113_56, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_56"/></StgValue>
</operation>

<operation id="954" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1259 %or_ln113_86 = or i1 %and_ln113_56, i1 %and_ln113_57

]]></Node>
<StgValue><ssdm name="or_ln113_86"/></StgValue>
</operation>

<operation id="955" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1260 %sum_771 = select i1 %or_ln113_86, i16 %select_ln113_56, i16 %sum_679

]]></Node>
<StgValue><ssdm name="sum_771"/></StgValue>
</operation>

<operation id="956" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1261 %tmp_3454 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_771, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3454"/></StgValue>
</operation>

<operation id="957" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1262 %xor_ln117_28 = xor i16 %sum_771, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_28"/></StgValue>
</operation>

<operation id="958" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1263 %select_ln117_28 = select i1 %tmp_3454, i16 %xor_ln117_28, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_28"/></StgValue>
</operation>

<operation id="959" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1264 %trunc_ln117_27 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_28, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_27"/></StgValue>
</operation>

<operation id="960" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1265 %tmp_3455 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_28, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3455"/></StgValue>
</operation>

<operation id="961" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:1266 %index_28 = select i1 %tmp_3455, i10 1023, i10 %trunc_ln117_27

]]></Node>
<StgValue><ssdm name="index_28"/></StgValue>
</operation>

<operation id="962" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="10">
<![CDATA[
entry:1267 %zext_ln120_56 = zext i10 %index_28

]]></Node>
<StgValue><ssdm name="zext_ln120_56"/></StgValue>
</operation>

<operation id="963" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1268 %exp_table_addr_28 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_56

]]></Node>
<StgValue><ssdm name="exp_table_addr_28"/></StgValue>
</operation>

<operation id="964" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="16" op_0_bw="10">
<![CDATA[
entry:1269 %exp_table_load_28 = load i10 %exp_table_addr_28

]]></Node>
<StgValue><ssdm name="exp_table_load_28"/></StgValue>
</operation>

<operation id="965" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="17" op_0_bw="16">
<![CDATA[
entry:1281 %sext_ln113_44 = sext i16 %cluster_sum_29_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_44"/></StgValue>
</operation>

<operation id="966" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1282 %add_ln113_29 = add i17 %sext_ln113_43, i17 %sext_ln113_44

]]></Node>
<StgValue><ssdm name="add_ln113_29"/></StgValue>
</operation>

<operation id="967" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="18" op_0_bw="17">
<![CDATA[
entry:1283 %sext_ln114_44 = sext i17 %add_ln113_29

]]></Node>
<StgValue><ssdm name="sext_ln114_44"/></StgValue>
</operation>

<operation id="968" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="18" op_0_bw="16">
<![CDATA[
entry:1284 %sext_ln114_45 = sext i16 %k_sq_05_15_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_45"/></StgValue>
</operation>

<operation id="969" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:1285 %add_ln114_29 = add i18 %sext_ln114_44, i18 %sext_ln114_45

]]></Node>
<StgValue><ssdm name="add_ln114_29"/></StgValue>
</operation>

<operation id="970" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1286 %tmp_3458 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_29, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3458"/></StgValue>
</operation>

<operation id="971" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="16" op_0_bw="18">
<![CDATA[
entry:1287 %sum_681 = trunc i18 %add_ln114_29

]]></Node>
<StgValue><ssdm name="sum_681"/></StgValue>
</operation>

<operation id="972" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1288 %tmp_3459 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_29, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3459"/></StgValue>
</operation>

<operation id="973" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1289 %tmp_1102 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_29, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1102"/></StgValue>
</operation>

<operation id="974" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1290 %icmp_ln113_58 = icmp_ne  i2 %tmp_1102, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_58"/></StgValue>
</operation>

<operation id="975" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1291 %or_ln113_87 = or i1 %tmp_3459, i1 %icmp_ln113_58

]]></Node>
<StgValue><ssdm name="or_ln113_87"/></StgValue>
</operation>

<operation id="976" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1292 %xor_ln113_58 = xor i1 %tmp_3458, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_58"/></StgValue>
</operation>

<operation id="977" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1293 %and_ln113_58 = and i1 %or_ln113_87, i1 %xor_ln113_58

]]></Node>
<StgValue><ssdm name="and_ln113_58"/></StgValue>
</operation>

<operation id="978" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1294 %xor_ln113_59 = xor i1 %tmp_3459, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_59"/></StgValue>
</operation>

<operation id="979" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1295 %icmp_ln113_59 = icmp_ne  i2 %tmp_1102, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_59"/></StgValue>
</operation>

<operation id="980" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1296 %or_ln113_88 = or i1 %icmp_ln113_59, i1 %xor_ln113_59

]]></Node>
<StgValue><ssdm name="or_ln113_88"/></StgValue>
</operation>

<operation id="981" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1297 %and_ln113_59 = and i1 %or_ln113_88, i1 %tmp_3458

]]></Node>
<StgValue><ssdm name="and_ln113_59"/></StgValue>
</operation>

<operation id="982" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1298 %select_ln113_58 = select i1 %and_ln113_58, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_58"/></StgValue>
</operation>

<operation id="983" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1299 %or_ln113_89 = or i1 %and_ln113_58, i1 %and_ln113_59

]]></Node>
<StgValue><ssdm name="or_ln113_89"/></StgValue>
</operation>

<operation id="984" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1300 %sum_772 = select i1 %or_ln113_89, i16 %select_ln113_58, i16 %sum_681

]]></Node>
<StgValue><ssdm name="sum_772"/></StgValue>
</operation>

<operation id="985" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1301 %tmp_3460 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_772, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3460"/></StgValue>
</operation>

<operation id="986" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1302 %xor_ln117_29 = xor i16 %sum_772, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_29"/></StgValue>
</operation>

<operation id="987" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1303 %select_ln117_29 = select i1 %tmp_3460, i16 %xor_ln117_29, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_29"/></StgValue>
</operation>

<operation id="988" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1304 %trunc_ln117_28 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_29, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_28"/></StgValue>
</operation>

<operation id="989" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1305 %tmp_3461 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_29, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3461"/></StgValue>
</operation>

<operation id="990" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:1306 %index_29 = select i1 %tmp_3461, i10 1023, i10 %trunc_ln117_28

]]></Node>
<StgValue><ssdm name="index_29"/></StgValue>
</operation>

<operation id="991" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="64" op_0_bw="10">
<![CDATA[
entry:1307 %zext_ln120_58 = zext i10 %index_29

]]></Node>
<StgValue><ssdm name="zext_ln120_58"/></StgValue>
</operation>

<operation id="992" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1308 %exp_table_addr_29 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_58

]]></Node>
<StgValue><ssdm name="exp_table_addr_29"/></StgValue>
</operation>

<operation id="993" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="16" op_0_bw="10">
<![CDATA[
entry:1309 %exp_table_load_29 = load i10 %exp_table_addr_29

]]></Node>
<StgValue><ssdm name="exp_table_load_29"/></StgValue>
</operation>

<operation id="994" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="17" op_0_bw="16">
<![CDATA[
entry:1321 %sext_ln113_45 = sext i16 %cluster_sum_30_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_45"/></StgValue>
</operation>

<operation id="995" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="17" op_0_bw="16">
<![CDATA[
entry:1322 %sext_ln113_46 = sext i16 %q_sq_05_15_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_46"/></StgValue>
</operation>

<operation id="996" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1323 %add_ln113_30 = add i17 %sext_ln113_46, i17 %sext_ln113_45

]]></Node>
<StgValue><ssdm name="add_ln113_30"/></StgValue>
</operation>

<operation id="997" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="18" op_0_bw="17">
<![CDATA[
entry:1324 %sext_ln114_46 = sext i17 %add_ln113_30

]]></Node>
<StgValue><ssdm name="sext_ln114_46"/></StgValue>
</operation>

<operation id="998" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:1325 %add_ln114_30 = add i18 %sext_ln114_46, i18 %sext_ln114_43

]]></Node>
<StgValue><ssdm name="add_ln114_30"/></StgValue>
</operation>

<operation id="999" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1326 %tmp_3464 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_30, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3464"/></StgValue>
</operation>

<operation id="1000" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="16" op_0_bw="18">
<![CDATA[
entry:1327 %sum_683 = trunc i18 %add_ln114_30

]]></Node>
<StgValue><ssdm name="sum_683"/></StgValue>
</operation>

<operation id="1001" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1328 %tmp_3465 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_30, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3465"/></StgValue>
</operation>

<operation id="1002" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1329 %tmp_1103 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_30, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1103"/></StgValue>
</operation>

<operation id="1003" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1330 %icmp_ln113_60 = icmp_ne  i2 %tmp_1103, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_60"/></StgValue>
</operation>

<operation id="1004" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1331 %or_ln113_90 = or i1 %tmp_3465, i1 %icmp_ln113_60

]]></Node>
<StgValue><ssdm name="or_ln113_90"/></StgValue>
</operation>

<operation id="1005" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1332 %xor_ln113_60 = xor i1 %tmp_3464, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_60"/></StgValue>
</operation>

<operation id="1006" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1333 %and_ln113_60 = and i1 %or_ln113_90, i1 %xor_ln113_60

]]></Node>
<StgValue><ssdm name="and_ln113_60"/></StgValue>
</operation>

<operation id="1007" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1334 %xor_ln113_61 = xor i1 %tmp_3465, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_61"/></StgValue>
</operation>

<operation id="1008" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1335 %icmp_ln113_61 = icmp_ne  i2 %tmp_1103, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_61"/></StgValue>
</operation>

<operation id="1009" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1336 %or_ln113_91 = or i1 %icmp_ln113_61, i1 %xor_ln113_61

]]></Node>
<StgValue><ssdm name="or_ln113_91"/></StgValue>
</operation>

<operation id="1010" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1337 %and_ln113_61 = and i1 %or_ln113_91, i1 %tmp_3464

]]></Node>
<StgValue><ssdm name="and_ln113_61"/></StgValue>
</operation>

<operation id="1011" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1338 %select_ln113_60 = select i1 %and_ln113_60, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_60"/></StgValue>
</operation>

<operation id="1012" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1339 %or_ln113_92 = or i1 %and_ln113_60, i1 %and_ln113_61

]]></Node>
<StgValue><ssdm name="or_ln113_92"/></StgValue>
</operation>

<operation id="1013" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1340 %sum_773 = select i1 %or_ln113_92, i16 %select_ln113_60, i16 %sum_683

]]></Node>
<StgValue><ssdm name="sum_773"/></StgValue>
</operation>

<operation id="1014" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1341 %tmp_3466 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_773, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3466"/></StgValue>
</operation>

<operation id="1015" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1342 %xor_ln117_30 = xor i16 %sum_773, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_30"/></StgValue>
</operation>

<operation id="1016" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1343 %select_ln117_30 = select i1 %tmp_3466, i16 %xor_ln117_30, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_30"/></StgValue>
</operation>

<operation id="1017" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1344 %trunc_ln117_29 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_30, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_29"/></StgValue>
</operation>

<operation id="1018" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1345 %tmp_3467 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_30, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3467"/></StgValue>
</operation>

<operation id="1019" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:1346 %index_30 = select i1 %tmp_3467, i10 1023, i10 %trunc_ln117_29

]]></Node>
<StgValue><ssdm name="index_30"/></StgValue>
</operation>

<operation id="1020" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="64" op_0_bw="10">
<![CDATA[
entry:1347 %zext_ln120_60 = zext i10 %index_30

]]></Node>
<StgValue><ssdm name="zext_ln120_60"/></StgValue>
</operation>

<operation id="1021" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1348 %exp_table_addr_30 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_60

]]></Node>
<StgValue><ssdm name="exp_table_addr_30"/></StgValue>
</operation>

<operation id="1022" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="16" op_0_bw="10">
<![CDATA[
entry:1349 %exp_table_load_30 = load i10 %exp_table_addr_30

]]></Node>
<StgValue><ssdm name="exp_table_load_30"/></StgValue>
</operation>

<operation id="1023" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="17" op_0_bw="16">
<![CDATA[
entry:1361 %sext_ln113_47 = sext i16 %cluster_sum_31_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_47"/></StgValue>
</operation>

<operation id="1024" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1362 %add_ln113_31 = add i17 %sext_ln113_46, i17 %sext_ln113_47

]]></Node>
<StgValue><ssdm name="add_ln113_31"/></StgValue>
</operation>

<operation id="1025" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="18" op_0_bw="17">
<![CDATA[
entry:1363 %sext_ln114_47 = sext i17 %add_ln113_31

]]></Node>
<StgValue><ssdm name="sext_ln114_47"/></StgValue>
</operation>

<operation id="1026" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:1364 %add_ln114_31 = add i18 %sext_ln114_47, i18 %sext_ln114_45

]]></Node>
<StgValue><ssdm name="add_ln114_31"/></StgValue>
</operation>

<operation id="1027" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1365 %tmp_3470 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_31, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3470"/></StgValue>
</operation>

<operation id="1028" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="16" op_0_bw="18">
<![CDATA[
entry:1366 %sum_685 = trunc i18 %add_ln114_31

]]></Node>
<StgValue><ssdm name="sum_685"/></StgValue>
</operation>

<operation id="1029" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1367 %tmp_3471 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_31, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3471"/></StgValue>
</operation>

<operation id="1030" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1368 %tmp_1104 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_31, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1104"/></StgValue>
</operation>

<operation id="1031" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1369 %icmp_ln113_62 = icmp_ne  i2 %tmp_1104, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_62"/></StgValue>
</operation>

<operation id="1032" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1370 %or_ln113_93 = or i1 %tmp_3471, i1 %icmp_ln113_62

]]></Node>
<StgValue><ssdm name="or_ln113_93"/></StgValue>
</operation>

<operation id="1033" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1371 %xor_ln113_62 = xor i1 %tmp_3470, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_62"/></StgValue>
</operation>

<operation id="1034" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1372 %and_ln113_62 = and i1 %or_ln113_93, i1 %xor_ln113_62

]]></Node>
<StgValue><ssdm name="and_ln113_62"/></StgValue>
</operation>

<operation id="1035" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1373 %xor_ln113_63 = xor i1 %tmp_3471, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_63"/></StgValue>
</operation>

<operation id="1036" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1374 %icmp_ln113_63 = icmp_ne  i2 %tmp_1104, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_63"/></StgValue>
</operation>

<operation id="1037" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1375 %or_ln113_94 = or i1 %icmp_ln113_63, i1 %xor_ln113_63

]]></Node>
<StgValue><ssdm name="or_ln113_94"/></StgValue>
</operation>

<operation id="1038" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1376 %and_ln113_63 = and i1 %or_ln113_94, i1 %tmp_3470

]]></Node>
<StgValue><ssdm name="and_ln113_63"/></StgValue>
</operation>

<operation id="1039" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1377 %select_ln113_62 = select i1 %and_ln113_62, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_62"/></StgValue>
</operation>

<operation id="1040" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1378 %or_ln113_95 = or i1 %and_ln113_62, i1 %and_ln113_63

]]></Node>
<StgValue><ssdm name="or_ln113_95"/></StgValue>
</operation>

<operation id="1041" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1379 %sum_774 = select i1 %or_ln113_95, i16 %select_ln113_62, i16 %sum_685

]]></Node>
<StgValue><ssdm name="sum_774"/></StgValue>
</operation>

<operation id="1042" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1380 %tmp_3472 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_774, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3472"/></StgValue>
</operation>

<operation id="1043" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1381 %xor_ln117_31 = xor i16 %sum_774, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_31"/></StgValue>
</operation>

<operation id="1044" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1382 %select_ln117_31 = select i1 %tmp_3472, i16 %xor_ln117_31, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_31"/></StgValue>
</operation>

<operation id="1045" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1383 %trunc_ln117_30 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_31, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_30"/></StgValue>
</operation>

<operation id="1046" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1384 %tmp_3473 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_31, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3473"/></StgValue>
</operation>

<operation id="1047" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:1385 %index_31 = select i1 %tmp_3473, i10 1023, i10 %trunc_ln117_30

]]></Node>
<StgValue><ssdm name="index_31"/></StgValue>
</operation>

<operation id="1048" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="10">
<![CDATA[
entry:1386 %zext_ln120_62 = zext i10 %index_31

]]></Node>
<StgValue><ssdm name="zext_ln120_62"/></StgValue>
</operation>

<operation id="1049" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1387 %exp_table_addr_31 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_62

]]></Node>
<StgValue><ssdm name="exp_table_addr_31"/></StgValue>
</operation>

<operation id="1050" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="16" op_0_bw="10">
<![CDATA[
entry:1388 %exp_table_load_31 = load i10 %exp_table_addr_31

]]></Node>
<StgValue><ssdm name="exp_table_load_31"/></StgValue>
</operation>

<operation id="1051" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="17" op_0_bw="16">
<![CDATA[
entry:1400 %sext_ln113_48 = sext i16 %cluster_sum_32_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_48"/></StgValue>
</operation>

<operation id="1052" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="17" op_0_bw="16">
<![CDATA[
entry:1401 %sext_ln113_49 = sext i16 %q_sq_05_16_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_49"/></StgValue>
</operation>

<operation id="1053" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1402 %add_ln113_32 = add i17 %sext_ln113_49, i17 %sext_ln113_48

]]></Node>
<StgValue><ssdm name="add_ln113_32"/></StgValue>
</operation>

<operation id="1054" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="18" op_0_bw="17">
<![CDATA[
entry:1403 %sext_ln114_48 = sext i17 %add_ln113_32

]]></Node>
<StgValue><ssdm name="sext_ln114_48"/></StgValue>
</operation>

<operation id="1055" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="18" op_0_bw="16">
<![CDATA[
entry:1404 %sext_ln114_49 = sext i16 %k_sq_05_16_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_49"/></StgValue>
</operation>

<operation id="1056" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:1405 %add_ln114_32 = add i18 %sext_ln114_48, i18 %sext_ln114_49

]]></Node>
<StgValue><ssdm name="add_ln114_32"/></StgValue>
</operation>

<operation id="1057" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1406 %tmp_3476 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_32, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3476"/></StgValue>
</operation>

<operation id="1058" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="16" op_0_bw="18">
<![CDATA[
entry:1407 %sum_687 = trunc i18 %add_ln114_32

]]></Node>
<StgValue><ssdm name="sum_687"/></StgValue>
</operation>

<operation id="1059" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1408 %tmp_3477 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_32, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3477"/></StgValue>
</operation>

<operation id="1060" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1409 %tmp_1105 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_32, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1105"/></StgValue>
</operation>

<operation id="1061" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1410 %icmp_ln113_64 = icmp_ne  i2 %tmp_1105, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_64"/></StgValue>
</operation>

<operation id="1062" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1411 %or_ln113_96 = or i1 %tmp_3477, i1 %icmp_ln113_64

]]></Node>
<StgValue><ssdm name="or_ln113_96"/></StgValue>
</operation>

<operation id="1063" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1412 %xor_ln113_64 = xor i1 %tmp_3476, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_64"/></StgValue>
</operation>

<operation id="1064" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1413 %and_ln113_64 = and i1 %or_ln113_96, i1 %xor_ln113_64

]]></Node>
<StgValue><ssdm name="and_ln113_64"/></StgValue>
</operation>

<operation id="1065" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1414 %xor_ln113_65 = xor i1 %tmp_3477, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_65"/></StgValue>
</operation>

<operation id="1066" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1415 %icmp_ln113_65 = icmp_ne  i2 %tmp_1105, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_65"/></StgValue>
</operation>

<operation id="1067" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1416 %or_ln113_97 = or i1 %icmp_ln113_65, i1 %xor_ln113_65

]]></Node>
<StgValue><ssdm name="or_ln113_97"/></StgValue>
</operation>

<operation id="1068" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1417 %and_ln113_65 = and i1 %or_ln113_97, i1 %tmp_3476

]]></Node>
<StgValue><ssdm name="and_ln113_65"/></StgValue>
</operation>

<operation id="1069" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1418 %select_ln113_64 = select i1 %and_ln113_64, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_64"/></StgValue>
</operation>

<operation id="1070" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1419 %or_ln113_98 = or i1 %and_ln113_64, i1 %and_ln113_65

]]></Node>
<StgValue><ssdm name="or_ln113_98"/></StgValue>
</operation>

<operation id="1071" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1420 %sum_775 = select i1 %or_ln113_98, i16 %select_ln113_64, i16 %sum_687

]]></Node>
<StgValue><ssdm name="sum_775"/></StgValue>
</operation>

<operation id="1072" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1421 %tmp_3478 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_775, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3478"/></StgValue>
</operation>

<operation id="1073" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1422 %xor_ln117_32 = xor i16 %sum_775, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_32"/></StgValue>
</operation>

<operation id="1074" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1423 %select_ln117_32 = select i1 %tmp_3478, i16 %xor_ln117_32, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_32"/></StgValue>
</operation>

<operation id="1075" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1424 %trunc_ln117_31 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_32, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_31"/></StgValue>
</operation>

<operation id="1076" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1425 %tmp_3479 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_32, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3479"/></StgValue>
</operation>

<operation id="1077" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:1426 %index_32 = select i1 %tmp_3479, i10 1023, i10 %trunc_ln117_31

]]></Node>
<StgValue><ssdm name="index_32"/></StgValue>
</operation>

<operation id="1078" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="64" op_0_bw="10">
<![CDATA[
entry:1427 %zext_ln120_64 = zext i10 %index_32

]]></Node>
<StgValue><ssdm name="zext_ln120_64"/></StgValue>
</operation>

<operation id="1079" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1428 %exp_table_addr_32 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_64

]]></Node>
<StgValue><ssdm name="exp_table_addr_32"/></StgValue>
</operation>

<operation id="1080" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="16" op_0_bw="10">
<![CDATA[
entry:1429 %exp_table_load_32 = load i10 %exp_table_addr_32

]]></Node>
<StgValue><ssdm name="exp_table_load_32"/></StgValue>
</operation>

<operation id="1081" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="17" op_0_bw="16">
<![CDATA[
entry:1441 %sext_ln113_50 = sext i16 %cluster_sum_33_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_50"/></StgValue>
</operation>

<operation id="1082" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1442 %add_ln113_33 = add i17 %sext_ln113_49, i17 %sext_ln113_50

]]></Node>
<StgValue><ssdm name="add_ln113_33"/></StgValue>
</operation>

<operation id="1083" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="18" op_0_bw="17">
<![CDATA[
entry:1443 %sext_ln114_50 = sext i17 %add_ln113_33

]]></Node>
<StgValue><ssdm name="sext_ln114_50"/></StgValue>
</operation>

<operation id="1084" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="18" op_0_bw="16">
<![CDATA[
entry:1444 %sext_ln114_51 = sext i16 %k_sq_05_17_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_51"/></StgValue>
</operation>

<operation id="1085" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:1445 %add_ln114_33 = add i18 %sext_ln114_50, i18 %sext_ln114_51

]]></Node>
<StgValue><ssdm name="add_ln114_33"/></StgValue>
</operation>

<operation id="1086" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1446 %tmp_3482 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_33, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3482"/></StgValue>
</operation>

<operation id="1087" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="16" op_0_bw="18">
<![CDATA[
entry:1447 %sum_689 = trunc i18 %add_ln114_33

]]></Node>
<StgValue><ssdm name="sum_689"/></StgValue>
</operation>

<operation id="1088" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1448 %tmp_3483 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_33, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3483"/></StgValue>
</operation>

<operation id="1089" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1449 %tmp_1106 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_33, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1106"/></StgValue>
</operation>

<operation id="1090" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1450 %icmp_ln113_66 = icmp_ne  i2 %tmp_1106, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_66"/></StgValue>
</operation>

<operation id="1091" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1451 %or_ln113_99 = or i1 %tmp_3483, i1 %icmp_ln113_66

]]></Node>
<StgValue><ssdm name="or_ln113_99"/></StgValue>
</operation>

<operation id="1092" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1452 %xor_ln113_66 = xor i1 %tmp_3482, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_66"/></StgValue>
</operation>

<operation id="1093" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1453 %and_ln113_66 = and i1 %or_ln113_99, i1 %xor_ln113_66

]]></Node>
<StgValue><ssdm name="and_ln113_66"/></StgValue>
</operation>

<operation id="1094" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1454 %xor_ln113_67 = xor i1 %tmp_3483, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_67"/></StgValue>
</operation>

<operation id="1095" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1455 %icmp_ln113_67 = icmp_ne  i2 %tmp_1106, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_67"/></StgValue>
</operation>

<operation id="1096" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1456 %or_ln113_100 = or i1 %icmp_ln113_67, i1 %xor_ln113_67

]]></Node>
<StgValue><ssdm name="or_ln113_100"/></StgValue>
</operation>

<operation id="1097" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1457 %and_ln113_67 = and i1 %or_ln113_100, i1 %tmp_3482

]]></Node>
<StgValue><ssdm name="and_ln113_67"/></StgValue>
</operation>

<operation id="1098" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1458 %select_ln113_66 = select i1 %and_ln113_66, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_66"/></StgValue>
</operation>

<operation id="1099" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1459 %or_ln113_101 = or i1 %and_ln113_66, i1 %and_ln113_67

]]></Node>
<StgValue><ssdm name="or_ln113_101"/></StgValue>
</operation>

<operation id="1100" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1460 %sum_776 = select i1 %or_ln113_101, i16 %select_ln113_66, i16 %sum_689

]]></Node>
<StgValue><ssdm name="sum_776"/></StgValue>
</operation>

<operation id="1101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1461 %tmp_3484 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_776, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3484"/></StgValue>
</operation>

<operation id="1102" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1462 %xor_ln117_33 = xor i16 %sum_776, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_33"/></StgValue>
</operation>

<operation id="1103" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1463 %select_ln117_33 = select i1 %tmp_3484, i16 %xor_ln117_33, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_33"/></StgValue>
</operation>

<operation id="1104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1464 %trunc_ln117_32 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_33, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_32"/></StgValue>
</operation>

<operation id="1105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1465 %tmp_3485 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_33, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3485"/></StgValue>
</operation>

<operation id="1106" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:1466 %index_33 = select i1 %tmp_3485, i10 1023, i10 %trunc_ln117_32

]]></Node>
<StgValue><ssdm name="index_33"/></StgValue>
</operation>

<operation id="1107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="64" op_0_bw="10">
<![CDATA[
entry:1467 %zext_ln120_66 = zext i10 %index_33

]]></Node>
<StgValue><ssdm name="zext_ln120_66"/></StgValue>
</operation>

<operation id="1108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1468 %exp_table_addr_33 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_66

]]></Node>
<StgValue><ssdm name="exp_table_addr_33"/></StgValue>
</operation>

<operation id="1109" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="16" op_0_bw="10">
<![CDATA[
entry:1469 %exp_table_load_33 = load i10 %exp_table_addr_33

]]></Node>
<StgValue><ssdm name="exp_table_load_33"/></StgValue>
</operation>

<operation id="1110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="17" op_0_bw="16">
<![CDATA[
entry:1481 %sext_ln113_51 = sext i16 %cluster_sum_34_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_51"/></StgValue>
</operation>

<operation id="1111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="17" op_0_bw="16">
<![CDATA[
entry:1482 %sext_ln113_52 = sext i16 %q_sq_05_17_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_52"/></StgValue>
</operation>

<operation id="1112" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1483 %add_ln113_34 = add i17 %sext_ln113_52, i17 %sext_ln113_51

]]></Node>
<StgValue><ssdm name="add_ln113_34"/></StgValue>
</operation>

<operation id="1113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="18" op_0_bw="17">
<![CDATA[
entry:1484 %sext_ln114_52 = sext i17 %add_ln113_34

]]></Node>
<StgValue><ssdm name="sext_ln114_52"/></StgValue>
</operation>

<operation id="1114" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:1485 %add_ln114_34 = add i18 %sext_ln114_52, i18 %sext_ln114_49

]]></Node>
<StgValue><ssdm name="add_ln114_34"/></StgValue>
</operation>

<operation id="1115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1486 %tmp_3488 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_34, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3488"/></StgValue>
</operation>

<operation id="1116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="16" op_0_bw="18">
<![CDATA[
entry:1487 %sum_691 = trunc i18 %add_ln114_34

]]></Node>
<StgValue><ssdm name="sum_691"/></StgValue>
</operation>

<operation id="1117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1488 %tmp_3489 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_34, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3489"/></StgValue>
</operation>

<operation id="1118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1489 %tmp_1107 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_34, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1107"/></StgValue>
</operation>

<operation id="1119" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1490 %icmp_ln113_68 = icmp_ne  i2 %tmp_1107, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_68"/></StgValue>
</operation>

<operation id="1120" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1491 %or_ln113_102 = or i1 %tmp_3489, i1 %icmp_ln113_68

]]></Node>
<StgValue><ssdm name="or_ln113_102"/></StgValue>
</operation>

<operation id="1121" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1492 %xor_ln113_68 = xor i1 %tmp_3488, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_68"/></StgValue>
</operation>

<operation id="1122" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1493 %and_ln113_68 = and i1 %or_ln113_102, i1 %xor_ln113_68

]]></Node>
<StgValue><ssdm name="and_ln113_68"/></StgValue>
</operation>

<operation id="1123" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1494 %xor_ln113_69 = xor i1 %tmp_3489, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_69"/></StgValue>
</operation>

<operation id="1124" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1495 %icmp_ln113_69 = icmp_ne  i2 %tmp_1107, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_69"/></StgValue>
</operation>

<operation id="1125" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1496 %or_ln113_103 = or i1 %icmp_ln113_69, i1 %xor_ln113_69

]]></Node>
<StgValue><ssdm name="or_ln113_103"/></StgValue>
</operation>

<operation id="1126" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1497 %and_ln113_69 = and i1 %or_ln113_103, i1 %tmp_3488

]]></Node>
<StgValue><ssdm name="and_ln113_69"/></StgValue>
</operation>

<operation id="1127" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1498 %select_ln113_68 = select i1 %and_ln113_68, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_68"/></StgValue>
</operation>

<operation id="1128" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1499 %or_ln113_104 = or i1 %and_ln113_68, i1 %and_ln113_69

]]></Node>
<StgValue><ssdm name="or_ln113_104"/></StgValue>
</operation>

<operation id="1129" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1500 %sum_777 = select i1 %or_ln113_104, i16 %select_ln113_68, i16 %sum_691

]]></Node>
<StgValue><ssdm name="sum_777"/></StgValue>
</operation>

<operation id="1130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1501 %tmp_3490 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_777, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3490"/></StgValue>
</operation>

<operation id="1131" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1502 %xor_ln117_34 = xor i16 %sum_777, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_34"/></StgValue>
</operation>

<operation id="1132" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1503 %select_ln117_34 = select i1 %tmp_3490, i16 %xor_ln117_34, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_34"/></StgValue>
</operation>

<operation id="1133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1504 %trunc_ln117_33 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_34, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_33"/></StgValue>
</operation>

<operation id="1134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1505 %tmp_3491 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_34, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3491"/></StgValue>
</operation>

<operation id="1135" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:1506 %index_34 = select i1 %tmp_3491, i10 1023, i10 %trunc_ln117_33

]]></Node>
<StgValue><ssdm name="index_34"/></StgValue>
</operation>

<operation id="1136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="64" op_0_bw="10">
<![CDATA[
entry:1507 %zext_ln120_68 = zext i10 %index_34

]]></Node>
<StgValue><ssdm name="zext_ln120_68"/></StgValue>
</operation>

<operation id="1137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1508 %exp_table_addr_34 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_68

]]></Node>
<StgValue><ssdm name="exp_table_addr_34"/></StgValue>
</operation>

<operation id="1138" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="16" op_0_bw="10">
<![CDATA[
entry:1509 %exp_table_load_34 = load i10 %exp_table_addr_34

]]></Node>
<StgValue><ssdm name="exp_table_load_34"/></StgValue>
</operation>

<operation id="1139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="17" op_0_bw="16">
<![CDATA[
entry:1521 %sext_ln113_53 = sext i16 %cluster_sum_35_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_53"/></StgValue>
</operation>

<operation id="1140" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1522 %add_ln113_35 = add i17 %sext_ln113_52, i17 %sext_ln113_53

]]></Node>
<StgValue><ssdm name="add_ln113_35"/></StgValue>
</operation>

<operation id="1141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="18" op_0_bw="17">
<![CDATA[
entry:1523 %sext_ln114_53 = sext i17 %add_ln113_35

]]></Node>
<StgValue><ssdm name="sext_ln114_53"/></StgValue>
</operation>

<operation id="1142" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:1524 %add_ln114_35 = add i18 %sext_ln114_53, i18 %sext_ln114_51

]]></Node>
<StgValue><ssdm name="add_ln114_35"/></StgValue>
</operation>

<operation id="1143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1525 %tmp_3494 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_35, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3494"/></StgValue>
</operation>

<operation id="1144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="16" op_0_bw="18">
<![CDATA[
entry:1526 %sum_693 = trunc i18 %add_ln114_35

]]></Node>
<StgValue><ssdm name="sum_693"/></StgValue>
</operation>

<operation id="1145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1527 %tmp_3495 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_35, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3495"/></StgValue>
</operation>

<operation id="1146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1528 %tmp_1108 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_35, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1108"/></StgValue>
</operation>

<operation id="1147" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1529 %icmp_ln113_70 = icmp_ne  i2 %tmp_1108, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_70"/></StgValue>
</operation>

<operation id="1148" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1530 %or_ln113_105 = or i1 %tmp_3495, i1 %icmp_ln113_70

]]></Node>
<StgValue><ssdm name="or_ln113_105"/></StgValue>
</operation>

<operation id="1149" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1531 %xor_ln113_70 = xor i1 %tmp_3494, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_70"/></StgValue>
</operation>

<operation id="1150" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1532 %and_ln113_70 = and i1 %or_ln113_105, i1 %xor_ln113_70

]]></Node>
<StgValue><ssdm name="and_ln113_70"/></StgValue>
</operation>

<operation id="1151" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1533 %xor_ln113_71 = xor i1 %tmp_3495, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_71"/></StgValue>
</operation>

<operation id="1152" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1534 %icmp_ln113_71 = icmp_ne  i2 %tmp_1108, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_71"/></StgValue>
</operation>

<operation id="1153" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1535 %or_ln113_106 = or i1 %icmp_ln113_71, i1 %xor_ln113_71

]]></Node>
<StgValue><ssdm name="or_ln113_106"/></StgValue>
</operation>

<operation id="1154" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1536 %and_ln113_71 = and i1 %or_ln113_106, i1 %tmp_3494

]]></Node>
<StgValue><ssdm name="and_ln113_71"/></StgValue>
</operation>

<operation id="1155" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1537 %select_ln113_70 = select i1 %and_ln113_70, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_70"/></StgValue>
</operation>

<operation id="1156" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1538 %or_ln113_107 = or i1 %and_ln113_70, i1 %and_ln113_71

]]></Node>
<StgValue><ssdm name="or_ln113_107"/></StgValue>
</operation>

<operation id="1157" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1539 %sum_778 = select i1 %or_ln113_107, i16 %select_ln113_70, i16 %sum_693

]]></Node>
<StgValue><ssdm name="sum_778"/></StgValue>
</operation>

<operation id="1158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1540 %tmp_3496 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_778, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3496"/></StgValue>
</operation>

<operation id="1159" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1541 %xor_ln117_35 = xor i16 %sum_778, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_35"/></StgValue>
</operation>

<operation id="1160" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1542 %select_ln117_35 = select i1 %tmp_3496, i16 %xor_ln117_35, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_35"/></StgValue>
</operation>

<operation id="1161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1543 %trunc_ln117_34 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_35, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_34"/></StgValue>
</operation>

<operation id="1162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1544 %tmp_3497 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_35, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3497"/></StgValue>
</operation>

<operation id="1163" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:1545 %index_35 = select i1 %tmp_3497, i10 1023, i10 %trunc_ln117_34

]]></Node>
<StgValue><ssdm name="index_35"/></StgValue>
</operation>

<operation id="1164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="64" op_0_bw="10">
<![CDATA[
entry:1546 %zext_ln120_70 = zext i10 %index_35

]]></Node>
<StgValue><ssdm name="zext_ln120_70"/></StgValue>
</operation>

<operation id="1165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1547 %exp_table_addr_35 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_70

]]></Node>
<StgValue><ssdm name="exp_table_addr_35"/></StgValue>
</operation>

<operation id="1166" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="16" op_0_bw="10">
<![CDATA[
entry:1548 %exp_table_load_35 = load i10 %exp_table_addr_35

]]></Node>
<StgValue><ssdm name="exp_table_load_35"/></StgValue>
</operation>

<operation id="1167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="17" op_0_bw="16">
<![CDATA[
entry:1560 %sext_ln113_54 = sext i16 %cluster_sum_36_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_54"/></StgValue>
</operation>

<operation id="1168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="17" op_0_bw="16">
<![CDATA[
entry:1561 %sext_ln113_55 = sext i16 %q_sq_05_18_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_55"/></StgValue>
</operation>

<operation id="1169" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1562 %add_ln113_36 = add i17 %sext_ln113_55, i17 %sext_ln113_54

]]></Node>
<StgValue><ssdm name="add_ln113_36"/></StgValue>
</operation>

<operation id="1170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="18" op_0_bw="17">
<![CDATA[
entry:1563 %sext_ln114_54 = sext i17 %add_ln113_36

]]></Node>
<StgValue><ssdm name="sext_ln114_54"/></StgValue>
</operation>

<operation id="1171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="18" op_0_bw="16">
<![CDATA[
entry:1564 %sext_ln114_55 = sext i16 %k_sq_05_18_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_55"/></StgValue>
</operation>

<operation id="1172" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:1565 %add_ln114_36 = add i18 %sext_ln114_54, i18 %sext_ln114_55

]]></Node>
<StgValue><ssdm name="add_ln114_36"/></StgValue>
</operation>

<operation id="1173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1566 %tmp_3500 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_36, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3500"/></StgValue>
</operation>

<operation id="1174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="16" op_0_bw="18">
<![CDATA[
entry:1567 %sum_695 = trunc i18 %add_ln114_36

]]></Node>
<StgValue><ssdm name="sum_695"/></StgValue>
</operation>

<operation id="1175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1568 %tmp_3501 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_36, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3501"/></StgValue>
</operation>

<operation id="1176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1569 %tmp_1109 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_36, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1109"/></StgValue>
</operation>

<operation id="1177" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1570 %icmp_ln113_72 = icmp_ne  i2 %tmp_1109, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_72"/></StgValue>
</operation>

<operation id="1178" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1571 %or_ln113_108 = or i1 %tmp_3501, i1 %icmp_ln113_72

]]></Node>
<StgValue><ssdm name="or_ln113_108"/></StgValue>
</operation>

<operation id="1179" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1572 %xor_ln113_72 = xor i1 %tmp_3500, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_72"/></StgValue>
</operation>

<operation id="1180" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1573 %and_ln113_72 = and i1 %or_ln113_108, i1 %xor_ln113_72

]]></Node>
<StgValue><ssdm name="and_ln113_72"/></StgValue>
</operation>

<operation id="1181" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1574 %xor_ln113_73 = xor i1 %tmp_3501, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_73"/></StgValue>
</operation>

<operation id="1182" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1575 %icmp_ln113_73 = icmp_ne  i2 %tmp_1109, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_73"/></StgValue>
</operation>

<operation id="1183" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1576 %or_ln113_109 = or i1 %icmp_ln113_73, i1 %xor_ln113_73

]]></Node>
<StgValue><ssdm name="or_ln113_109"/></StgValue>
</operation>

<operation id="1184" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1577 %and_ln113_73 = and i1 %or_ln113_109, i1 %tmp_3500

]]></Node>
<StgValue><ssdm name="and_ln113_73"/></StgValue>
</operation>

<operation id="1185" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1578 %select_ln113_72 = select i1 %and_ln113_72, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_72"/></StgValue>
</operation>

<operation id="1186" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1579 %or_ln113_110 = or i1 %and_ln113_72, i1 %and_ln113_73

]]></Node>
<StgValue><ssdm name="or_ln113_110"/></StgValue>
</operation>

<operation id="1187" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1580 %sum_779 = select i1 %or_ln113_110, i16 %select_ln113_72, i16 %sum_695

]]></Node>
<StgValue><ssdm name="sum_779"/></StgValue>
</operation>

<operation id="1188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1581 %tmp_3502 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_779, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3502"/></StgValue>
</operation>

<operation id="1189" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1582 %xor_ln117_36 = xor i16 %sum_779, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_36"/></StgValue>
</operation>

<operation id="1190" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1583 %select_ln117_36 = select i1 %tmp_3502, i16 %xor_ln117_36, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_36"/></StgValue>
</operation>

<operation id="1191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1584 %trunc_ln117_35 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_36, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_35"/></StgValue>
</operation>

<operation id="1192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1585 %tmp_3503 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_36, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3503"/></StgValue>
</operation>

<operation id="1193" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:1586 %index_36 = select i1 %tmp_3503, i10 1023, i10 %trunc_ln117_35

]]></Node>
<StgValue><ssdm name="index_36"/></StgValue>
</operation>

<operation id="1194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="64" op_0_bw="10">
<![CDATA[
entry:1587 %zext_ln120_72 = zext i10 %index_36

]]></Node>
<StgValue><ssdm name="zext_ln120_72"/></StgValue>
</operation>

<operation id="1195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1588 %exp_table_addr_36 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_72

]]></Node>
<StgValue><ssdm name="exp_table_addr_36"/></StgValue>
</operation>

<operation id="1196" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="16" op_0_bw="10">
<![CDATA[
entry:1589 %exp_table_load_36 = load i10 %exp_table_addr_36

]]></Node>
<StgValue><ssdm name="exp_table_load_36"/></StgValue>
</operation>

<operation id="1197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="17" op_0_bw="16">
<![CDATA[
entry:1601 %sext_ln113_56 = sext i16 %cluster_sum_37_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_56"/></StgValue>
</operation>

<operation id="1198" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1602 %add_ln113_37 = add i17 %sext_ln113_55, i17 %sext_ln113_56

]]></Node>
<StgValue><ssdm name="add_ln113_37"/></StgValue>
</operation>

<operation id="1199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="18" op_0_bw="17">
<![CDATA[
entry:1603 %sext_ln114_56 = sext i17 %add_ln113_37

]]></Node>
<StgValue><ssdm name="sext_ln114_56"/></StgValue>
</operation>

<operation id="1200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="18" op_0_bw="16">
<![CDATA[
entry:1604 %sext_ln114_57 = sext i16 %k_sq_05_19_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_57"/></StgValue>
</operation>

<operation id="1201" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:1605 %add_ln114_37 = add i18 %sext_ln114_56, i18 %sext_ln114_57

]]></Node>
<StgValue><ssdm name="add_ln114_37"/></StgValue>
</operation>

<operation id="1202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1606 %tmp_3506 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_37, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3506"/></StgValue>
</operation>

<operation id="1203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="16" op_0_bw="18">
<![CDATA[
entry:1607 %sum_697 = trunc i18 %add_ln114_37

]]></Node>
<StgValue><ssdm name="sum_697"/></StgValue>
</operation>

<operation id="1204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1608 %tmp_3507 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_37, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3507"/></StgValue>
</operation>

<operation id="1205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1609 %tmp_1110 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_37, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1110"/></StgValue>
</operation>

<operation id="1206" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1610 %icmp_ln113_74 = icmp_ne  i2 %tmp_1110, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_74"/></StgValue>
</operation>

<operation id="1207" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1611 %or_ln113_111 = or i1 %tmp_3507, i1 %icmp_ln113_74

]]></Node>
<StgValue><ssdm name="or_ln113_111"/></StgValue>
</operation>

<operation id="1208" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1612 %xor_ln113_74 = xor i1 %tmp_3506, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_74"/></StgValue>
</operation>

<operation id="1209" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1613 %and_ln113_74 = and i1 %or_ln113_111, i1 %xor_ln113_74

]]></Node>
<StgValue><ssdm name="and_ln113_74"/></StgValue>
</operation>

<operation id="1210" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1614 %xor_ln113_75 = xor i1 %tmp_3507, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_75"/></StgValue>
</operation>

<operation id="1211" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1615 %icmp_ln113_75 = icmp_ne  i2 %tmp_1110, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_75"/></StgValue>
</operation>

<operation id="1212" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1616 %or_ln113_112 = or i1 %icmp_ln113_75, i1 %xor_ln113_75

]]></Node>
<StgValue><ssdm name="or_ln113_112"/></StgValue>
</operation>

<operation id="1213" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1617 %and_ln113_75 = and i1 %or_ln113_112, i1 %tmp_3506

]]></Node>
<StgValue><ssdm name="and_ln113_75"/></StgValue>
</operation>

<operation id="1214" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1618 %select_ln113_74 = select i1 %and_ln113_74, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_74"/></StgValue>
</operation>

<operation id="1215" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1619 %or_ln113_113 = or i1 %and_ln113_74, i1 %and_ln113_75

]]></Node>
<StgValue><ssdm name="or_ln113_113"/></StgValue>
</operation>

<operation id="1216" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1620 %sum_780 = select i1 %or_ln113_113, i16 %select_ln113_74, i16 %sum_697

]]></Node>
<StgValue><ssdm name="sum_780"/></StgValue>
</operation>

<operation id="1217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1621 %tmp_3508 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_780, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3508"/></StgValue>
</operation>

<operation id="1218" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1622 %xor_ln117_37 = xor i16 %sum_780, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_37"/></StgValue>
</operation>

<operation id="1219" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1623 %select_ln117_37 = select i1 %tmp_3508, i16 %xor_ln117_37, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_37"/></StgValue>
</operation>

<operation id="1220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1624 %trunc_ln117_36 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_37, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_36"/></StgValue>
</operation>

<operation id="1221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1625 %tmp_3509 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_37, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3509"/></StgValue>
</operation>

<operation id="1222" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:1626 %index_37 = select i1 %tmp_3509, i10 1023, i10 %trunc_ln117_36

]]></Node>
<StgValue><ssdm name="index_37"/></StgValue>
</operation>

<operation id="1223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="64" op_0_bw="10">
<![CDATA[
entry:1627 %zext_ln120_74 = zext i10 %index_37

]]></Node>
<StgValue><ssdm name="zext_ln120_74"/></StgValue>
</operation>

<operation id="1224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1628 %exp_table_addr_37 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_74

]]></Node>
<StgValue><ssdm name="exp_table_addr_37"/></StgValue>
</operation>

<operation id="1225" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="16" op_0_bw="10">
<![CDATA[
entry:1629 %exp_table_load_37 = load i10 %exp_table_addr_37

]]></Node>
<StgValue><ssdm name="exp_table_load_37"/></StgValue>
</operation>

<operation id="1226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="17" op_0_bw="16">
<![CDATA[
entry:1641 %sext_ln113_57 = sext i16 %cluster_sum_38_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_57"/></StgValue>
</operation>

<operation id="1227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="17" op_0_bw="16">
<![CDATA[
entry:1642 %sext_ln113_58 = sext i16 %q_sq_05_19_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_58"/></StgValue>
</operation>

<operation id="1228" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1643 %add_ln113_38 = add i17 %sext_ln113_58, i17 %sext_ln113_57

]]></Node>
<StgValue><ssdm name="add_ln113_38"/></StgValue>
</operation>

<operation id="1229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="18" op_0_bw="17">
<![CDATA[
entry:1644 %sext_ln114_58 = sext i17 %add_ln113_38

]]></Node>
<StgValue><ssdm name="sext_ln114_58"/></StgValue>
</operation>

<operation id="1230" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:1645 %add_ln114_38 = add i18 %sext_ln114_58, i18 %sext_ln114_55

]]></Node>
<StgValue><ssdm name="add_ln114_38"/></StgValue>
</operation>

<operation id="1231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1646 %tmp_3512 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_38, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3512"/></StgValue>
</operation>

<operation id="1232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="16" op_0_bw="18">
<![CDATA[
entry:1647 %sum_699 = trunc i18 %add_ln114_38

]]></Node>
<StgValue><ssdm name="sum_699"/></StgValue>
</operation>

<operation id="1233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1648 %tmp_3513 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_38, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3513"/></StgValue>
</operation>

<operation id="1234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1649 %tmp_1111 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_38, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1111"/></StgValue>
</operation>

<operation id="1235" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1650 %icmp_ln113_76 = icmp_ne  i2 %tmp_1111, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_76"/></StgValue>
</operation>

<operation id="1236" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1651 %or_ln113_114 = or i1 %tmp_3513, i1 %icmp_ln113_76

]]></Node>
<StgValue><ssdm name="or_ln113_114"/></StgValue>
</operation>

<operation id="1237" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1652 %xor_ln113_76 = xor i1 %tmp_3512, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_76"/></StgValue>
</operation>

<operation id="1238" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1653 %and_ln113_76 = and i1 %or_ln113_114, i1 %xor_ln113_76

]]></Node>
<StgValue><ssdm name="and_ln113_76"/></StgValue>
</operation>

<operation id="1239" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1654 %xor_ln113_77 = xor i1 %tmp_3513, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_77"/></StgValue>
</operation>

<operation id="1240" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1655 %icmp_ln113_77 = icmp_ne  i2 %tmp_1111, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_77"/></StgValue>
</operation>

<operation id="1241" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1656 %or_ln113_115 = or i1 %icmp_ln113_77, i1 %xor_ln113_77

]]></Node>
<StgValue><ssdm name="or_ln113_115"/></StgValue>
</operation>

<operation id="1242" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1657 %and_ln113_77 = and i1 %or_ln113_115, i1 %tmp_3512

]]></Node>
<StgValue><ssdm name="and_ln113_77"/></StgValue>
</operation>

<operation id="1243" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1658 %select_ln113_76 = select i1 %and_ln113_76, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_76"/></StgValue>
</operation>

<operation id="1244" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1659 %or_ln113_116 = or i1 %and_ln113_76, i1 %and_ln113_77

]]></Node>
<StgValue><ssdm name="or_ln113_116"/></StgValue>
</operation>

<operation id="1245" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1660 %sum_781 = select i1 %or_ln113_116, i16 %select_ln113_76, i16 %sum_699

]]></Node>
<StgValue><ssdm name="sum_781"/></StgValue>
</operation>

<operation id="1246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1661 %tmp_3514 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_781, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3514"/></StgValue>
</operation>

<operation id="1247" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1662 %xor_ln117_38 = xor i16 %sum_781, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_38"/></StgValue>
</operation>

<operation id="1248" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1663 %select_ln117_38 = select i1 %tmp_3514, i16 %xor_ln117_38, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_38"/></StgValue>
</operation>

<operation id="1249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1664 %trunc_ln117_37 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_38, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_37"/></StgValue>
</operation>

<operation id="1250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1665 %tmp_3515 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_38, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3515"/></StgValue>
</operation>

<operation id="1251" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:1666 %index_38 = select i1 %tmp_3515, i10 1023, i10 %trunc_ln117_37

]]></Node>
<StgValue><ssdm name="index_38"/></StgValue>
</operation>

<operation id="1252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="64" op_0_bw="10">
<![CDATA[
entry:1667 %zext_ln120_76 = zext i10 %index_38

]]></Node>
<StgValue><ssdm name="zext_ln120_76"/></StgValue>
</operation>

<operation id="1253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1668 %exp_table_addr_38 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_76

]]></Node>
<StgValue><ssdm name="exp_table_addr_38"/></StgValue>
</operation>

<operation id="1254" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="16" op_0_bw="10">
<![CDATA[
entry:1669 %exp_table_load_38 = load i10 %exp_table_addr_38

]]></Node>
<StgValue><ssdm name="exp_table_load_38"/></StgValue>
</operation>

<operation id="1255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="17" op_0_bw="16">
<![CDATA[
entry:1681 %sext_ln113_59 = sext i16 %cluster_sum_39_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_59"/></StgValue>
</operation>

<operation id="1256" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1682 %add_ln113_39 = add i17 %sext_ln113_58, i17 %sext_ln113_59

]]></Node>
<StgValue><ssdm name="add_ln113_39"/></StgValue>
</operation>

<operation id="1257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="18" op_0_bw="17">
<![CDATA[
entry:1683 %sext_ln114_59 = sext i17 %add_ln113_39

]]></Node>
<StgValue><ssdm name="sext_ln114_59"/></StgValue>
</operation>

<operation id="1258" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:1684 %add_ln114_39 = add i18 %sext_ln114_59, i18 %sext_ln114_57

]]></Node>
<StgValue><ssdm name="add_ln114_39"/></StgValue>
</operation>

<operation id="1259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1685 %tmp_3518 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_39, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3518"/></StgValue>
</operation>

<operation id="1260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="16" op_0_bw="18">
<![CDATA[
entry:1686 %sum_701 = trunc i18 %add_ln114_39

]]></Node>
<StgValue><ssdm name="sum_701"/></StgValue>
</operation>

<operation id="1261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1687 %tmp_3519 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_39, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3519"/></StgValue>
</operation>

<operation id="1262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1688 %tmp_1112 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_39, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1112"/></StgValue>
</operation>

<operation id="1263" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1689 %icmp_ln113_78 = icmp_ne  i2 %tmp_1112, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_78"/></StgValue>
</operation>

<operation id="1264" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1690 %or_ln113_117 = or i1 %tmp_3519, i1 %icmp_ln113_78

]]></Node>
<StgValue><ssdm name="or_ln113_117"/></StgValue>
</operation>

<operation id="1265" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1691 %xor_ln113_78 = xor i1 %tmp_3518, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_78"/></StgValue>
</operation>

<operation id="1266" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1692 %and_ln113_78 = and i1 %or_ln113_117, i1 %xor_ln113_78

]]></Node>
<StgValue><ssdm name="and_ln113_78"/></StgValue>
</operation>

<operation id="1267" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1693 %xor_ln113_79 = xor i1 %tmp_3519, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_79"/></StgValue>
</operation>

<operation id="1268" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1694 %icmp_ln113_79 = icmp_ne  i2 %tmp_1112, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_79"/></StgValue>
</operation>

<operation id="1269" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1695 %or_ln113_118 = or i1 %icmp_ln113_79, i1 %xor_ln113_79

]]></Node>
<StgValue><ssdm name="or_ln113_118"/></StgValue>
</operation>

<operation id="1270" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1696 %and_ln113_79 = and i1 %or_ln113_118, i1 %tmp_3518

]]></Node>
<StgValue><ssdm name="and_ln113_79"/></StgValue>
</operation>

<operation id="1271" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1697 %select_ln113_78 = select i1 %and_ln113_78, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_78"/></StgValue>
</operation>

<operation id="1272" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1698 %or_ln113_119 = or i1 %and_ln113_78, i1 %and_ln113_79

]]></Node>
<StgValue><ssdm name="or_ln113_119"/></StgValue>
</operation>

<operation id="1273" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1699 %sum_782 = select i1 %or_ln113_119, i16 %select_ln113_78, i16 %sum_701

]]></Node>
<StgValue><ssdm name="sum_782"/></StgValue>
</operation>

<operation id="1274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1700 %tmp_3520 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_782, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3520"/></StgValue>
</operation>

<operation id="1275" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1701 %xor_ln117_39 = xor i16 %sum_782, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_39"/></StgValue>
</operation>

<operation id="1276" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1702 %select_ln117_39 = select i1 %tmp_3520, i16 %xor_ln117_39, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_39"/></StgValue>
</operation>

<operation id="1277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1703 %trunc_ln117_38 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_39, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_38"/></StgValue>
</operation>

<operation id="1278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1704 %tmp_3521 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_39, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3521"/></StgValue>
</operation>

<operation id="1279" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:1705 %index_39 = select i1 %tmp_3521, i10 1023, i10 %trunc_ln117_38

]]></Node>
<StgValue><ssdm name="index_39"/></StgValue>
</operation>

<operation id="1280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="64" op_0_bw="10">
<![CDATA[
entry:1706 %zext_ln120_78 = zext i10 %index_39

]]></Node>
<StgValue><ssdm name="zext_ln120_78"/></StgValue>
</operation>

<operation id="1281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1707 %exp_table_addr_39 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_78

]]></Node>
<StgValue><ssdm name="exp_table_addr_39"/></StgValue>
</operation>

<operation id="1282" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="16" op_0_bw="10">
<![CDATA[
entry:1708 %exp_table_load_39 = load i10 %exp_table_addr_39

]]></Node>
<StgValue><ssdm name="exp_table_load_39"/></StgValue>
</operation>

<operation id="1283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="17" op_0_bw="16">
<![CDATA[
entry:1720 %sext_ln113_60 = sext i16 %cluster_sum_40_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_60"/></StgValue>
</operation>

<operation id="1284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="17" op_0_bw="16">
<![CDATA[
entry:1721 %sext_ln113_61 = sext i16 %q_sq_05_20_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_61"/></StgValue>
</operation>

<operation id="1285" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1722 %add_ln113_40 = add i17 %sext_ln113_61, i17 %sext_ln113_60

]]></Node>
<StgValue><ssdm name="add_ln113_40"/></StgValue>
</operation>

<operation id="1286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="18" op_0_bw="17">
<![CDATA[
entry:1723 %sext_ln114_60 = sext i17 %add_ln113_40

]]></Node>
<StgValue><ssdm name="sext_ln114_60"/></StgValue>
</operation>

<operation id="1287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="18" op_0_bw="16">
<![CDATA[
entry:1724 %sext_ln114_61 = sext i16 %k_sq_05_20_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_61"/></StgValue>
</operation>

<operation id="1288" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:1725 %add_ln114_40 = add i18 %sext_ln114_60, i18 %sext_ln114_61

]]></Node>
<StgValue><ssdm name="add_ln114_40"/></StgValue>
</operation>

<operation id="1289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1726 %tmp_3524 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_40, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3524"/></StgValue>
</operation>

<operation id="1290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="16" op_0_bw="18">
<![CDATA[
entry:1727 %sum_703 = trunc i18 %add_ln114_40

]]></Node>
<StgValue><ssdm name="sum_703"/></StgValue>
</operation>

<operation id="1291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1728 %tmp_3525 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_40, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3525"/></StgValue>
</operation>

<operation id="1292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1729 %tmp_1113 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_40, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1113"/></StgValue>
</operation>

<operation id="1293" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1730 %icmp_ln113_80 = icmp_ne  i2 %tmp_1113, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_80"/></StgValue>
</operation>

<operation id="1294" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1731 %or_ln113_120 = or i1 %tmp_3525, i1 %icmp_ln113_80

]]></Node>
<StgValue><ssdm name="or_ln113_120"/></StgValue>
</operation>

<operation id="1295" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1732 %xor_ln113_80 = xor i1 %tmp_3524, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_80"/></StgValue>
</operation>

<operation id="1296" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1733 %and_ln113_80 = and i1 %or_ln113_120, i1 %xor_ln113_80

]]></Node>
<StgValue><ssdm name="and_ln113_80"/></StgValue>
</operation>

<operation id="1297" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1734 %xor_ln113_81 = xor i1 %tmp_3525, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_81"/></StgValue>
</operation>

<operation id="1298" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1735 %icmp_ln113_81 = icmp_ne  i2 %tmp_1113, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_81"/></StgValue>
</operation>

<operation id="1299" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1736 %or_ln113_121 = or i1 %icmp_ln113_81, i1 %xor_ln113_81

]]></Node>
<StgValue><ssdm name="or_ln113_121"/></StgValue>
</operation>

<operation id="1300" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1737 %and_ln113_81 = and i1 %or_ln113_121, i1 %tmp_3524

]]></Node>
<StgValue><ssdm name="and_ln113_81"/></StgValue>
</operation>

<operation id="1301" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1738 %select_ln113_80 = select i1 %and_ln113_80, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_80"/></StgValue>
</operation>

<operation id="1302" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1739 %or_ln113_122 = or i1 %and_ln113_80, i1 %and_ln113_81

]]></Node>
<StgValue><ssdm name="or_ln113_122"/></StgValue>
</operation>

<operation id="1303" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1740 %sum_783 = select i1 %or_ln113_122, i16 %select_ln113_80, i16 %sum_703

]]></Node>
<StgValue><ssdm name="sum_783"/></StgValue>
</operation>

<operation id="1304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1741 %tmp_3526 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_783, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3526"/></StgValue>
</operation>

<operation id="1305" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1742 %xor_ln117_40 = xor i16 %sum_783, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_40"/></StgValue>
</operation>

<operation id="1306" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1743 %select_ln117_40 = select i1 %tmp_3526, i16 %xor_ln117_40, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_40"/></StgValue>
</operation>

<operation id="1307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1744 %trunc_ln117_39 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_40, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_39"/></StgValue>
</operation>

<operation id="1308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1745 %tmp_3527 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_40, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3527"/></StgValue>
</operation>

<operation id="1309" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:1746 %index_40 = select i1 %tmp_3527, i10 1023, i10 %trunc_ln117_39

]]></Node>
<StgValue><ssdm name="index_40"/></StgValue>
</operation>

<operation id="1310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="64" op_0_bw="10">
<![CDATA[
entry:1747 %zext_ln120_80 = zext i10 %index_40

]]></Node>
<StgValue><ssdm name="zext_ln120_80"/></StgValue>
</operation>

<operation id="1311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1748 %exp_table_addr_40 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_80

]]></Node>
<StgValue><ssdm name="exp_table_addr_40"/></StgValue>
</operation>

<operation id="1312" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="16" op_0_bw="10">
<![CDATA[
entry:1749 %exp_table_load_40 = load i10 %exp_table_addr_40

]]></Node>
<StgValue><ssdm name="exp_table_load_40"/></StgValue>
</operation>

<operation id="1313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="17" op_0_bw="16">
<![CDATA[
entry:1761 %sext_ln113_62 = sext i16 %cluster_sum_41_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_62"/></StgValue>
</operation>

<operation id="1314" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1762 %add_ln113_41 = add i17 %sext_ln113_61, i17 %sext_ln113_62

]]></Node>
<StgValue><ssdm name="add_ln113_41"/></StgValue>
</operation>

<operation id="1315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="18" op_0_bw="17">
<![CDATA[
entry:1763 %sext_ln114_62 = sext i17 %add_ln113_41

]]></Node>
<StgValue><ssdm name="sext_ln114_62"/></StgValue>
</operation>

<operation id="1316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="18" op_0_bw="16">
<![CDATA[
entry:1764 %sext_ln114_63 = sext i16 %k_sq_05_21_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_63"/></StgValue>
</operation>

<operation id="1317" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:1765 %add_ln114_41 = add i18 %sext_ln114_62, i18 %sext_ln114_63

]]></Node>
<StgValue><ssdm name="add_ln114_41"/></StgValue>
</operation>

<operation id="1318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1766 %tmp_3530 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_41, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3530"/></StgValue>
</operation>

<operation id="1319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="16" op_0_bw="18">
<![CDATA[
entry:1767 %sum_705 = trunc i18 %add_ln114_41

]]></Node>
<StgValue><ssdm name="sum_705"/></StgValue>
</operation>

<operation id="1320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1768 %tmp_3531 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_41, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3531"/></StgValue>
</operation>

<operation id="1321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1769 %tmp_1114 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_41, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1114"/></StgValue>
</operation>

<operation id="1322" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1770 %icmp_ln113_82 = icmp_ne  i2 %tmp_1114, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_82"/></StgValue>
</operation>

<operation id="1323" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1771 %or_ln113_123 = or i1 %tmp_3531, i1 %icmp_ln113_82

]]></Node>
<StgValue><ssdm name="or_ln113_123"/></StgValue>
</operation>

<operation id="1324" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1772 %xor_ln113_82 = xor i1 %tmp_3530, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_82"/></StgValue>
</operation>

<operation id="1325" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1773 %and_ln113_82 = and i1 %or_ln113_123, i1 %xor_ln113_82

]]></Node>
<StgValue><ssdm name="and_ln113_82"/></StgValue>
</operation>

<operation id="1326" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1774 %xor_ln113_83 = xor i1 %tmp_3531, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_83"/></StgValue>
</operation>

<operation id="1327" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1775 %icmp_ln113_83 = icmp_ne  i2 %tmp_1114, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_83"/></StgValue>
</operation>

<operation id="1328" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1776 %or_ln113_124 = or i1 %icmp_ln113_83, i1 %xor_ln113_83

]]></Node>
<StgValue><ssdm name="or_ln113_124"/></StgValue>
</operation>

<operation id="1329" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1777 %and_ln113_83 = and i1 %or_ln113_124, i1 %tmp_3530

]]></Node>
<StgValue><ssdm name="and_ln113_83"/></StgValue>
</operation>

<operation id="1330" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1778 %select_ln113_82 = select i1 %and_ln113_82, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_82"/></StgValue>
</operation>

<operation id="1331" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1779 %or_ln113_125 = or i1 %and_ln113_82, i1 %and_ln113_83

]]></Node>
<StgValue><ssdm name="or_ln113_125"/></StgValue>
</operation>

<operation id="1332" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1780 %sum_784 = select i1 %or_ln113_125, i16 %select_ln113_82, i16 %sum_705

]]></Node>
<StgValue><ssdm name="sum_784"/></StgValue>
</operation>

<operation id="1333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1781 %tmp_3532 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_784, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3532"/></StgValue>
</operation>

<operation id="1334" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1782 %xor_ln117_41 = xor i16 %sum_784, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_41"/></StgValue>
</operation>

<operation id="1335" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1783 %select_ln117_41 = select i1 %tmp_3532, i16 %xor_ln117_41, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_41"/></StgValue>
</operation>

<operation id="1336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1784 %trunc_ln117_40 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_41, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_40"/></StgValue>
</operation>

<operation id="1337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1785 %tmp_3533 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_41, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3533"/></StgValue>
</operation>

<operation id="1338" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:1786 %index_41 = select i1 %tmp_3533, i10 1023, i10 %trunc_ln117_40

]]></Node>
<StgValue><ssdm name="index_41"/></StgValue>
</operation>

<operation id="1339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="64" op_0_bw="10">
<![CDATA[
entry:1787 %zext_ln120_82 = zext i10 %index_41

]]></Node>
<StgValue><ssdm name="zext_ln120_82"/></StgValue>
</operation>

<operation id="1340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1788 %exp_table_addr_41 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_82

]]></Node>
<StgValue><ssdm name="exp_table_addr_41"/></StgValue>
</operation>

<operation id="1341" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="16" op_0_bw="10">
<![CDATA[
entry:1789 %exp_table_load_41 = load i10 %exp_table_addr_41

]]></Node>
<StgValue><ssdm name="exp_table_load_41"/></StgValue>
</operation>

<operation id="1342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="17" op_0_bw="16">
<![CDATA[
entry:1801 %sext_ln113_63 = sext i16 %cluster_sum_42_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_63"/></StgValue>
</operation>

<operation id="1343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="17" op_0_bw="16">
<![CDATA[
entry:1802 %sext_ln113_64 = sext i16 %q_sq_05_21_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_64"/></StgValue>
</operation>

<operation id="1344" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1803 %add_ln113_42 = add i17 %sext_ln113_64, i17 %sext_ln113_63

]]></Node>
<StgValue><ssdm name="add_ln113_42"/></StgValue>
</operation>

<operation id="1345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="18" op_0_bw="17">
<![CDATA[
entry:1804 %sext_ln114_64 = sext i17 %add_ln113_42

]]></Node>
<StgValue><ssdm name="sext_ln114_64"/></StgValue>
</operation>

<operation id="1346" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:1805 %add_ln114_42 = add i18 %sext_ln114_64, i18 %sext_ln114_61

]]></Node>
<StgValue><ssdm name="add_ln114_42"/></StgValue>
</operation>

<operation id="1347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1806 %tmp_3536 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_42, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3536"/></StgValue>
</operation>

<operation id="1348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="16" op_0_bw="18">
<![CDATA[
entry:1807 %sum_707 = trunc i18 %add_ln114_42

]]></Node>
<StgValue><ssdm name="sum_707"/></StgValue>
</operation>

<operation id="1349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1808 %tmp_3537 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_42, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3537"/></StgValue>
</operation>

<operation id="1350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1809 %tmp_1115 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_42, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1115"/></StgValue>
</operation>

<operation id="1351" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1810 %icmp_ln113_84 = icmp_ne  i2 %tmp_1115, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_84"/></StgValue>
</operation>

<operation id="1352" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1811 %or_ln113_126 = or i1 %tmp_3537, i1 %icmp_ln113_84

]]></Node>
<StgValue><ssdm name="or_ln113_126"/></StgValue>
</operation>

<operation id="1353" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1812 %xor_ln113_84 = xor i1 %tmp_3536, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_84"/></StgValue>
</operation>

<operation id="1354" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1813 %and_ln113_84 = and i1 %or_ln113_126, i1 %xor_ln113_84

]]></Node>
<StgValue><ssdm name="and_ln113_84"/></StgValue>
</operation>

<operation id="1355" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1814 %xor_ln113_85 = xor i1 %tmp_3537, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_85"/></StgValue>
</operation>

<operation id="1356" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1815 %icmp_ln113_85 = icmp_ne  i2 %tmp_1115, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_85"/></StgValue>
</operation>

<operation id="1357" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1816 %or_ln113_127 = or i1 %icmp_ln113_85, i1 %xor_ln113_85

]]></Node>
<StgValue><ssdm name="or_ln113_127"/></StgValue>
</operation>

<operation id="1358" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1817 %and_ln113_85 = and i1 %or_ln113_127, i1 %tmp_3536

]]></Node>
<StgValue><ssdm name="and_ln113_85"/></StgValue>
</operation>

<operation id="1359" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1818 %select_ln113_84 = select i1 %and_ln113_84, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_84"/></StgValue>
</operation>

<operation id="1360" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1819 %or_ln113_128 = or i1 %and_ln113_84, i1 %and_ln113_85

]]></Node>
<StgValue><ssdm name="or_ln113_128"/></StgValue>
</operation>

<operation id="1361" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1820 %sum_785 = select i1 %or_ln113_128, i16 %select_ln113_84, i16 %sum_707

]]></Node>
<StgValue><ssdm name="sum_785"/></StgValue>
</operation>

<operation id="1362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1821 %tmp_3538 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_785, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3538"/></StgValue>
</operation>

<operation id="1363" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1822 %xor_ln117_42 = xor i16 %sum_785, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_42"/></StgValue>
</operation>

<operation id="1364" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1823 %select_ln117_42 = select i1 %tmp_3538, i16 %xor_ln117_42, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_42"/></StgValue>
</operation>

<operation id="1365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1824 %trunc_ln117_41 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_42, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_41"/></StgValue>
</operation>

<operation id="1366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1825 %tmp_3539 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_42, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3539"/></StgValue>
</operation>

<operation id="1367" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:1826 %index_42 = select i1 %tmp_3539, i10 1023, i10 %trunc_ln117_41

]]></Node>
<StgValue><ssdm name="index_42"/></StgValue>
</operation>

<operation id="1368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="64" op_0_bw="10">
<![CDATA[
entry:1827 %zext_ln120_84 = zext i10 %index_42

]]></Node>
<StgValue><ssdm name="zext_ln120_84"/></StgValue>
</operation>

<operation id="1369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1828 %exp_table_addr_42 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_84

]]></Node>
<StgValue><ssdm name="exp_table_addr_42"/></StgValue>
</operation>

<operation id="1370" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="16" op_0_bw="10">
<![CDATA[
entry:1829 %exp_table_load_42 = load i10 %exp_table_addr_42

]]></Node>
<StgValue><ssdm name="exp_table_load_42"/></StgValue>
</operation>

<operation id="1371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="17" op_0_bw="16">
<![CDATA[
entry:1841 %sext_ln113_65 = sext i16 %cluster_sum_43_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_65"/></StgValue>
</operation>

<operation id="1372" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1842 %add_ln113_43 = add i17 %sext_ln113_64, i17 %sext_ln113_65

]]></Node>
<StgValue><ssdm name="add_ln113_43"/></StgValue>
</operation>

<operation id="1373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="18" op_0_bw="17">
<![CDATA[
entry:1843 %sext_ln114_65 = sext i17 %add_ln113_43

]]></Node>
<StgValue><ssdm name="sext_ln114_65"/></StgValue>
</operation>

<operation id="1374" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:1844 %add_ln114_43 = add i18 %sext_ln114_65, i18 %sext_ln114_63

]]></Node>
<StgValue><ssdm name="add_ln114_43"/></StgValue>
</operation>

<operation id="1375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1845 %tmp_3542 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_43, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3542"/></StgValue>
</operation>

<operation id="1376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="16" op_0_bw="18">
<![CDATA[
entry:1846 %sum_709 = trunc i18 %add_ln114_43

]]></Node>
<StgValue><ssdm name="sum_709"/></StgValue>
</operation>

<operation id="1377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1847 %tmp_3543 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_43, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3543"/></StgValue>
</operation>

<operation id="1378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1848 %tmp_1116 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_43, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1116"/></StgValue>
</operation>

<operation id="1379" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1849 %icmp_ln113_86 = icmp_ne  i2 %tmp_1116, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_86"/></StgValue>
</operation>

<operation id="1380" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1850 %or_ln113_129 = or i1 %tmp_3543, i1 %icmp_ln113_86

]]></Node>
<StgValue><ssdm name="or_ln113_129"/></StgValue>
</operation>

<operation id="1381" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1851 %xor_ln113_86 = xor i1 %tmp_3542, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_86"/></StgValue>
</operation>

<operation id="1382" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1852 %and_ln113_86 = and i1 %or_ln113_129, i1 %xor_ln113_86

]]></Node>
<StgValue><ssdm name="and_ln113_86"/></StgValue>
</operation>

<operation id="1383" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1853 %xor_ln113_87 = xor i1 %tmp_3543, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_87"/></StgValue>
</operation>

<operation id="1384" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1854 %icmp_ln113_87 = icmp_ne  i2 %tmp_1116, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_87"/></StgValue>
</operation>

<operation id="1385" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1855 %or_ln113_130 = or i1 %icmp_ln113_87, i1 %xor_ln113_87

]]></Node>
<StgValue><ssdm name="or_ln113_130"/></StgValue>
</operation>

<operation id="1386" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1856 %and_ln113_87 = and i1 %or_ln113_130, i1 %tmp_3542

]]></Node>
<StgValue><ssdm name="and_ln113_87"/></StgValue>
</operation>

<operation id="1387" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1857 %select_ln113_86 = select i1 %and_ln113_86, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_86"/></StgValue>
</operation>

<operation id="1388" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1858 %or_ln113_131 = or i1 %and_ln113_86, i1 %and_ln113_87

]]></Node>
<StgValue><ssdm name="or_ln113_131"/></StgValue>
</operation>

<operation id="1389" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1859 %sum_786 = select i1 %or_ln113_131, i16 %select_ln113_86, i16 %sum_709

]]></Node>
<StgValue><ssdm name="sum_786"/></StgValue>
</operation>

<operation id="1390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1860 %tmp_3544 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_786, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3544"/></StgValue>
</operation>

<operation id="1391" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1861 %xor_ln117_43 = xor i16 %sum_786, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_43"/></StgValue>
</operation>

<operation id="1392" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1862 %select_ln117_43 = select i1 %tmp_3544, i16 %xor_ln117_43, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_43"/></StgValue>
</operation>

<operation id="1393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1863 %trunc_ln117_42 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_43, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_42"/></StgValue>
</operation>

<operation id="1394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1864 %tmp_3545 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_43, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3545"/></StgValue>
</operation>

<operation id="1395" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:1865 %index_43 = select i1 %tmp_3545, i10 1023, i10 %trunc_ln117_42

]]></Node>
<StgValue><ssdm name="index_43"/></StgValue>
</operation>

<operation id="1396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="64" op_0_bw="10">
<![CDATA[
entry:1866 %zext_ln120_86 = zext i10 %index_43

]]></Node>
<StgValue><ssdm name="zext_ln120_86"/></StgValue>
</operation>

<operation id="1397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1867 %exp_table_addr_43 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_86

]]></Node>
<StgValue><ssdm name="exp_table_addr_43"/></StgValue>
</operation>

<operation id="1398" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="16" op_0_bw="10">
<![CDATA[
entry:1868 %exp_table_load_43 = load i10 %exp_table_addr_43

]]></Node>
<StgValue><ssdm name="exp_table_load_43"/></StgValue>
</operation>

<operation id="1399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="17" op_0_bw="16">
<![CDATA[
entry:1880 %sext_ln113_66 = sext i16 %cluster_sum_44_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_66"/></StgValue>
</operation>

<operation id="1400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="17" op_0_bw="16">
<![CDATA[
entry:1881 %sext_ln113_67 = sext i16 %q_sq_05_22_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_67"/></StgValue>
</operation>

<operation id="1401" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1882 %add_ln113_44 = add i17 %sext_ln113_67, i17 %sext_ln113_66

]]></Node>
<StgValue><ssdm name="add_ln113_44"/></StgValue>
</operation>

<operation id="1402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="18" op_0_bw="17">
<![CDATA[
entry:1883 %sext_ln114_66 = sext i17 %add_ln113_44

]]></Node>
<StgValue><ssdm name="sext_ln114_66"/></StgValue>
</operation>

<operation id="1403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="18" op_0_bw="16">
<![CDATA[
entry:1884 %sext_ln114_67 = sext i16 %k_sq_05_22_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_67"/></StgValue>
</operation>

<operation id="1404" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:1885 %add_ln114_44 = add i18 %sext_ln114_66, i18 %sext_ln114_67

]]></Node>
<StgValue><ssdm name="add_ln114_44"/></StgValue>
</operation>

<operation id="1405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1886 %tmp_3548 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_44, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3548"/></StgValue>
</operation>

<operation id="1406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="16" op_0_bw="18">
<![CDATA[
entry:1887 %sum_711 = trunc i18 %add_ln114_44

]]></Node>
<StgValue><ssdm name="sum_711"/></StgValue>
</operation>

<operation id="1407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1888 %tmp_3549 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_44, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3549"/></StgValue>
</operation>

<operation id="1408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1889 %tmp_1117 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_44, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1117"/></StgValue>
</operation>

<operation id="1409" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1890 %icmp_ln113_88 = icmp_ne  i2 %tmp_1117, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_88"/></StgValue>
</operation>

<operation id="1410" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1891 %or_ln113_132 = or i1 %tmp_3549, i1 %icmp_ln113_88

]]></Node>
<StgValue><ssdm name="or_ln113_132"/></StgValue>
</operation>

<operation id="1411" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1892 %xor_ln113_88 = xor i1 %tmp_3548, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_88"/></StgValue>
</operation>

<operation id="1412" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1893 %and_ln113_88 = and i1 %or_ln113_132, i1 %xor_ln113_88

]]></Node>
<StgValue><ssdm name="and_ln113_88"/></StgValue>
</operation>

<operation id="1413" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1894 %xor_ln113_89 = xor i1 %tmp_3549, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_89"/></StgValue>
</operation>

<operation id="1414" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1895 %icmp_ln113_89 = icmp_ne  i2 %tmp_1117, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_89"/></StgValue>
</operation>

<operation id="1415" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1896 %or_ln113_133 = or i1 %icmp_ln113_89, i1 %xor_ln113_89

]]></Node>
<StgValue><ssdm name="or_ln113_133"/></StgValue>
</operation>

<operation id="1416" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1897 %and_ln113_89 = and i1 %or_ln113_133, i1 %tmp_3548

]]></Node>
<StgValue><ssdm name="and_ln113_89"/></StgValue>
</operation>

<operation id="1417" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1898 %select_ln113_88 = select i1 %and_ln113_88, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_88"/></StgValue>
</operation>

<operation id="1418" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1899 %or_ln113_134 = or i1 %and_ln113_88, i1 %and_ln113_89

]]></Node>
<StgValue><ssdm name="or_ln113_134"/></StgValue>
</operation>

<operation id="1419" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1900 %sum_787 = select i1 %or_ln113_134, i16 %select_ln113_88, i16 %sum_711

]]></Node>
<StgValue><ssdm name="sum_787"/></StgValue>
</operation>

<operation id="1420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1901 %tmp_3550 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_787, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3550"/></StgValue>
</operation>

<operation id="1421" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1902 %xor_ln117_44 = xor i16 %sum_787, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_44"/></StgValue>
</operation>

<operation id="1422" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1903 %select_ln117_44 = select i1 %tmp_3550, i16 %xor_ln117_44, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_44"/></StgValue>
</operation>

<operation id="1423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1904 %trunc_ln117_43 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_44, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_43"/></StgValue>
</operation>

<operation id="1424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1905 %tmp_3551 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_44, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3551"/></StgValue>
</operation>

<operation id="1425" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:1906 %index_44 = select i1 %tmp_3551, i10 1023, i10 %trunc_ln117_43

]]></Node>
<StgValue><ssdm name="index_44"/></StgValue>
</operation>

<operation id="1426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="64" op_0_bw="10">
<![CDATA[
entry:1907 %zext_ln120_88 = zext i10 %index_44

]]></Node>
<StgValue><ssdm name="zext_ln120_88"/></StgValue>
</operation>

<operation id="1427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1908 %exp_table_addr_44 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_88

]]></Node>
<StgValue><ssdm name="exp_table_addr_44"/></StgValue>
</operation>

<operation id="1428" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="16" op_0_bw="10">
<![CDATA[
entry:1909 %exp_table_load_44 = load i10 %exp_table_addr_44

]]></Node>
<StgValue><ssdm name="exp_table_load_44"/></StgValue>
</operation>

<operation id="1429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="17" op_0_bw="16">
<![CDATA[
entry:1921 %sext_ln113_68 = sext i16 %cluster_sum_45_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_68"/></StgValue>
</operation>

<operation id="1430" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1922 %add_ln113_45 = add i17 %sext_ln113_67, i17 %sext_ln113_68

]]></Node>
<StgValue><ssdm name="add_ln113_45"/></StgValue>
</operation>

<operation id="1431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="18" op_0_bw="17">
<![CDATA[
entry:1923 %sext_ln114_68 = sext i17 %add_ln113_45

]]></Node>
<StgValue><ssdm name="sext_ln114_68"/></StgValue>
</operation>

<operation id="1432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="18" op_0_bw="16">
<![CDATA[
entry:1924 %sext_ln114_69 = sext i16 %k_sq_05_23_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_69"/></StgValue>
</operation>

<operation id="1433" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:1925 %add_ln114_45 = add i18 %sext_ln114_68, i18 %sext_ln114_69

]]></Node>
<StgValue><ssdm name="add_ln114_45"/></StgValue>
</operation>

<operation id="1434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1926 %tmp_3554 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_45, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3554"/></StgValue>
</operation>

<operation id="1435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="16" op_0_bw="18">
<![CDATA[
entry:1927 %sum_713 = trunc i18 %add_ln114_45

]]></Node>
<StgValue><ssdm name="sum_713"/></StgValue>
</operation>

<operation id="1436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1928 %tmp_3555 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_45, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3555"/></StgValue>
</operation>

<operation id="1437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1929 %tmp_1118 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_45, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1118"/></StgValue>
</operation>

<operation id="1438" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1930 %icmp_ln113_90 = icmp_ne  i2 %tmp_1118, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_90"/></StgValue>
</operation>

<operation id="1439" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1931 %or_ln113_135 = or i1 %tmp_3555, i1 %icmp_ln113_90

]]></Node>
<StgValue><ssdm name="or_ln113_135"/></StgValue>
</operation>

<operation id="1440" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1932 %xor_ln113_90 = xor i1 %tmp_3554, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_90"/></StgValue>
</operation>

<operation id="1441" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1933 %and_ln113_90 = and i1 %or_ln113_135, i1 %xor_ln113_90

]]></Node>
<StgValue><ssdm name="and_ln113_90"/></StgValue>
</operation>

<operation id="1442" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1934 %xor_ln113_91 = xor i1 %tmp_3555, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_91"/></StgValue>
</operation>

<operation id="1443" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1935 %icmp_ln113_91 = icmp_ne  i2 %tmp_1118, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_91"/></StgValue>
</operation>

<operation id="1444" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1936 %or_ln113_136 = or i1 %icmp_ln113_91, i1 %xor_ln113_91

]]></Node>
<StgValue><ssdm name="or_ln113_136"/></StgValue>
</operation>

<operation id="1445" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1937 %and_ln113_91 = and i1 %or_ln113_136, i1 %tmp_3554

]]></Node>
<StgValue><ssdm name="and_ln113_91"/></StgValue>
</operation>

<operation id="1446" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1938 %select_ln113_90 = select i1 %and_ln113_90, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_90"/></StgValue>
</operation>

<operation id="1447" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1939 %or_ln113_137 = or i1 %and_ln113_90, i1 %and_ln113_91

]]></Node>
<StgValue><ssdm name="or_ln113_137"/></StgValue>
</operation>

<operation id="1448" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1940 %sum_788 = select i1 %or_ln113_137, i16 %select_ln113_90, i16 %sum_713

]]></Node>
<StgValue><ssdm name="sum_788"/></StgValue>
</operation>

<operation id="1449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1941 %tmp_3556 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_788, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3556"/></StgValue>
</operation>

<operation id="1450" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1942 %xor_ln117_45 = xor i16 %sum_788, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_45"/></StgValue>
</operation>

<operation id="1451" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1943 %select_ln117_45 = select i1 %tmp_3556, i16 %xor_ln117_45, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_45"/></StgValue>
</operation>

<operation id="1452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1944 %trunc_ln117_44 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_45, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_44"/></StgValue>
</operation>

<operation id="1453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1945 %tmp_3557 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_45, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3557"/></StgValue>
</operation>

<operation id="1454" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:1946 %index_45 = select i1 %tmp_3557, i10 1023, i10 %trunc_ln117_44

]]></Node>
<StgValue><ssdm name="index_45"/></StgValue>
</operation>

<operation id="1455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="64" op_0_bw="10">
<![CDATA[
entry:1947 %zext_ln120_90 = zext i10 %index_45

]]></Node>
<StgValue><ssdm name="zext_ln120_90"/></StgValue>
</operation>

<operation id="1456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1948 %exp_table_addr_45 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_90

]]></Node>
<StgValue><ssdm name="exp_table_addr_45"/></StgValue>
</operation>

<operation id="1457" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="16" op_0_bw="10">
<![CDATA[
entry:1949 %exp_table_load_45 = load i10 %exp_table_addr_45

]]></Node>
<StgValue><ssdm name="exp_table_load_45"/></StgValue>
</operation>

<operation id="1458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="17" op_0_bw="16">
<![CDATA[
entry:1961 %sext_ln113_69 = sext i16 %cluster_sum_46_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_69"/></StgValue>
</operation>

<operation id="1459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="17" op_0_bw="16">
<![CDATA[
entry:1962 %sext_ln113_70 = sext i16 %q_sq_05_23_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_70"/></StgValue>
</operation>

<operation id="1460" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1963 %add_ln113_46 = add i17 %sext_ln113_70, i17 %sext_ln113_69

]]></Node>
<StgValue><ssdm name="add_ln113_46"/></StgValue>
</operation>

<operation id="1461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="18" op_0_bw="17">
<![CDATA[
entry:1964 %sext_ln114_70 = sext i17 %add_ln113_46

]]></Node>
<StgValue><ssdm name="sext_ln114_70"/></StgValue>
</operation>

<operation id="1462" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:1965 %add_ln114_46 = add i18 %sext_ln114_70, i18 %sext_ln114_67

]]></Node>
<StgValue><ssdm name="add_ln114_46"/></StgValue>
</operation>

<operation id="1463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1966 %tmp_3560 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_46, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3560"/></StgValue>
</operation>

<operation id="1464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="16" op_0_bw="18">
<![CDATA[
entry:1967 %sum_715 = trunc i18 %add_ln114_46

]]></Node>
<StgValue><ssdm name="sum_715"/></StgValue>
</operation>

<operation id="1465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:1968 %tmp_3561 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_46, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3561"/></StgValue>
</operation>

<operation id="1466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1969 %tmp_1119 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_46, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1119"/></StgValue>
</operation>

<operation id="1467" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1970 %icmp_ln113_92 = icmp_ne  i2 %tmp_1119, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_92"/></StgValue>
</operation>

<operation id="1468" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1971 %or_ln113_138 = or i1 %tmp_3561, i1 %icmp_ln113_92

]]></Node>
<StgValue><ssdm name="or_ln113_138"/></StgValue>
</operation>

<operation id="1469" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1972 %xor_ln113_92 = xor i1 %tmp_3560, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_92"/></StgValue>
</operation>

<operation id="1470" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1973 %and_ln113_92 = and i1 %or_ln113_138, i1 %xor_ln113_92

]]></Node>
<StgValue><ssdm name="and_ln113_92"/></StgValue>
</operation>

<operation id="1471" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1974 %xor_ln113_93 = xor i1 %tmp_3561, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_93"/></StgValue>
</operation>

<operation id="1472" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1975 %icmp_ln113_93 = icmp_ne  i2 %tmp_1119, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_93"/></StgValue>
</operation>

<operation id="1473" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1976 %or_ln113_139 = or i1 %icmp_ln113_93, i1 %xor_ln113_93

]]></Node>
<StgValue><ssdm name="or_ln113_139"/></StgValue>
</operation>

<operation id="1474" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1977 %and_ln113_93 = and i1 %or_ln113_139, i1 %tmp_3560

]]></Node>
<StgValue><ssdm name="and_ln113_93"/></StgValue>
</operation>

<operation id="1475" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1978 %select_ln113_92 = select i1 %and_ln113_92, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_92"/></StgValue>
</operation>

<operation id="1476" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1979 %or_ln113_140 = or i1 %and_ln113_92, i1 %and_ln113_93

]]></Node>
<StgValue><ssdm name="or_ln113_140"/></StgValue>
</operation>

<operation id="1477" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1980 %sum_789 = select i1 %or_ln113_140, i16 %select_ln113_92, i16 %sum_715

]]></Node>
<StgValue><ssdm name="sum_789"/></StgValue>
</operation>

<operation id="1478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1981 %tmp_3562 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_789, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3562"/></StgValue>
</operation>

<operation id="1479" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1982 %xor_ln117_46 = xor i16 %sum_789, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_46"/></StgValue>
</operation>

<operation id="1480" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1983 %select_ln117_46 = select i1 %tmp_3562, i16 %xor_ln117_46, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_46"/></StgValue>
</operation>

<operation id="1481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1984 %trunc_ln117_45 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_46, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_45"/></StgValue>
</operation>

<operation id="1482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1985 %tmp_3563 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_46, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3563"/></StgValue>
</operation>

<operation id="1483" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:1986 %index_46 = select i1 %tmp_3563, i10 1023, i10 %trunc_ln117_45

]]></Node>
<StgValue><ssdm name="index_46"/></StgValue>
</operation>

<operation id="1484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="64" op_0_bw="10">
<![CDATA[
entry:1987 %zext_ln120_92 = zext i10 %index_46

]]></Node>
<StgValue><ssdm name="zext_ln120_92"/></StgValue>
</operation>

<operation id="1485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1988 %exp_table_addr_46 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_92

]]></Node>
<StgValue><ssdm name="exp_table_addr_46"/></StgValue>
</operation>

<operation id="1486" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="16" op_0_bw="10">
<![CDATA[
entry:1989 %exp_table_load_46 = load i10 %exp_table_addr_46

]]></Node>
<StgValue><ssdm name="exp_table_load_46"/></StgValue>
</operation>

<operation id="1487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="17" op_0_bw="16">
<![CDATA[
entry:2001 %sext_ln113_71 = sext i16 %cluster_sum_47_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_71"/></StgValue>
</operation>

<operation id="1488" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:2002 %add_ln113_47 = add i17 %sext_ln113_70, i17 %sext_ln113_71

]]></Node>
<StgValue><ssdm name="add_ln113_47"/></StgValue>
</operation>

<operation id="1489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="18" op_0_bw="17">
<![CDATA[
entry:2003 %sext_ln114_71 = sext i17 %add_ln113_47

]]></Node>
<StgValue><ssdm name="sext_ln114_71"/></StgValue>
</operation>

<operation id="1490" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:2004 %add_ln114_47 = add i18 %sext_ln114_71, i18 %sext_ln114_69

]]></Node>
<StgValue><ssdm name="add_ln114_47"/></StgValue>
</operation>

<operation id="1491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:2005 %tmp_3566 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_47, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3566"/></StgValue>
</operation>

<operation id="1492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="16" op_0_bw="18">
<![CDATA[
entry:2006 %sum_717 = trunc i18 %add_ln114_47

]]></Node>
<StgValue><ssdm name="sum_717"/></StgValue>
</operation>

<operation id="1493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:2007 %tmp_3567 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_47, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3567"/></StgValue>
</operation>

<operation id="1494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2008 %tmp_1120 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_47, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1120"/></StgValue>
</operation>

<operation id="1495" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2009 %icmp_ln113_94 = icmp_ne  i2 %tmp_1120, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_94"/></StgValue>
</operation>

<operation id="1496" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2010 %or_ln113_141 = or i1 %tmp_3567, i1 %icmp_ln113_94

]]></Node>
<StgValue><ssdm name="or_ln113_141"/></StgValue>
</operation>

<operation id="1497" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2011 %xor_ln113_94 = xor i1 %tmp_3566, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_94"/></StgValue>
</operation>

<operation id="1498" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2012 %and_ln113_94 = and i1 %or_ln113_141, i1 %xor_ln113_94

]]></Node>
<StgValue><ssdm name="and_ln113_94"/></StgValue>
</operation>

<operation id="1499" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2013 %xor_ln113_95 = xor i1 %tmp_3567, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_95"/></StgValue>
</operation>

<operation id="1500" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2014 %icmp_ln113_95 = icmp_ne  i2 %tmp_1120, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_95"/></StgValue>
</operation>

<operation id="1501" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2015 %or_ln113_142 = or i1 %icmp_ln113_95, i1 %xor_ln113_95

]]></Node>
<StgValue><ssdm name="or_ln113_142"/></StgValue>
</operation>

<operation id="1502" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2016 %and_ln113_95 = and i1 %or_ln113_142, i1 %tmp_3566

]]></Node>
<StgValue><ssdm name="and_ln113_95"/></StgValue>
</operation>

<operation id="1503" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2017 %select_ln113_94 = select i1 %and_ln113_94, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_94"/></StgValue>
</operation>

<operation id="1504" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2018 %or_ln113_143 = or i1 %and_ln113_94, i1 %and_ln113_95

]]></Node>
<StgValue><ssdm name="or_ln113_143"/></StgValue>
</operation>

<operation id="1505" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2019 %sum_790 = select i1 %or_ln113_143, i16 %select_ln113_94, i16 %sum_717

]]></Node>
<StgValue><ssdm name="sum_790"/></StgValue>
</operation>

<operation id="1506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2020 %tmp_3568 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_790, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3568"/></StgValue>
</operation>

<operation id="1507" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2021 %xor_ln117_47 = xor i16 %sum_790, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_47"/></StgValue>
</operation>

<operation id="1508" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2022 %select_ln117_47 = select i1 %tmp_3568, i16 %xor_ln117_47, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_47"/></StgValue>
</operation>

<operation id="1509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2023 %trunc_ln117_46 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_47, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_46"/></StgValue>
</operation>

<operation id="1510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2024 %tmp_3569 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_47, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3569"/></StgValue>
</operation>

<operation id="1511" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:2025 %index_47 = select i1 %tmp_3569, i10 1023, i10 %trunc_ln117_46

]]></Node>
<StgValue><ssdm name="index_47"/></StgValue>
</operation>

<operation id="1512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="64" op_0_bw="10">
<![CDATA[
entry:2026 %zext_ln120_94 = zext i10 %index_47

]]></Node>
<StgValue><ssdm name="zext_ln120_94"/></StgValue>
</operation>

<operation id="1513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2027 %exp_table_addr_47 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_94

]]></Node>
<StgValue><ssdm name="exp_table_addr_47"/></StgValue>
</operation>

<operation id="1514" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="16" op_0_bw="10">
<![CDATA[
entry:2028 %exp_table_load_47 = load i10 %exp_table_addr_47

]]></Node>
<StgValue><ssdm name="exp_table_load_47"/></StgValue>
</operation>

<operation id="1515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="17" op_0_bw="16">
<![CDATA[
entry:2040 %sext_ln113_72 = sext i16 %cluster_sum_48_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_72"/></StgValue>
</operation>

<operation id="1516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="17" op_0_bw="16">
<![CDATA[
entry:2041 %sext_ln113_73 = sext i16 %q_sq_05_24_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_73"/></StgValue>
</operation>

<operation id="1517" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:2042 %add_ln113_48 = add i17 %sext_ln113_73, i17 %sext_ln113_72

]]></Node>
<StgValue><ssdm name="add_ln113_48"/></StgValue>
</operation>

<operation id="1518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="18" op_0_bw="17">
<![CDATA[
entry:2043 %sext_ln114_72 = sext i17 %add_ln113_48

]]></Node>
<StgValue><ssdm name="sext_ln114_72"/></StgValue>
</operation>

<operation id="1519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="18" op_0_bw="16">
<![CDATA[
entry:2044 %sext_ln114_73 = sext i16 %k_sq_05_24_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_73"/></StgValue>
</operation>

<operation id="1520" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:2045 %add_ln114_48 = add i18 %sext_ln114_72, i18 %sext_ln114_73

]]></Node>
<StgValue><ssdm name="add_ln114_48"/></StgValue>
</operation>

<operation id="1521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:2046 %tmp_3572 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_48, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3572"/></StgValue>
</operation>

<operation id="1522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="16" op_0_bw="18">
<![CDATA[
entry:2047 %sum_719 = trunc i18 %add_ln114_48

]]></Node>
<StgValue><ssdm name="sum_719"/></StgValue>
</operation>

<operation id="1523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:2048 %tmp_3573 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_48, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3573"/></StgValue>
</operation>

<operation id="1524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2049 %tmp_1121 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_48, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1121"/></StgValue>
</operation>

<operation id="1525" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2050 %icmp_ln113_96 = icmp_ne  i2 %tmp_1121, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_96"/></StgValue>
</operation>

<operation id="1526" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2051 %or_ln113_144 = or i1 %tmp_3573, i1 %icmp_ln113_96

]]></Node>
<StgValue><ssdm name="or_ln113_144"/></StgValue>
</operation>

<operation id="1527" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2052 %xor_ln113_96 = xor i1 %tmp_3572, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_96"/></StgValue>
</operation>

<operation id="1528" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2053 %and_ln113_96 = and i1 %or_ln113_144, i1 %xor_ln113_96

]]></Node>
<StgValue><ssdm name="and_ln113_96"/></StgValue>
</operation>

<operation id="1529" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2054 %xor_ln113_97 = xor i1 %tmp_3573, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_97"/></StgValue>
</operation>

<operation id="1530" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2055 %icmp_ln113_97 = icmp_ne  i2 %tmp_1121, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_97"/></StgValue>
</operation>

<operation id="1531" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2056 %or_ln113_145 = or i1 %icmp_ln113_97, i1 %xor_ln113_97

]]></Node>
<StgValue><ssdm name="or_ln113_145"/></StgValue>
</operation>

<operation id="1532" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2057 %and_ln113_97 = and i1 %or_ln113_145, i1 %tmp_3572

]]></Node>
<StgValue><ssdm name="and_ln113_97"/></StgValue>
</operation>

<operation id="1533" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2058 %select_ln113_96 = select i1 %and_ln113_96, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_96"/></StgValue>
</operation>

<operation id="1534" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2059 %or_ln113_146 = or i1 %and_ln113_96, i1 %and_ln113_97

]]></Node>
<StgValue><ssdm name="or_ln113_146"/></StgValue>
</operation>

<operation id="1535" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2060 %sum_791 = select i1 %or_ln113_146, i16 %select_ln113_96, i16 %sum_719

]]></Node>
<StgValue><ssdm name="sum_791"/></StgValue>
</operation>

<operation id="1536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2061 %tmp_3574 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_791, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3574"/></StgValue>
</operation>

<operation id="1537" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2062 %xor_ln117_48 = xor i16 %sum_791, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_48"/></StgValue>
</operation>

<operation id="1538" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2063 %select_ln117_48 = select i1 %tmp_3574, i16 %xor_ln117_48, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_48"/></StgValue>
</operation>

<operation id="1539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2064 %trunc_ln117_47 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_48, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_47"/></StgValue>
</operation>

<operation id="1540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2065 %tmp_3575 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_48, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3575"/></StgValue>
</operation>

<operation id="1541" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:2066 %index_48 = select i1 %tmp_3575, i10 1023, i10 %trunc_ln117_47

]]></Node>
<StgValue><ssdm name="index_48"/></StgValue>
</operation>

<operation id="1542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="64" op_0_bw="10">
<![CDATA[
entry:2067 %zext_ln120_96 = zext i10 %index_48

]]></Node>
<StgValue><ssdm name="zext_ln120_96"/></StgValue>
</operation>

<operation id="1543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2068 %exp_table_addr_48 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_96

]]></Node>
<StgValue><ssdm name="exp_table_addr_48"/></StgValue>
</operation>

<operation id="1544" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="16" op_0_bw="10">
<![CDATA[
entry:2069 %exp_table_load_48 = load i10 %exp_table_addr_48

]]></Node>
<StgValue><ssdm name="exp_table_load_48"/></StgValue>
</operation>

<operation id="1545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="17" op_0_bw="16">
<![CDATA[
entry:2081 %sext_ln113_74 = sext i16 %cluster_sum_49_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_74"/></StgValue>
</operation>

<operation id="1546" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:2082 %add_ln113_49 = add i17 %sext_ln113_73, i17 %sext_ln113_74

]]></Node>
<StgValue><ssdm name="add_ln113_49"/></StgValue>
</operation>

<operation id="1547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="18" op_0_bw="17">
<![CDATA[
entry:2083 %sext_ln114_74 = sext i17 %add_ln113_49

]]></Node>
<StgValue><ssdm name="sext_ln114_74"/></StgValue>
</operation>

<operation id="1548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="18" op_0_bw="16">
<![CDATA[
entry:2084 %sext_ln114_75 = sext i16 %k_sq_05_25_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_75"/></StgValue>
</operation>

<operation id="1549" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:2085 %add_ln114_49 = add i18 %sext_ln114_74, i18 %sext_ln114_75

]]></Node>
<StgValue><ssdm name="add_ln114_49"/></StgValue>
</operation>

<operation id="1550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:2086 %tmp_3578 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_49, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3578"/></StgValue>
</operation>

<operation id="1551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="16" op_0_bw="18">
<![CDATA[
entry:2087 %sum_721 = trunc i18 %add_ln114_49

]]></Node>
<StgValue><ssdm name="sum_721"/></StgValue>
</operation>

<operation id="1552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:2088 %tmp_3579 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_49, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3579"/></StgValue>
</operation>

<operation id="1553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2089 %tmp_1122 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_49, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1122"/></StgValue>
</operation>

<operation id="1554" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2090 %icmp_ln113_98 = icmp_ne  i2 %tmp_1122, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_98"/></StgValue>
</operation>

<operation id="1555" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2091 %or_ln113_147 = or i1 %tmp_3579, i1 %icmp_ln113_98

]]></Node>
<StgValue><ssdm name="or_ln113_147"/></StgValue>
</operation>

<operation id="1556" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2092 %xor_ln113_98 = xor i1 %tmp_3578, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_98"/></StgValue>
</operation>

<operation id="1557" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2093 %and_ln113_98 = and i1 %or_ln113_147, i1 %xor_ln113_98

]]></Node>
<StgValue><ssdm name="and_ln113_98"/></StgValue>
</operation>

<operation id="1558" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2094 %xor_ln113_99 = xor i1 %tmp_3579, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_99"/></StgValue>
</operation>

<operation id="1559" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2095 %icmp_ln113_99 = icmp_ne  i2 %tmp_1122, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_99"/></StgValue>
</operation>

<operation id="1560" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2096 %or_ln113_148 = or i1 %icmp_ln113_99, i1 %xor_ln113_99

]]></Node>
<StgValue><ssdm name="or_ln113_148"/></StgValue>
</operation>

<operation id="1561" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2097 %and_ln113_99 = and i1 %or_ln113_148, i1 %tmp_3578

]]></Node>
<StgValue><ssdm name="and_ln113_99"/></StgValue>
</operation>

<operation id="1562" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2098 %select_ln113_98 = select i1 %and_ln113_98, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_98"/></StgValue>
</operation>

<operation id="1563" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2099 %or_ln113_149 = or i1 %and_ln113_98, i1 %and_ln113_99

]]></Node>
<StgValue><ssdm name="or_ln113_149"/></StgValue>
</operation>

<operation id="1564" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2100 %sum_792 = select i1 %or_ln113_149, i16 %select_ln113_98, i16 %sum_721

]]></Node>
<StgValue><ssdm name="sum_792"/></StgValue>
</operation>

<operation id="1565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2101 %tmp_3580 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_792, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3580"/></StgValue>
</operation>

<operation id="1566" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2102 %xor_ln117_49 = xor i16 %sum_792, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_49"/></StgValue>
</operation>

<operation id="1567" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2103 %select_ln117_49 = select i1 %tmp_3580, i16 %xor_ln117_49, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_49"/></StgValue>
</operation>

<operation id="1568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2104 %trunc_ln117_48 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_49, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_48"/></StgValue>
</operation>

<operation id="1569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2105 %tmp_3581 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_49, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3581"/></StgValue>
</operation>

<operation id="1570" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:2106 %index_49 = select i1 %tmp_3581, i10 1023, i10 %trunc_ln117_48

]]></Node>
<StgValue><ssdm name="index_49"/></StgValue>
</operation>

<operation id="1571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="64" op_0_bw="10">
<![CDATA[
entry:2107 %zext_ln120_98 = zext i10 %index_49

]]></Node>
<StgValue><ssdm name="zext_ln120_98"/></StgValue>
</operation>

<operation id="1572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2108 %exp_table_addr_49 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_98

]]></Node>
<StgValue><ssdm name="exp_table_addr_49"/></StgValue>
</operation>

<operation id="1573" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="16" op_0_bw="10">
<![CDATA[
entry:2109 %exp_table_load_49 = load i10 %exp_table_addr_49

]]></Node>
<StgValue><ssdm name="exp_table_load_49"/></StgValue>
</operation>

<operation id="1574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="17" op_0_bw="16">
<![CDATA[
entry:2121 %sext_ln113_75 = sext i16 %cluster_sum_50_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_75"/></StgValue>
</operation>

<operation id="1575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="17" op_0_bw="16">
<![CDATA[
entry:2122 %sext_ln113_76 = sext i16 %q_sq_05_25_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_76"/></StgValue>
</operation>

<operation id="1576" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:2123 %add_ln113_50 = add i17 %sext_ln113_76, i17 %sext_ln113_75

]]></Node>
<StgValue><ssdm name="add_ln113_50"/></StgValue>
</operation>

<operation id="1577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="18" op_0_bw="17">
<![CDATA[
entry:2124 %sext_ln114_76 = sext i17 %add_ln113_50

]]></Node>
<StgValue><ssdm name="sext_ln114_76"/></StgValue>
</operation>

<operation id="1578" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:2125 %add_ln114_50 = add i18 %sext_ln114_76, i18 %sext_ln114_73

]]></Node>
<StgValue><ssdm name="add_ln114_50"/></StgValue>
</operation>

<operation id="1579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:2126 %tmp_3584 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_50, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3584"/></StgValue>
</operation>

<operation id="1580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="16" op_0_bw="18">
<![CDATA[
entry:2127 %sum_723 = trunc i18 %add_ln114_50

]]></Node>
<StgValue><ssdm name="sum_723"/></StgValue>
</operation>

<operation id="1581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:2128 %tmp_3585 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_50, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3585"/></StgValue>
</operation>

<operation id="1582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2129 %tmp_1123 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_50, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1123"/></StgValue>
</operation>

<operation id="1583" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2130 %icmp_ln113_100 = icmp_ne  i2 %tmp_1123, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_100"/></StgValue>
</operation>

<operation id="1584" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2131 %or_ln113_150 = or i1 %tmp_3585, i1 %icmp_ln113_100

]]></Node>
<StgValue><ssdm name="or_ln113_150"/></StgValue>
</operation>

<operation id="1585" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2132 %xor_ln113_100 = xor i1 %tmp_3584, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_100"/></StgValue>
</operation>

<operation id="1586" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2133 %and_ln113_100 = and i1 %or_ln113_150, i1 %xor_ln113_100

]]></Node>
<StgValue><ssdm name="and_ln113_100"/></StgValue>
</operation>

<operation id="1587" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2134 %xor_ln113_101 = xor i1 %tmp_3585, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_101"/></StgValue>
</operation>

<operation id="1588" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2135 %icmp_ln113_101 = icmp_ne  i2 %tmp_1123, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_101"/></StgValue>
</operation>

<operation id="1589" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2136 %or_ln113_151 = or i1 %icmp_ln113_101, i1 %xor_ln113_101

]]></Node>
<StgValue><ssdm name="or_ln113_151"/></StgValue>
</operation>

<operation id="1590" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2137 %and_ln113_101 = and i1 %or_ln113_151, i1 %tmp_3584

]]></Node>
<StgValue><ssdm name="and_ln113_101"/></StgValue>
</operation>

<operation id="1591" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2138 %select_ln113_100 = select i1 %and_ln113_100, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_100"/></StgValue>
</operation>

<operation id="1592" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2139 %or_ln113_152 = or i1 %and_ln113_100, i1 %and_ln113_101

]]></Node>
<StgValue><ssdm name="or_ln113_152"/></StgValue>
</operation>

<operation id="1593" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2140 %sum_793 = select i1 %or_ln113_152, i16 %select_ln113_100, i16 %sum_723

]]></Node>
<StgValue><ssdm name="sum_793"/></StgValue>
</operation>

<operation id="1594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2141 %tmp_3586 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_793, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3586"/></StgValue>
</operation>

<operation id="1595" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2142 %xor_ln117_50 = xor i16 %sum_793, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_50"/></StgValue>
</operation>

<operation id="1596" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2143 %select_ln117_50 = select i1 %tmp_3586, i16 %xor_ln117_50, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_50"/></StgValue>
</operation>

<operation id="1597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2144 %trunc_ln117_49 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_50, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_49"/></StgValue>
</operation>

<operation id="1598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2145 %tmp_3587 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_50, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3587"/></StgValue>
</operation>

<operation id="1599" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:2146 %index_50 = select i1 %tmp_3587, i10 1023, i10 %trunc_ln117_49

]]></Node>
<StgValue><ssdm name="index_50"/></StgValue>
</operation>

<operation id="1600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="64" op_0_bw="10">
<![CDATA[
entry:2147 %zext_ln120_100 = zext i10 %index_50

]]></Node>
<StgValue><ssdm name="zext_ln120_100"/></StgValue>
</operation>

<operation id="1601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2148 %exp_table_addr_50 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_100

]]></Node>
<StgValue><ssdm name="exp_table_addr_50"/></StgValue>
</operation>

<operation id="1602" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="16" op_0_bw="10">
<![CDATA[
entry:2149 %exp_table_load_50 = load i10 %exp_table_addr_50

]]></Node>
<StgValue><ssdm name="exp_table_load_50"/></StgValue>
</operation>

<operation id="1603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="17" op_0_bw="16">
<![CDATA[
entry:2161 %sext_ln113_77 = sext i16 %cluster_sum_51_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_77"/></StgValue>
</operation>

<operation id="1604" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:2162 %add_ln113_51 = add i17 %sext_ln113_76, i17 %sext_ln113_77

]]></Node>
<StgValue><ssdm name="add_ln113_51"/></StgValue>
</operation>

<operation id="1605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="18" op_0_bw="17">
<![CDATA[
entry:2163 %sext_ln114_77 = sext i17 %add_ln113_51

]]></Node>
<StgValue><ssdm name="sext_ln114_77"/></StgValue>
</operation>

<operation id="1606" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:2164 %add_ln114_51 = add i18 %sext_ln114_77, i18 %sext_ln114_75

]]></Node>
<StgValue><ssdm name="add_ln114_51"/></StgValue>
</operation>

<operation id="1607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:2165 %tmp_3590 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_51, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3590"/></StgValue>
</operation>

<operation id="1608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="16" op_0_bw="18">
<![CDATA[
entry:2166 %sum_725 = trunc i18 %add_ln114_51

]]></Node>
<StgValue><ssdm name="sum_725"/></StgValue>
</operation>

<operation id="1609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:2167 %tmp_3591 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_51, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3591"/></StgValue>
</operation>

<operation id="1610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2168 %tmp_1124 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_51, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1124"/></StgValue>
</operation>

<operation id="1611" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2169 %icmp_ln113_102 = icmp_ne  i2 %tmp_1124, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_102"/></StgValue>
</operation>

<operation id="1612" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2170 %or_ln113_153 = or i1 %tmp_3591, i1 %icmp_ln113_102

]]></Node>
<StgValue><ssdm name="or_ln113_153"/></StgValue>
</operation>

<operation id="1613" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2171 %xor_ln113_102 = xor i1 %tmp_3590, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_102"/></StgValue>
</operation>

<operation id="1614" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2172 %and_ln113_102 = and i1 %or_ln113_153, i1 %xor_ln113_102

]]></Node>
<StgValue><ssdm name="and_ln113_102"/></StgValue>
</operation>

<operation id="1615" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2173 %xor_ln113_103 = xor i1 %tmp_3591, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_103"/></StgValue>
</operation>

<operation id="1616" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2174 %icmp_ln113_103 = icmp_ne  i2 %tmp_1124, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_103"/></StgValue>
</operation>

<operation id="1617" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2175 %or_ln113_154 = or i1 %icmp_ln113_103, i1 %xor_ln113_103

]]></Node>
<StgValue><ssdm name="or_ln113_154"/></StgValue>
</operation>

<operation id="1618" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2176 %and_ln113_103 = and i1 %or_ln113_154, i1 %tmp_3590

]]></Node>
<StgValue><ssdm name="and_ln113_103"/></StgValue>
</operation>

<operation id="1619" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2177 %select_ln113_102 = select i1 %and_ln113_102, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_102"/></StgValue>
</operation>

<operation id="1620" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2178 %or_ln113_155 = or i1 %and_ln113_102, i1 %and_ln113_103

]]></Node>
<StgValue><ssdm name="or_ln113_155"/></StgValue>
</operation>

<operation id="1621" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2179 %sum_794 = select i1 %or_ln113_155, i16 %select_ln113_102, i16 %sum_725

]]></Node>
<StgValue><ssdm name="sum_794"/></StgValue>
</operation>

<operation id="1622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2180 %tmp_3592 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_794, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3592"/></StgValue>
</operation>

<operation id="1623" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2181 %xor_ln117_51 = xor i16 %sum_794, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_51"/></StgValue>
</operation>

<operation id="1624" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2182 %select_ln117_51 = select i1 %tmp_3592, i16 %xor_ln117_51, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_51"/></StgValue>
</operation>

<operation id="1625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2183 %trunc_ln117_50 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_51, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_50"/></StgValue>
</operation>

<operation id="1626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2184 %tmp_3593 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_51, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3593"/></StgValue>
</operation>

<operation id="1627" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:2185 %index_51 = select i1 %tmp_3593, i10 1023, i10 %trunc_ln117_50

]]></Node>
<StgValue><ssdm name="index_51"/></StgValue>
</operation>

<operation id="1628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="64" op_0_bw="10">
<![CDATA[
entry:2186 %zext_ln120_102 = zext i10 %index_51

]]></Node>
<StgValue><ssdm name="zext_ln120_102"/></StgValue>
</operation>

<operation id="1629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2187 %exp_table_addr_51 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_102

]]></Node>
<StgValue><ssdm name="exp_table_addr_51"/></StgValue>
</operation>

<operation id="1630" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="16" op_0_bw="10">
<![CDATA[
entry:2188 %exp_table_load_51 = load i10 %exp_table_addr_51

]]></Node>
<StgValue><ssdm name="exp_table_load_51"/></StgValue>
</operation>

<operation id="1631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="17" op_0_bw="16">
<![CDATA[
entry:2200 %sext_ln113_78 = sext i16 %cluster_sum_52_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_78"/></StgValue>
</operation>

<operation id="1632" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="17" op_0_bw="16">
<![CDATA[
entry:2201 %sext_ln113_79 = sext i16 %q_sq_05_26_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_79"/></StgValue>
</operation>

<operation id="1633" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:2202 %add_ln113_52 = add i17 %sext_ln113_79, i17 %sext_ln113_78

]]></Node>
<StgValue><ssdm name="add_ln113_52"/></StgValue>
</operation>

<operation id="1634" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="18" op_0_bw="17">
<![CDATA[
entry:2203 %sext_ln114_78 = sext i17 %add_ln113_52

]]></Node>
<StgValue><ssdm name="sext_ln114_78"/></StgValue>
</operation>

<operation id="1635" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="18" op_0_bw="16">
<![CDATA[
entry:2204 %sext_ln114_79 = sext i16 %k_sq_05_26_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_79"/></StgValue>
</operation>

<operation id="1636" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:2205 %add_ln114_52 = add i18 %sext_ln114_78, i18 %sext_ln114_79

]]></Node>
<StgValue><ssdm name="add_ln114_52"/></StgValue>
</operation>

<operation id="1637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:2206 %tmp_3596 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_52, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3596"/></StgValue>
</operation>

<operation id="1638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="16" op_0_bw="18">
<![CDATA[
entry:2207 %sum_727 = trunc i18 %add_ln114_52

]]></Node>
<StgValue><ssdm name="sum_727"/></StgValue>
</operation>

<operation id="1639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:2208 %tmp_3597 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_52, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3597"/></StgValue>
</operation>

<operation id="1640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2209 %tmp_1125 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_52, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1125"/></StgValue>
</operation>

<operation id="1641" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2210 %icmp_ln113_104 = icmp_ne  i2 %tmp_1125, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_104"/></StgValue>
</operation>

<operation id="1642" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2211 %or_ln113_156 = or i1 %tmp_3597, i1 %icmp_ln113_104

]]></Node>
<StgValue><ssdm name="or_ln113_156"/></StgValue>
</operation>

<operation id="1643" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2212 %xor_ln113_104 = xor i1 %tmp_3596, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_104"/></StgValue>
</operation>

<operation id="1644" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2213 %and_ln113_104 = and i1 %or_ln113_156, i1 %xor_ln113_104

]]></Node>
<StgValue><ssdm name="and_ln113_104"/></StgValue>
</operation>

<operation id="1645" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2214 %xor_ln113_105 = xor i1 %tmp_3597, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_105"/></StgValue>
</operation>

<operation id="1646" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2215 %icmp_ln113_105 = icmp_ne  i2 %tmp_1125, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_105"/></StgValue>
</operation>

<operation id="1647" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2216 %or_ln113_157 = or i1 %icmp_ln113_105, i1 %xor_ln113_105

]]></Node>
<StgValue><ssdm name="or_ln113_157"/></StgValue>
</operation>

<operation id="1648" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2217 %and_ln113_105 = and i1 %or_ln113_157, i1 %tmp_3596

]]></Node>
<StgValue><ssdm name="and_ln113_105"/></StgValue>
</operation>

<operation id="1649" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2218 %select_ln113_104 = select i1 %and_ln113_104, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_104"/></StgValue>
</operation>

<operation id="1650" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2219 %or_ln113_158 = or i1 %and_ln113_104, i1 %and_ln113_105

]]></Node>
<StgValue><ssdm name="or_ln113_158"/></StgValue>
</operation>

<operation id="1651" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2220 %sum_795 = select i1 %or_ln113_158, i16 %select_ln113_104, i16 %sum_727

]]></Node>
<StgValue><ssdm name="sum_795"/></StgValue>
</operation>

<operation id="1652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2221 %tmp_3598 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_795, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3598"/></StgValue>
</operation>

<operation id="1653" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2222 %xor_ln117_52 = xor i16 %sum_795, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_52"/></StgValue>
</operation>

<operation id="1654" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2223 %select_ln117_52 = select i1 %tmp_3598, i16 %xor_ln117_52, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_52"/></StgValue>
</operation>

<operation id="1655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2224 %trunc_ln117_51 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_52, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_51"/></StgValue>
</operation>

<operation id="1656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2225 %tmp_3599 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_52, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3599"/></StgValue>
</operation>

<operation id="1657" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:2226 %index_52 = select i1 %tmp_3599, i10 1023, i10 %trunc_ln117_51

]]></Node>
<StgValue><ssdm name="index_52"/></StgValue>
</operation>

<operation id="1658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="64" op_0_bw="10">
<![CDATA[
entry:2227 %zext_ln120_104 = zext i10 %index_52

]]></Node>
<StgValue><ssdm name="zext_ln120_104"/></StgValue>
</operation>

<operation id="1659" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2228 %exp_table_addr_52 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_104

]]></Node>
<StgValue><ssdm name="exp_table_addr_52"/></StgValue>
</operation>

<operation id="1660" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="16" op_0_bw="10">
<![CDATA[
entry:2229 %exp_table_load_52 = load i10 %exp_table_addr_52

]]></Node>
<StgValue><ssdm name="exp_table_load_52"/></StgValue>
</operation>

<operation id="1661" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="17" op_0_bw="16">
<![CDATA[
entry:2241 %sext_ln113_80 = sext i16 %cluster_sum_53_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_80"/></StgValue>
</operation>

<operation id="1662" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:2242 %add_ln113_53 = add i17 %sext_ln113_79, i17 %sext_ln113_80

]]></Node>
<StgValue><ssdm name="add_ln113_53"/></StgValue>
</operation>

<operation id="1663" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="18" op_0_bw="17">
<![CDATA[
entry:2243 %sext_ln114_80 = sext i17 %add_ln113_53

]]></Node>
<StgValue><ssdm name="sext_ln114_80"/></StgValue>
</operation>

<operation id="1664" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="18" op_0_bw="16">
<![CDATA[
entry:2244 %sext_ln114_81 = sext i16 %k_sq_05_27_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_81"/></StgValue>
</operation>

<operation id="1665" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:2245 %add_ln114_53 = add i18 %sext_ln114_80, i18 %sext_ln114_81

]]></Node>
<StgValue><ssdm name="add_ln114_53"/></StgValue>
</operation>

<operation id="1666" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:2246 %tmp_3602 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_53, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3602"/></StgValue>
</operation>

<operation id="1667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="16" op_0_bw="18">
<![CDATA[
entry:2247 %sum_729 = trunc i18 %add_ln114_53

]]></Node>
<StgValue><ssdm name="sum_729"/></StgValue>
</operation>

<operation id="1668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:2248 %tmp_3603 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_53, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3603"/></StgValue>
</operation>

<operation id="1669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2249 %tmp_1126 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_53, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1126"/></StgValue>
</operation>

<operation id="1670" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2250 %icmp_ln113_106 = icmp_ne  i2 %tmp_1126, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_106"/></StgValue>
</operation>

<operation id="1671" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2251 %or_ln113_159 = or i1 %tmp_3603, i1 %icmp_ln113_106

]]></Node>
<StgValue><ssdm name="or_ln113_159"/></StgValue>
</operation>

<operation id="1672" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2252 %xor_ln113_106 = xor i1 %tmp_3602, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_106"/></StgValue>
</operation>

<operation id="1673" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2253 %and_ln113_106 = and i1 %or_ln113_159, i1 %xor_ln113_106

]]></Node>
<StgValue><ssdm name="and_ln113_106"/></StgValue>
</operation>

<operation id="1674" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2254 %xor_ln113_107 = xor i1 %tmp_3603, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_107"/></StgValue>
</operation>

<operation id="1675" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2255 %icmp_ln113_107 = icmp_ne  i2 %tmp_1126, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_107"/></StgValue>
</operation>

<operation id="1676" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2256 %or_ln113_160 = or i1 %icmp_ln113_107, i1 %xor_ln113_107

]]></Node>
<StgValue><ssdm name="or_ln113_160"/></StgValue>
</operation>

<operation id="1677" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2257 %and_ln113_107 = and i1 %or_ln113_160, i1 %tmp_3602

]]></Node>
<StgValue><ssdm name="and_ln113_107"/></StgValue>
</operation>

<operation id="1678" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2258 %select_ln113_106 = select i1 %and_ln113_106, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_106"/></StgValue>
</operation>

<operation id="1679" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2259 %or_ln113_161 = or i1 %and_ln113_106, i1 %and_ln113_107

]]></Node>
<StgValue><ssdm name="or_ln113_161"/></StgValue>
</operation>

<operation id="1680" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2260 %sum_796 = select i1 %or_ln113_161, i16 %select_ln113_106, i16 %sum_729

]]></Node>
<StgValue><ssdm name="sum_796"/></StgValue>
</operation>

<operation id="1681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2261 %tmp_3604 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_796, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3604"/></StgValue>
</operation>

<operation id="1682" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2262 %xor_ln117_53 = xor i16 %sum_796, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_53"/></StgValue>
</operation>

<operation id="1683" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2263 %select_ln117_53 = select i1 %tmp_3604, i16 %xor_ln117_53, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_53"/></StgValue>
</operation>

<operation id="1684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2264 %trunc_ln117_52 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_53, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_52"/></StgValue>
</operation>

<operation id="1685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2265 %tmp_3605 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_53, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3605"/></StgValue>
</operation>

<operation id="1686" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:2266 %index_53 = select i1 %tmp_3605, i10 1023, i10 %trunc_ln117_52

]]></Node>
<StgValue><ssdm name="index_53"/></StgValue>
</operation>

<operation id="1687" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="64" op_0_bw="10">
<![CDATA[
entry:2267 %zext_ln120_106 = zext i10 %index_53

]]></Node>
<StgValue><ssdm name="zext_ln120_106"/></StgValue>
</operation>

<operation id="1688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2268 %exp_table_addr_53 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_106

]]></Node>
<StgValue><ssdm name="exp_table_addr_53"/></StgValue>
</operation>

<operation id="1689" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="16" op_0_bw="10">
<![CDATA[
entry:2269 %exp_table_load_53 = load i10 %exp_table_addr_53

]]></Node>
<StgValue><ssdm name="exp_table_load_53"/></StgValue>
</operation>

<operation id="1690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="17" op_0_bw="16">
<![CDATA[
entry:2281 %sext_ln113_81 = sext i16 %cluster_sum_54_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_81"/></StgValue>
</operation>

<operation id="1691" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="17" op_0_bw="16">
<![CDATA[
entry:2282 %sext_ln113_82 = sext i16 %q_sq_05_27_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_82"/></StgValue>
</operation>

<operation id="1692" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:2283 %add_ln113_54 = add i17 %sext_ln113_82, i17 %sext_ln113_81

]]></Node>
<StgValue><ssdm name="add_ln113_54"/></StgValue>
</operation>

<operation id="1693" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="18" op_0_bw="17">
<![CDATA[
entry:2284 %sext_ln114_82 = sext i17 %add_ln113_54

]]></Node>
<StgValue><ssdm name="sext_ln114_82"/></StgValue>
</operation>

<operation id="1694" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:2285 %add_ln114_54 = add i18 %sext_ln114_82, i18 %sext_ln114_79

]]></Node>
<StgValue><ssdm name="add_ln114_54"/></StgValue>
</operation>

<operation id="1695" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:2286 %tmp_3608 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_54, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3608"/></StgValue>
</operation>

<operation id="1696" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="16" op_0_bw="18">
<![CDATA[
entry:2287 %sum_731 = trunc i18 %add_ln114_54

]]></Node>
<StgValue><ssdm name="sum_731"/></StgValue>
</operation>

<operation id="1697" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:2288 %tmp_3609 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_54, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3609"/></StgValue>
</operation>

<operation id="1698" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2289 %tmp_1127 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_54, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1127"/></StgValue>
</operation>

<operation id="1699" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2290 %icmp_ln113_108 = icmp_ne  i2 %tmp_1127, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_108"/></StgValue>
</operation>

<operation id="1700" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2291 %or_ln113_162 = or i1 %tmp_3609, i1 %icmp_ln113_108

]]></Node>
<StgValue><ssdm name="or_ln113_162"/></StgValue>
</operation>

<operation id="1701" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2292 %xor_ln113_108 = xor i1 %tmp_3608, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_108"/></StgValue>
</operation>

<operation id="1702" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2293 %and_ln113_108 = and i1 %or_ln113_162, i1 %xor_ln113_108

]]></Node>
<StgValue><ssdm name="and_ln113_108"/></StgValue>
</operation>

<operation id="1703" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2294 %xor_ln113_109 = xor i1 %tmp_3609, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_109"/></StgValue>
</operation>

<operation id="1704" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2295 %icmp_ln113_109 = icmp_ne  i2 %tmp_1127, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_109"/></StgValue>
</operation>

<operation id="1705" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2296 %or_ln113_163 = or i1 %icmp_ln113_109, i1 %xor_ln113_109

]]></Node>
<StgValue><ssdm name="or_ln113_163"/></StgValue>
</operation>

<operation id="1706" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2297 %and_ln113_109 = and i1 %or_ln113_163, i1 %tmp_3608

]]></Node>
<StgValue><ssdm name="and_ln113_109"/></StgValue>
</operation>

<operation id="1707" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2298 %select_ln113_108 = select i1 %and_ln113_108, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_108"/></StgValue>
</operation>

<operation id="1708" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2299 %or_ln113_164 = or i1 %and_ln113_108, i1 %and_ln113_109

]]></Node>
<StgValue><ssdm name="or_ln113_164"/></StgValue>
</operation>

<operation id="1709" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2300 %sum_797 = select i1 %or_ln113_164, i16 %select_ln113_108, i16 %sum_731

]]></Node>
<StgValue><ssdm name="sum_797"/></StgValue>
</operation>

<operation id="1710" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2301 %tmp_3610 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_797, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3610"/></StgValue>
</operation>

<operation id="1711" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2302 %xor_ln117_54 = xor i16 %sum_797, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_54"/></StgValue>
</operation>

<operation id="1712" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2303 %select_ln117_54 = select i1 %tmp_3610, i16 %xor_ln117_54, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_54"/></StgValue>
</operation>

<operation id="1713" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2304 %trunc_ln117_53 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_54, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_53"/></StgValue>
</operation>

<operation id="1714" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2305 %tmp_3611 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_54, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3611"/></StgValue>
</operation>

<operation id="1715" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:2306 %index_54 = select i1 %tmp_3611, i10 1023, i10 %trunc_ln117_53

]]></Node>
<StgValue><ssdm name="index_54"/></StgValue>
</operation>

<operation id="1716" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="64" op_0_bw="10">
<![CDATA[
entry:2307 %zext_ln120_108 = zext i10 %index_54

]]></Node>
<StgValue><ssdm name="zext_ln120_108"/></StgValue>
</operation>

<operation id="1717" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2308 %exp_table_addr_54 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_108

]]></Node>
<StgValue><ssdm name="exp_table_addr_54"/></StgValue>
</operation>

<operation id="1718" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="16" op_0_bw="10">
<![CDATA[
entry:2309 %exp_table_load_54 = load i10 %exp_table_addr_54

]]></Node>
<StgValue><ssdm name="exp_table_load_54"/></StgValue>
</operation>

<operation id="1719" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="17" op_0_bw="16">
<![CDATA[
entry:2321 %sext_ln113_83 = sext i16 %cluster_sum_55_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_83"/></StgValue>
</operation>

<operation id="1720" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:2322 %add_ln113_55 = add i17 %sext_ln113_82, i17 %sext_ln113_83

]]></Node>
<StgValue><ssdm name="add_ln113_55"/></StgValue>
</operation>

<operation id="1721" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="18" op_0_bw="17">
<![CDATA[
entry:2323 %sext_ln114_83 = sext i17 %add_ln113_55

]]></Node>
<StgValue><ssdm name="sext_ln114_83"/></StgValue>
</operation>

<operation id="1722" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:2324 %add_ln114_55 = add i18 %sext_ln114_83, i18 %sext_ln114_81

]]></Node>
<StgValue><ssdm name="add_ln114_55"/></StgValue>
</operation>

<operation id="1723" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:2325 %tmp_3614 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_55, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3614"/></StgValue>
</operation>

<operation id="1724" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="16" op_0_bw="18">
<![CDATA[
entry:2326 %sum_733 = trunc i18 %add_ln114_55

]]></Node>
<StgValue><ssdm name="sum_733"/></StgValue>
</operation>

<operation id="1725" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:2327 %tmp_3615 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_55, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3615"/></StgValue>
</operation>

<operation id="1726" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2328 %tmp_1128 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_55, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1128"/></StgValue>
</operation>

<operation id="1727" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2329 %icmp_ln113_110 = icmp_ne  i2 %tmp_1128, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_110"/></StgValue>
</operation>

<operation id="1728" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2330 %or_ln113_165 = or i1 %tmp_3615, i1 %icmp_ln113_110

]]></Node>
<StgValue><ssdm name="or_ln113_165"/></StgValue>
</operation>

<operation id="1729" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2331 %xor_ln113_110 = xor i1 %tmp_3614, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_110"/></StgValue>
</operation>

<operation id="1730" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2332 %and_ln113_110 = and i1 %or_ln113_165, i1 %xor_ln113_110

]]></Node>
<StgValue><ssdm name="and_ln113_110"/></StgValue>
</operation>

<operation id="1731" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2333 %xor_ln113_111 = xor i1 %tmp_3615, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_111"/></StgValue>
</operation>

<operation id="1732" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2334 %icmp_ln113_111 = icmp_ne  i2 %tmp_1128, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_111"/></StgValue>
</operation>

<operation id="1733" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2335 %or_ln113_166 = or i1 %icmp_ln113_111, i1 %xor_ln113_111

]]></Node>
<StgValue><ssdm name="or_ln113_166"/></StgValue>
</operation>

<operation id="1734" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2336 %and_ln113_111 = and i1 %or_ln113_166, i1 %tmp_3614

]]></Node>
<StgValue><ssdm name="and_ln113_111"/></StgValue>
</operation>

<operation id="1735" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2337 %select_ln113_110 = select i1 %and_ln113_110, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_110"/></StgValue>
</operation>

<operation id="1736" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2338 %or_ln113_167 = or i1 %and_ln113_110, i1 %and_ln113_111

]]></Node>
<StgValue><ssdm name="or_ln113_167"/></StgValue>
</operation>

<operation id="1737" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2339 %sum_798 = select i1 %or_ln113_167, i16 %select_ln113_110, i16 %sum_733

]]></Node>
<StgValue><ssdm name="sum_798"/></StgValue>
</operation>

<operation id="1738" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2340 %tmp_3616 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_798, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3616"/></StgValue>
</operation>

<operation id="1739" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2341 %xor_ln117_55 = xor i16 %sum_798, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_55"/></StgValue>
</operation>

<operation id="1740" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2342 %select_ln117_55 = select i1 %tmp_3616, i16 %xor_ln117_55, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_55"/></StgValue>
</operation>

<operation id="1741" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2343 %trunc_ln117_54 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_55, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_54"/></StgValue>
</operation>

<operation id="1742" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2344 %tmp_3617 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_55, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3617"/></StgValue>
</operation>

<operation id="1743" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:2345 %index_55 = select i1 %tmp_3617, i10 1023, i10 %trunc_ln117_54

]]></Node>
<StgValue><ssdm name="index_55"/></StgValue>
</operation>

<operation id="1744" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="10">
<![CDATA[
entry:2346 %zext_ln120_110 = zext i10 %index_55

]]></Node>
<StgValue><ssdm name="zext_ln120_110"/></StgValue>
</operation>

<operation id="1745" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2347 %exp_table_addr_55 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_110

]]></Node>
<StgValue><ssdm name="exp_table_addr_55"/></StgValue>
</operation>

<operation id="1746" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="16" op_0_bw="10">
<![CDATA[
entry:2348 %exp_table_load_55 = load i10 %exp_table_addr_55

]]></Node>
<StgValue><ssdm name="exp_table_load_55"/></StgValue>
</operation>

<operation id="1747" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="17" op_0_bw="16">
<![CDATA[
entry:2360 %sext_ln113_84 = sext i16 %cluster_sum_56_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_84"/></StgValue>
</operation>

<operation id="1748" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="17" op_0_bw="16">
<![CDATA[
entry:2361 %sext_ln113_85 = sext i16 %q_sq_05_28_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_85"/></StgValue>
</operation>

<operation id="1749" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:2362 %add_ln113_56 = add i17 %sext_ln113_85, i17 %sext_ln113_84

]]></Node>
<StgValue><ssdm name="add_ln113_56"/></StgValue>
</operation>

<operation id="1750" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="18" op_0_bw="17">
<![CDATA[
entry:2363 %sext_ln114_84 = sext i17 %add_ln113_56

]]></Node>
<StgValue><ssdm name="sext_ln114_84"/></StgValue>
</operation>

<operation id="1751" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="18" op_0_bw="16">
<![CDATA[
entry:2364 %sext_ln114_85 = sext i16 %k_sq_05_28_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_85"/></StgValue>
</operation>

<operation id="1752" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:2365 %add_ln114_56 = add i18 %sext_ln114_84, i18 %sext_ln114_85

]]></Node>
<StgValue><ssdm name="add_ln114_56"/></StgValue>
</operation>

<operation id="1753" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:2366 %tmp_3620 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_56, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3620"/></StgValue>
</operation>

<operation id="1754" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="16" op_0_bw="18">
<![CDATA[
entry:2367 %sum_735 = trunc i18 %add_ln114_56

]]></Node>
<StgValue><ssdm name="sum_735"/></StgValue>
</operation>

<operation id="1755" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:2368 %tmp_3621 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_56, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3621"/></StgValue>
</operation>

<operation id="1756" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2369 %tmp_1129 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_56, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1129"/></StgValue>
</operation>

<operation id="1757" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2370 %icmp_ln113_112 = icmp_ne  i2 %tmp_1129, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_112"/></StgValue>
</operation>

<operation id="1758" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2371 %or_ln113_168 = or i1 %tmp_3621, i1 %icmp_ln113_112

]]></Node>
<StgValue><ssdm name="or_ln113_168"/></StgValue>
</operation>

<operation id="1759" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2372 %xor_ln113_112 = xor i1 %tmp_3620, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_112"/></StgValue>
</operation>

<operation id="1760" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2373 %and_ln113_112 = and i1 %or_ln113_168, i1 %xor_ln113_112

]]></Node>
<StgValue><ssdm name="and_ln113_112"/></StgValue>
</operation>

<operation id="1761" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2374 %xor_ln113_113 = xor i1 %tmp_3621, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_113"/></StgValue>
</operation>

<operation id="1762" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2375 %icmp_ln113_113 = icmp_ne  i2 %tmp_1129, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_113"/></StgValue>
</operation>

<operation id="1763" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2376 %or_ln113_169 = or i1 %icmp_ln113_113, i1 %xor_ln113_113

]]></Node>
<StgValue><ssdm name="or_ln113_169"/></StgValue>
</operation>

<operation id="1764" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2377 %and_ln113_113 = and i1 %or_ln113_169, i1 %tmp_3620

]]></Node>
<StgValue><ssdm name="and_ln113_113"/></StgValue>
</operation>

<operation id="1765" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2378 %select_ln113_112 = select i1 %and_ln113_112, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_112"/></StgValue>
</operation>

<operation id="1766" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2379 %or_ln113_170 = or i1 %and_ln113_112, i1 %and_ln113_113

]]></Node>
<StgValue><ssdm name="or_ln113_170"/></StgValue>
</operation>

<operation id="1767" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2380 %sum_799 = select i1 %or_ln113_170, i16 %select_ln113_112, i16 %sum_735

]]></Node>
<StgValue><ssdm name="sum_799"/></StgValue>
</operation>

<operation id="1768" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2381 %tmp_3622 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_799, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3622"/></StgValue>
</operation>

<operation id="1769" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2382 %xor_ln117_56 = xor i16 %sum_799, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_56"/></StgValue>
</operation>

<operation id="1770" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2383 %select_ln117_56 = select i1 %tmp_3622, i16 %xor_ln117_56, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_56"/></StgValue>
</operation>

<operation id="1771" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2384 %trunc_ln117_55 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_56, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_55"/></StgValue>
</operation>

<operation id="1772" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2385 %tmp_3623 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_56, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3623"/></StgValue>
</operation>

<operation id="1773" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:2386 %index_56 = select i1 %tmp_3623, i10 1023, i10 %trunc_ln117_55

]]></Node>
<StgValue><ssdm name="index_56"/></StgValue>
</operation>

<operation id="1774" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="64" op_0_bw="10">
<![CDATA[
entry:2387 %zext_ln120_112 = zext i10 %index_56

]]></Node>
<StgValue><ssdm name="zext_ln120_112"/></StgValue>
</operation>

<operation id="1775" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2388 %exp_table_addr_56 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_112

]]></Node>
<StgValue><ssdm name="exp_table_addr_56"/></StgValue>
</operation>

<operation id="1776" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="16" op_0_bw="10">
<![CDATA[
entry:2389 %exp_table_load_56 = load i10 %exp_table_addr_56

]]></Node>
<StgValue><ssdm name="exp_table_load_56"/></StgValue>
</operation>

<operation id="1777" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="17" op_0_bw="16">
<![CDATA[
entry:2401 %sext_ln113_86 = sext i16 %cluster_sum_57_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_86"/></StgValue>
</operation>

<operation id="1778" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:2402 %add_ln113_57 = add i17 %sext_ln113_85, i17 %sext_ln113_86

]]></Node>
<StgValue><ssdm name="add_ln113_57"/></StgValue>
</operation>

<operation id="1779" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="18" op_0_bw="17">
<![CDATA[
entry:2403 %sext_ln114_86 = sext i17 %add_ln113_57

]]></Node>
<StgValue><ssdm name="sext_ln114_86"/></StgValue>
</operation>

<operation id="1780" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="18" op_0_bw="16">
<![CDATA[
entry:2404 %sext_ln114_87 = sext i16 %k_sq_05_29_val_read

]]></Node>
<StgValue><ssdm name="sext_ln114_87"/></StgValue>
</operation>

<operation id="1781" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:2405 %add_ln114_57 = add i18 %sext_ln114_86, i18 %sext_ln114_87

]]></Node>
<StgValue><ssdm name="add_ln114_57"/></StgValue>
</operation>

<operation id="1782" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:2406 %tmp_3626 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_57, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3626"/></StgValue>
</operation>

<operation id="1783" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="16" op_0_bw="18">
<![CDATA[
entry:2407 %sum_737 = trunc i18 %add_ln114_57

]]></Node>
<StgValue><ssdm name="sum_737"/></StgValue>
</operation>

<operation id="1784" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:2408 %tmp_3627 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_57, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3627"/></StgValue>
</operation>

<operation id="1785" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2409 %tmp_1130 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_57, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1130"/></StgValue>
</operation>

<operation id="1786" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2410 %icmp_ln113_114 = icmp_ne  i2 %tmp_1130, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_114"/></StgValue>
</operation>

<operation id="1787" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2411 %or_ln113_171 = or i1 %tmp_3627, i1 %icmp_ln113_114

]]></Node>
<StgValue><ssdm name="or_ln113_171"/></StgValue>
</operation>

<operation id="1788" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2412 %xor_ln113_114 = xor i1 %tmp_3626, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_114"/></StgValue>
</operation>

<operation id="1789" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2413 %and_ln113_114 = and i1 %or_ln113_171, i1 %xor_ln113_114

]]></Node>
<StgValue><ssdm name="and_ln113_114"/></StgValue>
</operation>

<operation id="1790" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2414 %xor_ln113_115 = xor i1 %tmp_3627, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_115"/></StgValue>
</operation>

<operation id="1791" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2415 %icmp_ln113_115 = icmp_ne  i2 %tmp_1130, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_115"/></StgValue>
</operation>

<operation id="1792" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2416 %or_ln113_172 = or i1 %icmp_ln113_115, i1 %xor_ln113_115

]]></Node>
<StgValue><ssdm name="or_ln113_172"/></StgValue>
</operation>

<operation id="1793" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2417 %and_ln113_115 = and i1 %or_ln113_172, i1 %tmp_3626

]]></Node>
<StgValue><ssdm name="and_ln113_115"/></StgValue>
</operation>

<operation id="1794" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2418 %select_ln113_114 = select i1 %and_ln113_114, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_114"/></StgValue>
</operation>

<operation id="1795" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2419 %or_ln113_173 = or i1 %and_ln113_114, i1 %and_ln113_115

]]></Node>
<StgValue><ssdm name="or_ln113_173"/></StgValue>
</operation>

<operation id="1796" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2420 %sum_800 = select i1 %or_ln113_173, i16 %select_ln113_114, i16 %sum_737

]]></Node>
<StgValue><ssdm name="sum_800"/></StgValue>
</operation>

<operation id="1797" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2421 %tmp_3628 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_800, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3628"/></StgValue>
</operation>

<operation id="1798" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2422 %xor_ln117_57 = xor i16 %sum_800, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_57"/></StgValue>
</operation>

<operation id="1799" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2423 %select_ln117_57 = select i1 %tmp_3628, i16 %xor_ln117_57, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_57"/></StgValue>
</operation>

<operation id="1800" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2424 %trunc_ln117_56 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_57, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_56"/></StgValue>
</operation>

<operation id="1801" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2425 %tmp_3629 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_57, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3629"/></StgValue>
</operation>

<operation id="1802" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:2426 %index_57 = select i1 %tmp_3629, i10 1023, i10 %trunc_ln117_56

]]></Node>
<StgValue><ssdm name="index_57"/></StgValue>
</operation>

<operation id="1803" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="64" op_0_bw="10">
<![CDATA[
entry:2427 %zext_ln120_114 = zext i10 %index_57

]]></Node>
<StgValue><ssdm name="zext_ln120_114"/></StgValue>
</operation>

<operation id="1804" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2428 %exp_table_addr_57 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_114

]]></Node>
<StgValue><ssdm name="exp_table_addr_57"/></StgValue>
</operation>

<operation id="1805" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="16" op_0_bw="10">
<![CDATA[
entry:2429 %exp_table_load_57 = load i10 %exp_table_addr_57

]]></Node>
<StgValue><ssdm name="exp_table_load_57"/></StgValue>
</operation>

<operation id="1806" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="17" op_0_bw="16">
<![CDATA[
entry:2441 %sext_ln113_87 = sext i16 %cluster_sum_58_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_87"/></StgValue>
</operation>

<operation id="1807" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="17" op_0_bw="16">
<![CDATA[
entry:2442 %sext_ln113_88 = sext i16 %q_sq_05_29_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_88"/></StgValue>
</operation>

<operation id="1808" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:2443 %add_ln113_58 = add i17 %sext_ln113_88, i17 %sext_ln113_87

]]></Node>
<StgValue><ssdm name="add_ln113_58"/></StgValue>
</operation>

<operation id="1809" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="18" op_0_bw="17">
<![CDATA[
entry:2444 %sext_ln114_88 = sext i17 %add_ln113_58

]]></Node>
<StgValue><ssdm name="sext_ln114_88"/></StgValue>
</operation>

<operation id="1810" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:2445 %add_ln114_58 = add i18 %sext_ln114_88, i18 %sext_ln114_85

]]></Node>
<StgValue><ssdm name="add_ln114_58"/></StgValue>
</operation>

<operation id="1811" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:2446 %tmp_3632 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_58, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3632"/></StgValue>
</operation>

<operation id="1812" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="16" op_0_bw="18">
<![CDATA[
entry:2447 %sum_739 = trunc i18 %add_ln114_58

]]></Node>
<StgValue><ssdm name="sum_739"/></StgValue>
</operation>

<operation id="1813" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:2448 %tmp_3633 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_58, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3633"/></StgValue>
</operation>

<operation id="1814" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2449 %tmp_1131 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_58, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1131"/></StgValue>
</operation>

<operation id="1815" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2450 %icmp_ln113_116 = icmp_ne  i2 %tmp_1131, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_116"/></StgValue>
</operation>

<operation id="1816" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2451 %or_ln113_174 = or i1 %tmp_3633, i1 %icmp_ln113_116

]]></Node>
<StgValue><ssdm name="or_ln113_174"/></StgValue>
</operation>

<operation id="1817" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2452 %xor_ln113_116 = xor i1 %tmp_3632, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_116"/></StgValue>
</operation>

<operation id="1818" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2453 %and_ln113_116 = and i1 %or_ln113_174, i1 %xor_ln113_116

]]></Node>
<StgValue><ssdm name="and_ln113_116"/></StgValue>
</operation>

<operation id="1819" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2454 %xor_ln113_117 = xor i1 %tmp_3633, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_117"/></StgValue>
</operation>

<operation id="1820" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2455 %icmp_ln113_117 = icmp_ne  i2 %tmp_1131, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_117"/></StgValue>
</operation>

<operation id="1821" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2456 %or_ln113_175 = or i1 %icmp_ln113_117, i1 %xor_ln113_117

]]></Node>
<StgValue><ssdm name="or_ln113_175"/></StgValue>
</operation>

<operation id="1822" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2457 %and_ln113_117 = and i1 %or_ln113_175, i1 %tmp_3632

]]></Node>
<StgValue><ssdm name="and_ln113_117"/></StgValue>
</operation>

<operation id="1823" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2458 %select_ln113_116 = select i1 %and_ln113_116, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_116"/></StgValue>
</operation>

<operation id="1824" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2459 %or_ln113_176 = or i1 %and_ln113_116, i1 %and_ln113_117

]]></Node>
<StgValue><ssdm name="or_ln113_176"/></StgValue>
</operation>

<operation id="1825" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2460 %sum_801 = select i1 %or_ln113_176, i16 %select_ln113_116, i16 %sum_739

]]></Node>
<StgValue><ssdm name="sum_801"/></StgValue>
</operation>

<operation id="1826" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2461 %tmp_3634 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_801, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3634"/></StgValue>
</operation>

<operation id="1827" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2462 %xor_ln117_58 = xor i16 %sum_801, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_58"/></StgValue>
</operation>

<operation id="1828" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2463 %select_ln117_58 = select i1 %tmp_3634, i16 %xor_ln117_58, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_58"/></StgValue>
</operation>

<operation id="1829" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2464 %trunc_ln117_57 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_58, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_57"/></StgValue>
</operation>

<operation id="1830" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2465 %tmp_3635 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_58, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3635"/></StgValue>
</operation>

<operation id="1831" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:2466 %index_58 = select i1 %tmp_3635, i10 1023, i10 %trunc_ln117_57

]]></Node>
<StgValue><ssdm name="index_58"/></StgValue>
</operation>

<operation id="1832" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="64" op_0_bw="10">
<![CDATA[
entry:2467 %zext_ln120_116 = zext i10 %index_58

]]></Node>
<StgValue><ssdm name="zext_ln120_116"/></StgValue>
</operation>

<operation id="1833" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2468 %exp_table_addr_58 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_116

]]></Node>
<StgValue><ssdm name="exp_table_addr_58"/></StgValue>
</operation>

<operation id="1834" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="16" op_0_bw="10">
<![CDATA[
entry:2469 %exp_table_load_58 = load i10 %exp_table_addr_58

]]></Node>
<StgValue><ssdm name="exp_table_load_58"/></StgValue>
</operation>

<operation id="1835" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="17" op_0_bw="16">
<![CDATA[
entry:2481 %sext_ln113_89 = sext i16 %cluster_sum_59_val_read

]]></Node>
<StgValue><ssdm name="sext_ln113_89"/></StgValue>
</operation>

<operation id="1836" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:2482 %add_ln113_59 = add i17 %sext_ln113_88, i17 %sext_ln113_89

]]></Node>
<StgValue><ssdm name="add_ln113_59"/></StgValue>
</operation>

<operation id="1837" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="18" op_0_bw="17">
<![CDATA[
entry:2483 %sext_ln114_89 = sext i17 %add_ln113_59

]]></Node>
<StgValue><ssdm name="sext_ln114_89"/></StgValue>
</operation>

<operation id="1838" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:2484 %add_ln114_59 = add i18 %sext_ln114_89, i18 %sext_ln114_87

]]></Node>
<StgValue><ssdm name="add_ln114_59"/></StgValue>
</operation>

<operation id="1839" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:2485 %tmp_3638 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_59, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3638"/></StgValue>
</operation>

<operation id="1840" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="16" op_0_bw="18">
<![CDATA[
entry:2486 %sum_741 = trunc i18 %add_ln114_59

]]></Node>
<StgValue><ssdm name="sum_741"/></StgValue>
</operation>

<operation id="1841" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:2487 %tmp_3639 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln114_59, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3639"/></StgValue>
</operation>

<operation id="1842" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2488 %tmp_1132 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln114_59, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1132"/></StgValue>
</operation>

<operation id="1843" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2489 %icmp_ln113_118 = icmp_ne  i2 %tmp_1132, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln113_118"/></StgValue>
</operation>

<operation id="1844" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2490 %or_ln113_177 = or i1 %tmp_3639, i1 %icmp_ln113_118

]]></Node>
<StgValue><ssdm name="or_ln113_177"/></StgValue>
</operation>

<operation id="1845" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2491 %xor_ln113_118 = xor i1 %tmp_3638, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_118"/></StgValue>
</operation>

<operation id="1846" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2492 %and_ln113_118 = and i1 %or_ln113_177, i1 %xor_ln113_118

]]></Node>
<StgValue><ssdm name="and_ln113_118"/></StgValue>
</operation>

<operation id="1847" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2493 %xor_ln113_119 = xor i1 %tmp_3639, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113_119"/></StgValue>
</operation>

<operation id="1848" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2494 %icmp_ln113_119 = icmp_ne  i2 %tmp_1132, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln113_119"/></StgValue>
</operation>

<operation id="1849" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2495 %or_ln113_178 = or i1 %icmp_ln113_119, i1 %xor_ln113_119

]]></Node>
<StgValue><ssdm name="or_ln113_178"/></StgValue>
</operation>

<operation id="1850" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2496 %and_ln113_119 = and i1 %or_ln113_178, i1 %tmp_3638

]]></Node>
<StgValue><ssdm name="and_ln113_119"/></StgValue>
</operation>

<operation id="1851" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2497 %select_ln113_118 = select i1 %and_ln113_118, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln113_118"/></StgValue>
</operation>

<operation id="1852" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2498 %or_ln113_179 = or i1 %and_ln113_118, i1 %and_ln113_119

]]></Node>
<StgValue><ssdm name="or_ln113_179"/></StgValue>
</operation>

<operation id="1853" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2499 %sum_802 = select i1 %or_ln113_179, i16 %select_ln113_118, i16 %sum_741

]]></Node>
<StgValue><ssdm name="sum_802"/></StgValue>
</operation>

<operation id="1854" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2500 %tmp_3640 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_802, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3640"/></StgValue>
</operation>

<operation id="1855" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2501 %xor_ln117_59 = xor i16 %sum_802, i16 32768

]]></Node>
<StgValue><ssdm name="xor_ln117_59"/></StgValue>
</operation>

<operation id="1856" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:2502 %select_ln117_59 = select i1 %tmp_3640, i16 %xor_ln117_59, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln117_59"/></StgValue>
</operation>

<operation id="1857" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2503 %trunc_ln117_58 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %select_ln117_59, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln117_58"/></StgValue>
</operation>

<operation id="1858" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2504 %tmp_3641 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln117_59, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3641"/></StgValue>
</operation>

<operation id="1859" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:2505 %index_59 = select i1 %tmp_3641, i10 1023, i10 %trunc_ln117_58

]]></Node>
<StgValue><ssdm name="index_59"/></StgValue>
</operation>

<operation id="1860" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="64" op_0_bw="10">
<![CDATA[
entry:2506 %zext_ln120_118 = zext i10 %index_59

]]></Node>
<StgValue><ssdm name="zext_ln120_118"/></StgValue>
</operation>

<operation id="1861" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2507 %exp_table_addr_59 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln120_118

]]></Node>
<StgValue><ssdm name="exp_table_addr_59"/></StgValue>
</operation>

<operation id="1862" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="16" op_0_bw="10">
<![CDATA[
entry:2508 %exp_table_load_59 = load i10 %exp_table_addr_59

]]></Node>
<StgValue><ssdm name="exp_table_load_59"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="1863" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="10">
<![CDATA[
entry:149 %exp_table_load = load i10 %exp_table_addr

]]></Node>
<StgValue><ssdm name="exp_table_load"/></StgValue>
</operation>

<operation id="1864" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:150 %tmp_689 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_689"/></StgValue>
</operation>

<operation id="1865" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="13" op_0_bw="12">
<![CDATA[
entry:151 %zext_ln120_120 = zext i12 %tmp_689

]]></Node>
<StgValue><ssdm name="zext_ln120_120"/></StgValue>
</operation>

<operation id="1866" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:152 %tmp_3288 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3288"/></StgValue>
</operation>

<operation id="1867" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:153 %tmp_3289 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3289"/></StgValue>
</operation>

<operation id="1868" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="3" op_0_bw="16">
<![CDATA[
entry:154 %trunc_ln120 = trunc i16 %exp_table_load

]]></Node>
<StgValue><ssdm name="trunc_ln120"/></StgValue>
</operation>

<operation id="1869" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:155 %icmp_ln120 = icmp_ne  i3 %trunc_ln120, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120"/></StgValue>
</operation>

<operation id="1870" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:156 %or_ln120 = or i1 %tmp_3288, i1 %icmp_ln120

]]></Node>
<StgValue><ssdm name="or_ln120"/></StgValue>
</operation>

<operation id="1871" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:157 %and_ln120 = and i1 %or_ln120, i1 %tmp_3289

]]></Node>
<StgValue><ssdm name="and_ln120"/></StgValue>
</operation>

<operation id="1872" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="13" op_0_bw="1">
<![CDATA[
entry:158 %zext_ln120_1 = zext i1 %and_ln120

]]></Node>
<StgValue><ssdm name="zext_ln120_1"/></StgValue>
</operation>

<operation id="1873" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:159 %add_ln120 = add i13 %zext_ln120_120, i13 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>

<operation id="1874" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="13">
<![CDATA[
entry:160 %zext_ln113 = zext i13 %add_ln120

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="1875" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="10">
<![CDATA[
entry:189 %exp_table_load_1 = load i10 %exp_table_addr_1

]]></Node>
<StgValue><ssdm name="exp_table_load_1"/></StgValue>
</operation>

<operation id="1876" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:190 %tmp_690 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_1, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_690"/></StgValue>
</operation>

<operation id="1877" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="13" op_0_bw="12">
<![CDATA[
entry:191 %zext_ln120_121 = zext i12 %tmp_690

]]></Node>
<StgValue><ssdm name="zext_ln120_121"/></StgValue>
</operation>

<operation id="1878" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:192 %tmp_3294 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3294"/></StgValue>
</operation>

<operation id="1879" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:193 %tmp_3295 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3295"/></StgValue>
</operation>

<operation id="1880" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="3" op_0_bw="16">
<![CDATA[
entry:194 %trunc_ln120_1 = trunc i16 %exp_table_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln120_1"/></StgValue>
</operation>

<operation id="1881" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:195 %icmp_ln120_1 = icmp_ne  i3 %trunc_ln120_1, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_1"/></StgValue>
</operation>

<operation id="1882" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:196 %or_ln120_1 = or i1 %tmp_3294, i1 %icmp_ln120_1

]]></Node>
<StgValue><ssdm name="or_ln120_1"/></StgValue>
</operation>

<operation id="1883" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:197 %and_ln120_1 = and i1 %or_ln120_1, i1 %tmp_3295

]]></Node>
<StgValue><ssdm name="and_ln120_1"/></StgValue>
</operation>

<operation id="1884" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="13" op_0_bw="1">
<![CDATA[
entry:198 %zext_ln120_3 = zext i1 %and_ln120_1

]]></Node>
<StgValue><ssdm name="zext_ln120_3"/></StgValue>
</operation>

<operation id="1885" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:199 %add_ln120_1 = add i13 %zext_ln120_121, i13 %zext_ln120_3

]]></Node>
<StgValue><ssdm name="add_ln120_1"/></StgValue>
</operation>

<operation id="1886" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="13">
<![CDATA[
entry:200 %zext_ln113_1 = zext i13 %add_ln120_1

]]></Node>
<StgValue><ssdm name="zext_ln113_1"/></StgValue>
</operation>

<operation id="1887" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="10">
<![CDATA[
entry:229 %exp_table_load_2 = load i10 %exp_table_addr_2

]]></Node>
<StgValue><ssdm name="exp_table_load_2"/></StgValue>
</operation>

<operation id="1888" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:230 %tmp_691 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_2, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_691"/></StgValue>
</operation>

<operation id="1889" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="13" op_0_bw="12">
<![CDATA[
entry:231 %zext_ln120_122 = zext i12 %tmp_691

]]></Node>
<StgValue><ssdm name="zext_ln120_122"/></StgValue>
</operation>

<operation id="1890" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:232 %tmp_3300 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_2, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3300"/></StgValue>
</operation>

<operation id="1891" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:233 %tmp_3301 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3301"/></StgValue>
</operation>

<operation id="1892" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="3" op_0_bw="16">
<![CDATA[
entry:234 %trunc_ln120_2 = trunc i16 %exp_table_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln120_2"/></StgValue>
</operation>

<operation id="1893" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:235 %icmp_ln120_2 = icmp_ne  i3 %trunc_ln120_2, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_2"/></StgValue>
</operation>

<operation id="1894" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:236 %or_ln120_2 = or i1 %tmp_3300, i1 %icmp_ln120_2

]]></Node>
<StgValue><ssdm name="or_ln120_2"/></StgValue>
</operation>

<operation id="1895" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:237 %and_ln120_2 = and i1 %or_ln120_2, i1 %tmp_3301

]]></Node>
<StgValue><ssdm name="and_ln120_2"/></StgValue>
</operation>

<operation id="1896" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="13" op_0_bw="1">
<![CDATA[
entry:238 %zext_ln120_5 = zext i1 %and_ln120_2

]]></Node>
<StgValue><ssdm name="zext_ln120_5"/></StgValue>
</operation>

<operation id="1897" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:239 %add_ln120_2 = add i13 %zext_ln120_122, i13 %zext_ln120_5

]]></Node>
<StgValue><ssdm name="add_ln120_2"/></StgValue>
</operation>

<operation id="1898" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="13">
<![CDATA[
entry:240 %zext_ln113_2 = zext i13 %add_ln120_2

]]></Node>
<StgValue><ssdm name="zext_ln113_2"/></StgValue>
</operation>

<operation id="1899" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="10">
<![CDATA[
entry:268 %exp_table_load_3 = load i10 %exp_table_addr_3

]]></Node>
<StgValue><ssdm name="exp_table_load_3"/></StgValue>
</operation>

<operation id="1900" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:269 %tmp_692 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_3, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_692"/></StgValue>
</operation>

<operation id="1901" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="13" op_0_bw="12">
<![CDATA[
entry:270 %zext_ln120_123 = zext i12 %tmp_692

]]></Node>
<StgValue><ssdm name="zext_ln120_123"/></StgValue>
</operation>

<operation id="1902" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:271 %tmp_3306 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_3, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3306"/></StgValue>
</operation>

<operation id="1903" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:272 %tmp_3307 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_3, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3307"/></StgValue>
</operation>

<operation id="1904" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="3" op_0_bw="16">
<![CDATA[
entry:273 %trunc_ln120_3 = trunc i16 %exp_table_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln120_3"/></StgValue>
</operation>

<operation id="1905" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:274 %icmp_ln120_3 = icmp_ne  i3 %trunc_ln120_3, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_3"/></StgValue>
</operation>

<operation id="1906" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:275 %or_ln120_3 = or i1 %tmp_3306, i1 %icmp_ln120_3

]]></Node>
<StgValue><ssdm name="or_ln120_3"/></StgValue>
</operation>

<operation id="1907" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:276 %and_ln120_3 = and i1 %or_ln120_3, i1 %tmp_3307

]]></Node>
<StgValue><ssdm name="and_ln120_3"/></StgValue>
</operation>

<operation id="1908" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="13" op_0_bw="1">
<![CDATA[
entry:277 %zext_ln120_7 = zext i1 %and_ln120_3

]]></Node>
<StgValue><ssdm name="zext_ln120_7"/></StgValue>
</operation>

<operation id="1909" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:278 %add_ln120_3 = add i13 %zext_ln120_123, i13 %zext_ln120_7

]]></Node>
<StgValue><ssdm name="add_ln120_3"/></StgValue>
</operation>

<operation id="1910" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="13">
<![CDATA[
entry:279 %zext_ln113_3 = zext i13 %add_ln120_3

]]></Node>
<StgValue><ssdm name="zext_ln113_3"/></StgValue>
</operation>

<operation id="1911" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="10">
<![CDATA[
entry:309 %exp_table_load_4 = load i10 %exp_table_addr_4

]]></Node>
<StgValue><ssdm name="exp_table_load_4"/></StgValue>
</operation>

<operation id="1912" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:310 %tmp_693 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_4, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_693"/></StgValue>
</operation>

<operation id="1913" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="13" op_0_bw="12">
<![CDATA[
entry:311 %zext_ln120_124 = zext i12 %tmp_693

]]></Node>
<StgValue><ssdm name="zext_ln120_124"/></StgValue>
</operation>

<operation id="1914" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:312 %tmp_3312 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_4, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3312"/></StgValue>
</operation>

<operation id="1915" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:313 %tmp_3313 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_4, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3313"/></StgValue>
</operation>

<operation id="1916" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="3" op_0_bw="16">
<![CDATA[
entry:314 %trunc_ln120_4 = trunc i16 %exp_table_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln120_4"/></StgValue>
</operation>

<operation id="1917" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:315 %icmp_ln120_4 = icmp_ne  i3 %trunc_ln120_4, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_4"/></StgValue>
</operation>

<operation id="1918" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:316 %or_ln120_4 = or i1 %tmp_3312, i1 %icmp_ln120_4

]]></Node>
<StgValue><ssdm name="or_ln120_4"/></StgValue>
</operation>

<operation id="1919" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:317 %and_ln120_4 = and i1 %or_ln120_4, i1 %tmp_3313

]]></Node>
<StgValue><ssdm name="and_ln120_4"/></StgValue>
</operation>

<operation id="1920" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="13" op_0_bw="1">
<![CDATA[
entry:318 %zext_ln120_9 = zext i1 %and_ln120_4

]]></Node>
<StgValue><ssdm name="zext_ln120_9"/></StgValue>
</operation>

<operation id="1921" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:319 %add_ln120_4 = add i13 %zext_ln120_124, i13 %zext_ln120_9

]]></Node>
<StgValue><ssdm name="add_ln120_4"/></StgValue>
</operation>

<operation id="1922" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="13">
<![CDATA[
entry:320 %zext_ln113_4 = zext i13 %add_ln120_4

]]></Node>
<StgValue><ssdm name="zext_ln113_4"/></StgValue>
</operation>

<operation id="1923" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="10">
<![CDATA[
entry:349 %exp_table_load_5 = load i10 %exp_table_addr_5

]]></Node>
<StgValue><ssdm name="exp_table_load_5"/></StgValue>
</operation>

<operation id="1924" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:350 %tmp_694 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_5, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_694"/></StgValue>
</operation>

<operation id="1925" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="13" op_0_bw="12">
<![CDATA[
entry:351 %zext_ln120_125 = zext i12 %tmp_694

]]></Node>
<StgValue><ssdm name="zext_ln120_125"/></StgValue>
</operation>

<operation id="1926" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:352 %tmp_3318 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_5, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3318"/></StgValue>
</operation>

<operation id="1927" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:353 %tmp_3319 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_5, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3319"/></StgValue>
</operation>

<operation id="1928" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="3" op_0_bw="16">
<![CDATA[
entry:354 %trunc_ln120_5 = trunc i16 %exp_table_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln120_5"/></StgValue>
</operation>

<operation id="1929" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:355 %icmp_ln120_5 = icmp_ne  i3 %trunc_ln120_5, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_5"/></StgValue>
</operation>

<operation id="1930" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:356 %or_ln120_5 = or i1 %tmp_3318, i1 %icmp_ln120_5

]]></Node>
<StgValue><ssdm name="or_ln120_5"/></StgValue>
</operation>

<operation id="1931" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:357 %and_ln120_5 = and i1 %or_ln120_5, i1 %tmp_3319

]]></Node>
<StgValue><ssdm name="and_ln120_5"/></StgValue>
</operation>

<operation id="1932" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="13" op_0_bw="1">
<![CDATA[
entry:358 %zext_ln120_11 = zext i1 %and_ln120_5

]]></Node>
<StgValue><ssdm name="zext_ln120_11"/></StgValue>
</operation>

<operation id="1933" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:359 %add_ln120_5 = add i13 %zext_ln120_125, i13 %zext_ln120_11

]]></Node>
<StgValue><ssdm name="add_ln120_5"/></StgValue>
</operation>

<operation id="1934" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="13">
<![CDATA[
entry:360 %zext_ln113_5 = zext i13 %add_ln120_5

]]></Node>
<StgValue><ssdm name="zext_ln113_5"/></StgValue>
</operation>

<operation id="1935" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="10">
<![CDATA[
entry:389 %exp_table_load_6 = load i10 %exp_table_addr_6

]]></Node>
<StgValue><ssdm name="exp_table_load_6"/></StgValue>
</operation>

<operation id="1936" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:390 %tmp_695 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_6, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_695"/></StgValue>
</operation>

<operation id="1937" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="13" op_0_bw="12">
<![CDATA[
entry:391 %zext_ln120_126 = zext i12 %tmp_695

]]></Node>
<StgValue><ssdm name="zext_ln120_126"/></StgValue>
</operation>

<operation id="1938" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:392 %tmp_3324 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_6, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3324"/></StgValue>
</operation>

<operation id="1939" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:393 %tmp_3325 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_6, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3325"/></StgValue>
</operation>

<operation id="1940" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="3" op_0_bw="16">
<![CDATA[
entry:394 %trunc_ln120_6 = trunc i16 %exp_table_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln120_6"/></StgValue>
</operation>

<operation id="1941" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:395 %icmp_ln120_6 = icmp_ne  i3 %trunc_ln120_6, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_6"/></StgValue>
</operation>

<operation id="1942" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:396 %or_ln120_6 = or i1 %tmp_3324, i1 %icmp_ln120_6

]]></Node>
<StgValue><ssdm name="or_ln120_6"/></StgValue>
</operation>

<operation id="1943" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:397 %and_ln120_6 = and i1 %or_ln120_6, i1 %tmp_3325

]]></Node>
<StgValue><ssdm name="and_ln120_6"/></StgValue>
</operation>

<operation id="1944" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="13" op_0_bw="1">
<![CDATA[
entry:398 %zext_ln120_13 = zext i1 %and_ln120_6

]]></Node>
<StgValue><ssdm name="zext_ln120_13"/></StgValue>
</operation>

<operation id="1945" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:399 %add_ln120_6 = add i13 %zext_ln120_126, i13 %zext_ln120_13

]]></Node>
<StgValue><ssdm name="add_ln120_6"/></StgValue>
</operation>

<operation id="1946" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="13">
<![CDATA[
entry:400 %zext_ln113_6 = zext i13 %add_ln120_6

]]></Node>
<StgValue><ssdm name="zext_ln113_6"/></StgValue>
</operation>

<operation id="1947" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="10">
<![CDATA[
entry:428 %exp_table_load_7 = load i10 %exp_table_addr_7

]]></Node>
<StgValue><ssdm name="exp_table_load_7"/></StgValue>
</operation>

<operation id="1948" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:429 %tmp_696 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_7, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_696"/></StgValue>
</operation>

<operation id="1949" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="13" op_0_bw="12">
<![CDATA[
entry:430 %zext_ln120_127 = zext i12 %tmp_696

]]></Node>
<StgValue><ssdm name="zext_ln120_127"/></StgValue>
</operation>

<operation id="1950" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:431 %tmp_3330 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_7, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3330"/></StgValue>
</operation>

<operation id="1951" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:432 %tmp_3331 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_7, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3331"/></StgValue>
</operation>

<operation id="1952" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="3" op_0_bw="16">
<![CDATA[
entry:433 %trunc_ln120_7 = trunc i16 %exp_table_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln120_7"/></StgValue>
</operation>

<operation id="1953" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:434 %icmp_ln120_7 = icmp_ne  i3 %trunc_ln120_7, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_7"/></StgValue>
</operation>

<operation id="1954" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:435 %or_ln120_7 = or i1 %tmp_3330, i1 %icmp_ln120_7

]]></Node>
<StgValue><ssdm name="or_ln120_7"/></StgValue>
</operation>

<operation id="1955" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:436 %and_ln120_7 = and i1 %or_ln120_7, i1 %tmp_3331

]]></Node>
<StgValue><ssdm name="and_ln120_7"/></StgValue>
</operation>

<operation id="1956" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="13" op_0_bw="1">
<![CDATA[
entry:437 %zext_ln120_15 = zext i1 %and_ln120_7

]]></Node>
<StgValue><ssdm name="zext_ln120_15"/></StgValue>
</operation>

<operation id="1957" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:438 %add_ln120_7 = add i13 %zext_ln120_127, i13 %zext_ln120_15

]]></Node>
<StgValue><ssdm name="add_ln120_7"/></StgValue>
</operation>

<operation id="1958" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="13">
<![CDATA[
entry:439 %zext_ln113_7 = zext i13 %add_ln120_7

]]></Node>
<StgValue><ssdm name="zext_ln113_7"/></StgValue>
</operation>

<operation id="1959" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="10">
<![CDATA[
entry:469 %exp_table_load_8 = load i10 %exp_table_addr_8

]]></Node>
<StgValue><ssdm name="exp_table_load_8"/></StgValue>
</operation>

<operation id="1960" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:470 %tmp_697 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_8, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_697"/></StgValue>
</operation>

<operation id="1961" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="13" op_0_bw="12">
<![CDATA[
entry:471 %zext_ln120_128 = zext i12 %tmp_697

]]></Node>
<StgValue><ssdm name="zext_ln120_128"/></StgValue>
</operation>

<operation id="1962" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:472 %tmp_3336 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_8, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3336"/></StgValue>
</operation>

<operation id="1963" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:473 %tmp_3337 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_8, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3337"/></StgValue>
</operation>

<operation id="1964" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="3" op_0_bw="16">
<![CDATA[
entry:474 %trunc_ln120_8 = trunc i16 %exp_table_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln120_8"/></StgValue>
</operation>

<operation id="1965" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:475 %icmp_ln120_8 = icmp_ne  i3 %trunc_ln120_8, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_8"/></StgValue>
</operation>

<operation id="1966" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:476 %or_ln120_8 = or i1 %tmp_3336, i1 %icmp_ln120_8

]]></Node>
<StgValue><ssdm name="or_ln120_8"/></StgValue>
</operation>

<operation id="1967" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:477 %and_ln120_8 = and i1 %or_ln120_8, i1 %tmp_3337

]]></Node>
<StgValue><ssdm name="and_ln120_8"/></StgValue>
</operation>

<operation id="1968" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="13" op_0_bw="1">
<![CDATA[
entry:478 %zext_ln120_17 = zext i1 %and_ln120_8

]]></Node>
<StgValue><ssdm name="zext_ln120_17"/></StgValue>
</operation>

<operation id="1969" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:479 %add_ln120_8 = add i13 %zext_ln120_128, i13 %zext_ln120_17

]]></Node>
<StgValue><ssdm name="add_ln120_8"/></StgValue>
</operation>

<operation id="1970" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="13">
<![CDATA[
entry:480 %zext_ln113_8 = zext i13 %add_ln120_8

]]></Node>
<StgValue><ssdm name="zext_ln113_8"/></StgValue>
</operation>

<operation id="1971" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="10">
<![CDATA[
entry:509 %exp_table_load_9 = load i10 %exp_table_addr_9

]]></Node>
<StgValue><ssdm name="exp_table_load_9"/></StgValue>
</operation>

<operation id="1972" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:510 %tmp_698 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_9, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_698"/></StgValue>
</operation>

<operation id="1973" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="13" op_0_bw="12">
<![CDATA[
entry:511 %zext_ln120_129 = zext i12 %tmp_698

]]></Node>
<StgValue><ssdm name="zext_ln120_129"/></StgValue>
</operation>

<operation id="1974" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:512 %tmp_3342 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_9, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3342"/></StgValue>
</operation>

<operation id="1975" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:513 %tmp_3343 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_9, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3343"/></StgValue>
</operation>

<operation id="1976" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="3" op_0_bw="16">
<![CDATA[
entry:514 %trunc_ln120_9 = trunc i16 %exp_table_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln120_9"/></StgValue>
</operation>

<operation id="1977" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:515 %icmp_ln120_9 = icmp_ne  i3 %trunc_ln120_9, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_9"/></StgValue>
</operation>

<operation id="1978" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:516 %or_ln120_9 = or i1 %tmp_3342, i1 %icmp_ln120_9

]]></Node>
<StgValue><ssdm name="or_ln120_9"/></StgValue>
</operation>

<operation id="1979" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:517 %and_ln120_9 = and i1 %or_ln120_9, i1 %tmp_3343

]]></Node>
<StgValue><ssdm name="and_ln120_9"/></StgValue>
</operation>

<operation id="1980" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="13" op_0_bw="1">
<![CDATA[
entry:518 %zext_ln120_19 = zext i1 %and_ln120_9

]]></Node>
<StgValue><ssdm name="zext_ln120_19"/></StgValue>
</operation>

<operation id="1981" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:519 %add_ln120_9 = add i13 %zext_ln120_129, i13 %zext_ln120_19

]]></Node>
<StgValue><ssdm name="add_ln120_9"/></StgValue>
</operation>

<operation id="1982" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="13">
<![CDATA[
entry:520 %zext_ln113_9 = zext i13 %add_ln120_9

]]></Node>
<StgValue><ssdm name="zext_ln113_9"/></StgValue>
</operation>

<operation id="1983" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="10">
<![CDATA[
entry:549 %exp_table_load_10 = load i10 %exp_table_addr_10

]]></Node>
<StgValue><ssdm name="exp_table_load_10"/></StgValue>
</operation>

<operation id="1984" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:550 %tmp_699 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_10, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_699"/></StgValue>
</operation>

<operation id="1985" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="13" op_0_bw="12">
<![CDATA[
entry:551 %zext_ln120_130 = zext i12 %tmp_699

]]></Node>
<StgValue><ssdm name="zext_ln120_130"/></StgValue>
</operation>

<operation id="1986" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:552 %tmp_3348 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_10, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3348"/></StgValue>
</operation>

<operation id="1987" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:553 %tmp_3349 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_10, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3349"/></StgValue>
</operation>

<operation id="1988" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="3" op_0_bw="16">
<![CDATA[
entry:554 %trunc_ln120_10 = trunc i16 %exp_table_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln120_10"/></StgValue>
</operation>

<operation id="1989" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:555 %icmp_ln120_10 = icmp_ne  i3 %trunc_ln120_10, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_10"/></StgValue>
</operation>

<operation id="1990" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:556 %or_ln120_10 = or i1 %tmp_3348, i1 %icmp_ln120_10

]]></Node>
<StgValue><ssdm name="or_ln120_10"/></StgValue>
</operation>

<operation id="1991" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:557 %and_ln120_10 = and i1 %or_ln120_10, i1 %tmp_3349

]]></Node>
<StgValue><ssdm name="and_ln120_10"/></StgValue>
</operation>

<operation id="1992" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="13" op_0_bw="1">
<![CDATA[
entry:558 %zext_ln120_21 = zext i1 %and_ln120_10

]]></Node>
<StgValue><ssdm name="zext_ln120_21"/></StgValue>
</operation>

<operation id="1993" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:559 %add_ln120_10 = add i13 %zext_ln120_130, i13 %zext_ln120_21

]]></Node>
<StgValue><ssdm name="add_ln120_10"/></StgValue>
</operation>

<operation id="1994" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="13">
<![CDATA[
entry:560 %zext_ln113_10 = zext i13 %add_ln120_10

]]></Node>
<StgValue><ssdm name="zext_ln113_10"/></StgValue>
</operation>

<operation id="1995" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="10">
<![CDATA[
entry:588 %exp_table_load_11 = load i10 %exp_table_addr_11

]]></Node>
<StgValue><ssdm name="exp_table_load_11"/></StgValue>
</operation>

<operation id="1996" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:589 %tmp_700 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_11, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_700"/></StgValue>
</operation>

<operation id="1997" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="13" op_0_bw="12">
<![CDATA[
entry:590 %zext_ln120_131 = zext i12 %tmp_700

]]></Node>
<StgValue><ssdm name="zext_ln120_131"/></StgValue>
</operation>

<operation id="1998" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:591 %tmp_3354 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_11, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3354"/></StgValue>
</operation>

<operation id="1999" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:592 %tmp_3355 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_11, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3355"/></StgValue>
</operation>

<operation id="2000" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="3" op_0_bw="16">
<![CDATA[
entry:593 %trunc_ln120_11 = trunc i16 %exp_table_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln120_11"/></StgValue>
</operation>

<operation id="2001" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:594 %icmp_ln120_11 = icmp_ne  i3 %trunc_ln120_11, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_11"/></StgValue>
</operation>

<operation id="2002" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:595 %or_ln120_11 = or i1 %tmp_3354, i1 %icmp_ln120_11

]]></Node>
<StgValue><ssdm name="or_ln120_11"/></StgValue>
</operation>

<operation id="2003" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:596 %and_ln120_11 = and i1 %or_ln120_11, i1 %tmp_3355

]]></Node>
<StgValue><ssdm name="and_ln120_11"/></StgValue>
</operation>

<operation id="2004" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="13" op_0_bw="1">
<![CDATA[
entry:597 %zext_ln120_23 = zext i1 %and_ln120_11

]]></Node>
<StgValue><ssdm name="zext_ln120_23"/></StgValue>
</operation>

<operation id="2005" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:598 %add_ln120_11 = add i13 %zext_ln120_131, i13 %zext_ln120_23

]]></Node>
<StgValue><ssdm name="add_ln120_11"/></StgValue>
</operation>

<operation id="2006" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="13">
<![CDATA[
entry:599 %zext_ln113_11 = zext i13 %add_ln120_11

]]></Node>
<StgValue><ssdm name="zext_ln113_11"/></StgValue>
</operation>

<operation id="2007" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="10">
<![CDATA[
entry:629 %exp_table_load_12 = load i10 %exp_table_addr_12

]]></Node>
<StgValue><ssdm name="exp_table_load_12"/></StgValue>
</operation>

<operation id="2008" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:630 %tmp_701 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_12, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_701"/></StgValue>
</operation>

<operation id="2009" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="13" op_0_bw="12">
<![CDATA[
entry:631 %zext_ln120_132 = zext i12 %tmp_701

]]></Node>
<StgValue><ssdm name="zext_ln120_132"/></StgValue>
</operation>

<operation id="2010" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:632 %tmp_3360 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_12, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3360"/></StgValue>
</operation>

<operation id="2011" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:633 %tmp_3361 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_12, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3361"/></StgValue>
</operation>

<operation id="2012" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="3" op_0_bw="16">
<![CDATA[
entry:634 %trunc_ln120_12 = trunc i16 %exp_table_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln120_12"/></StgValue>
</operation>

<operation id="2013" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:635 %icmp_ln120_12 = icmp_ne  i3 %trunc_ln120_12, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_12"/></StgValue>
</operation>

<operation id="2014" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:636 %or_ln120_12 = or i1 %tmp_3360, i1 %icmp_ln120_12

]]></Node>
<StgValue><ssdm name="or_ln120_12"/></StgValue>
</operation>

<operation id="2015" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:637 %and_ln120_12 = and i1 %or_ln120_12, i1 %tmp_3361

]]></Node>
<StgValue><ssdm name="and_ln120_12"/></StgValue>
</operation>

<operation id="2016" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="13" op_0_bw="1">
<![CDATA[
entry:638 %zext_ln120_25 = zext i1 %and_ln120_12

]]></Node>
<StgValue><ssdm name="zext_ln120_25"/></StgValue>
</operation>

<operation id="2017" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:639 %add_ln120_12 = add i13 %zext_ln120_132, i13 %zext_ln120_25

]]></Node>
<StgValue><ssdm name="add_ln120_12"/></StgValue>
</operation>

<operation id="2018" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="13">
<![CDATA[
entry:640 %zext_ln113_12 = zext i13 %add_ln120_12

]]></Node>
<StgValue><ssdm name="zext_ln113_12"/></StgValue>
</operation>

<operation id="2019" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="10">
<![CDATA[
entry:669 %exp_table_load_13 = load i10 %exp_table_addr_13

]]></Node>
<StgValue><ssdm name="exp_table_load_13"/></StgValue>
</operation>

<operation id="2020" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:670 %tmp_702 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_13, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_702"/></StgValue>
</operation>

<operation id="2021" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="13" op_0_bw="12">
<![CDATA[
entry:671 %zext_ln120_133 = zext i12 %tmp_702

]]></Node>
<StgValue><ssdm name="zext_ln120_133"/></StgValue>
</operation>

<operation id="2022" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:672 %tmp_3366 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_13, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3366"/></StgValue>
</operation>

<operation id="2023" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:673 %tmp_3367 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_13, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3367"/></StgValue>
</operation>

<operation id="2024" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="3" op_0_bw="16">
<![CDATA[
entry:674 %trunc_ln120_13 = trunc i16 %exp_table_load_13

]]></Node>
<StgValue><ssdm name="trunc_ln120_13"/></StgValue>
</operation>

<operation id="2025" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:675 %icmp_ln120_13 = icmp_ne  i3 %trunc_ln120_13, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_13"/></StgValue>
</operation>

<operation id="2026" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:676 %or_ln120_13 = or i1 %tmp_3366, i1 %icmp_ln120_13

]]></Node>
<StgValue><ssdm name="or_ln120_13"/></StgValue>
</operation>

<operation id="2027" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:677 %and_ln120_13 = and i1 %or_ln120_13, i1 %tmp_3367

]]></Node>
<StgValue><ssdm name="and_ln120_13"/></StgValue>
</operation>

<operation id="2028" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="13" op_0_bw="1">
<![CDATA[
entry:678 %zext_ln120_27 = zext i1 %and_ln120_13

]]></Node>
<StgValue><ssdm name="zext_ln120_27"/></StgValue>
</operation>

<operation id="2029" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:679 %add_ln120_13 = add i13 %zext_ln120_133, i13 %zext_ln120_27

]]></Node>
<StgValue><ssdm name="add_ln120_13"/></StgValue>
</operation>

<operation id="2030" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="13">
<![CDATA[
entry:680 %zext_ln113_13 = zext i13 %add_ln120_13

]]></Node>
<StgValue><ssdm name="zext_ln113_13"/></StgValue>
</operation>

<operation id="2031" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="10">
<![CDATA[
entry:709 %exp_table_load_14 = load i10 %exp_table_addr_14

]]></Node>
<StgValue><ssdm name="exp_table_load_14"/></StgValue>
</operation>

<operation id="2032" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:710 %tmp_703 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_14, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_703"/></StgValue>
</operation>

<operation id="2033" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="13" op_0_bw="12">
<![CDATA[
entry:711 %zext_ln120_134 = zext i12 %tmp_703

]]></Node>
<StgValue><ssdm name="zext_ln120_134"/></StgValue>
</operation>

<operation id="2034" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:712 %tmp_3372 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_14, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3372"/></StgValue>
</operation>

<operation id="2035" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:713 %tmp_3373 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_14, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3373"/></StgValue>
</operation>

<operation id="2036" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="3" op_0_bw="16">
<![CDATA[
entry:714 %trunc_ln120_14 = trunc i16 %exp_table_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln120_14"/></StgValue>
</operation>

<operation id="2037" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:715 %icmp_ln120_14 = icmp_ne  i3 %trunc_ln120_14, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_14"/></StgValue>
</operation>

<operation id="2038" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:716 %or_ln120_14 = or i1 %tmp_3372, i1 %icmp_ln120_14

]]></Node>
<StgValue><ssdm name="or_ln120_14"/></StgValue>
</operation>

<operation id="2039" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:717 %and_ln120_14 = and i1 %or_ln120_14, i1 %tmp_3373

]]></Node>
<StgValue><ssdm name="and_ln120_14"/></StgValue>
</operation>

<operation id="2040" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="13" op_0_bw="1">
<![CDATA[
entry:718 %zext_ln120_29 = zext i1 %and_ln120_14

]]></Node>
<StgValue><ssdm name="zext_ln120_29"/></StgValue>
</operation>

<operation id="2041" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:719 %add_ln120_14 = add i13 %zext_ln120_134, i13 %zext_ln120_29

]]></Node>
<StgValue><ssdm name="add_ln120_14"/></StgValue>
</operation>

<operation id="2042" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="13">
<![CDATA[
entry:720 %zext_ln113_14 = zext i13 %add_ln120_14

]]></Node>
<StgValue><ssdm name="zext_ln113_14"/></StgValue>
</operation>

<operation id="2043" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="10">
<![CDATA[
entry:748 %exp_table_load_15 = load i10 %exp_table_addr_15

]]></Node>
<StgValue><ssdm name="exp_table_load_15"/></StgValue>
</operation>

<operation id="2044" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:749 %tmp_704 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_15, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_704"/></StgValue>
</operation>

<operation id="2045" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="13" op_0_bw="12">
<![CDATA[
entry:750 %zext_ln120_135 = zext i12 %tmp_704

]]></Node>
<StgValue><ssdm name="zext_ln120_135"/></StgValue>
</operation>

<operation id="2046" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:751 %tmp_3378 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_15, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3378"/></StgValue>
</operation>

<operation id="2047" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:752 %tmp_3379 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_15, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3379"/></StgValue>
</operation>

<operation id="2048" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="3" op_0_bw="16">
<![CDATA[
entry:753 %trunc_ln120_15 = trunc i16 %exp_table_load_15

]]></Node>
<StgValue><ssdm name="trunc_ln120_15"/></StgValue>
</operation>

<operation id="2049" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:754 %icmp_ln120_15 = icmp_ne  i3 %trunc_ln120_15, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_15"/></StgValue>
</operation>

<operation id="2050" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:755 %or_ln120_15 = or i1 %tmp_3378, i1 %icmp_ln120_15

]]></Node>
<StgValue><ssdm name="or_ln120_15"/></StgValue>
</operation>

<operation id="2051" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:756 %and_ln120_15 = and i1 %or_ln120_15, i1 %tmp_3379

]]></Node>
<StgValue><ssdm name="and_ln120_15"/></StgValue>
</operation>

<operation id="2052" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="13" op_0_bw="1">
<![CDATA[
entry:757 %zext_ln120_31 = zext i1 %and_ln120_15

]]></Node>
<StgValue><ssdm name="zext_ln120_31"/></StgValue>
</operation>

<operation id="2053" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:758 %add_ln120_15 = add i13 %zext_ln120_135, i13 %zext_ln120_31

]]></Node>
<StgValue><ssdm name="add_ln120_15"/></StgValue>
</operation>

<operation id="2054" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="13">
<![CDATA[
entry:759 %zext_ln113_15 = zext i13 %add_ln120_15

]]></Node>
<StgValue><ssdm name="zext_ln113_15"/></StgValue>
</operation>

<operation id="2055" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="10">
<![CDATA[
entry:789 %exp_table_load_16 = load i10 %exp_table_addr_16

]]></Node>
<StgValue><ssdm name="exp_table_load_16"/></StgValue>
</operation>

<operation id="2056" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:790 %tmp_705 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_16, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_705"/></StgValue>
</operation>

<operation id="2057" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="13" op_0_bw="12">
<![CDATA[
entry:791 %zext_ln120_136 = zext i12 %tmp_705

]]></Node>
<StgValue><ssdm name="zext_ln120_136"/></StgValue>
</operation>

<operation id="2058" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:792 %tmp_3384 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_16, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3384"/></StgValue>
</operation>

<operation id="2059" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:793 %tmp_3385 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_16, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3385"/></StgValue>
</operation>

<operation id="2060" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="3" op_0_bw="16">
<![CDATA[
entry:794 %trunc_ln120_16 = trunc i16 %exp_table_load_16

]]></Node>
<StgValue><ssdm name="trunc_ln120_16"/></StgValue>
</operation>

<operation id="2061" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:795 %icmp_ln120_16 = icmp_ne  i3 %trunc_ln120_16, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_16"/></StgValue>
</operation>

<operation id="2062" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:796 %or_ln120_16 = or i1 %tmp_3384, i1 %icmp_ln120_16

]]></Node>
<StgValue><ssdm name="or_ln120_16"/></StgValue>
</operation>

<operation id="2063" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:797 %and_ln120_16 = and i1 %or_ln120_16, i1 %tmp_3385

]]></Node>
<StgValue><ssdm name="and_ln120_16"/></StgValue>
</operation>

<operation id="2064" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="13" op_0_bw="1">
<![CDATA[
entry:798 %zext_ln120_33 = zext i1 %and_ln120_16

]]></Node>
<StgValue><ssdm name="zext_ln120_33"/></StgValue>
</operation>

<operation id="2065" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:799 %add_ln120_16 = add i13 %zext_ln120_136, i13 %zext_ln120_33

]]></Node>
<StgValue><ssdm name="add_ln120_16"/></StgValue>
</operation>

<operation id="2066" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="13">
<![CDATA[
entry:800 %zext_ln113_16 = zext i13 %add_ln120_16

]]></Node>
<StgValue><ssdm name="zext_ln113_16"/></StgValue>
</operation>

<operation id="2067" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="16" op_0_bw="10">
<![CDATA[
entry:829 %exp_table_load_17 = load i10 %exp_table_addr_17

]]></Node>
<StgValue><ssdm name="exp_table_load_17"/></StgValue>
</operation>

<operation id="2068" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:830 %tmp_706 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_17, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_706"/></StgValue>
</operation>

<operation id="2069" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="13" op_0_bw="12">
<![CDATA[
entry:831 %zext_ln120_137 = zext i12 %tmp_706

]]></Node>
<StgValue><ssdm name="zext_ln120_137"/></StgValue>
</operation>

<operation id="2070" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:832 %tmp_3390 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_17, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3390"/></StgValue>
</operation>

<operation id="2071" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:833 %tmp_3391 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_17, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3391"/></StgValue>
</operation>

<operation id="2072" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="3" op_0_bw="16">
<![CDATA[
entry:834 %trunc_ln120_17 = trunc i16 %exp_table_load_17

]]></Node>
<StgValue><ssdm name="trunc_ln120_17"/></StgValue>
</operation>

<operation id="2073" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:835 %icmp_ln120_17 = icmp_ne  i3 %trunc_ln120_17, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_17"/></StgValue>
</operation>

<operation id="2074" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:836 %or_ln120_17 = or i1 %tmp_3390, i1 %icmp_ln120_17

]]></Node>
<StgValue><ssdm name="or_ln120_17"/></StgValue>
</operation>

<operation id="2075" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:837 %and_ln120_17 = and i1 %or_ln120_17, i1 %tmp_3391

]]></Node>
<StgValue><ssdm name="and_ln120_17"/></StgValue>
</operation>

<operation id="2076" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="13" op_0_bw="1">
<![CDATA[
entry:838 %zext_ln120_35 = zext i1 %and_ln120_17

]]></Node>
<StgValue><ssdm name="zext_ln120_35"/></StgValue>
</operation>

<operation id="2077" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:839 %add_ln120_17 = add i13 %zext_ln120_137, i13 %zext_ln120_35

]]></Node>
<StgValue><ssdm name="add_ln120_17"/></StgValue>
</operation>

<operation id="2078" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="13">
<![CDATA[
entry:840 %zext_ln113_17 = zext i13 %add_ln120_17

]]></Node>
<StgValue><ssdm name="zext_ln113_17"/></StgValue>
</operation>

<operation id="2079" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="16" op_0_bw="10">
<![CDATA[
entry:869 %exp_table_load_18 = load i10 %exp_table_addr_18

]]></Node>
<StgValue><ssdm name="exp_table_load_18"/></StgValue>
</operation>

<operation id="2080" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:870 %tmp_707 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_18, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_707"/></StgValue>
</operation>

<operation id="2081" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="13" op_0_bw="12">
<![CDATA[
entry:871 %zext_ln120_138 = zext i12 %tmp_707

]]></Node>
<StgValue><ssdm name="zext_ln120_138"/></StgValue>
</operation>

<operation id="2082" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:872 %tmp_3396 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_18, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3396"/></StgValue>
</operation>

<operation id="2083" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:873 %tmp_3397 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_18, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3397"/></StgValue>
</operation>

<operation id="2084" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="3" op_0_bw="16">
<![CDATA[
entry:874 %trunc_ln120_18 = trunc i16 %exp_table_load_18

]]></Node>
<StgValue><ssdm name="trunc_ln120_18"/></StgValue>
</operation>

<operation id="2085" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:875 %icmp_ln120_18 = icmp_ne  i3 %trunc_ln120_18, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_18"/></StgValue>
</operation>

<operation id="2086" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:876 %or_ln120_18 = or i1 %tmp_3396, i1 %icmp_ln120_18

]]></Node>
<StgValue><ssdm name="or_ln120_18"/></StgValue>
</operation>

<operation id="2087" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:877 %and_ln120_18 = and i1 %or_ln120_18, i1 %tmp_3397

]]></Node>
<StgValue><ssdm name="and_ln120_18"/></StgValue>
</operation>

<operation id="2088" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="13" op_0_bw="1">
<![CDATA[
entry:878 %zext_ln120_37 = zext i1 %and_ln120_18

]]></Node>
<StgValue><ssdm name="zext_ln120_37"/></StgValue>
</operation>

<operation id="2089" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:879 %add_ln120_18 = add i13 %zext_ln120_138, i13 %zext_ln120_37

]]></Node>
<StgValue><ssdm name="add_ln120_18"/></StgValue>
</operation>

<operation id="2090" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="16" op_0_bw="13">
<![CDATA[
entry:880 %zext_ln113_18 = zext i13 %add_ln120_18

]]></Node>
<StgValue><ssdm name="zext_ln113_18"/></StgValue>
</operation>

<operation id="2091" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="16" op_0_bw="10">
<![CDATA[
entry:908 %exp_table_load_19 = load i10 %exp_table_addr_19

]]></Node>
<StgValue><ssdm name="exp_table_load_19"/></StgValue>
</operation>

<operation id="2092" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:909 %tmp_708 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_19, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_708"/></StgValue>
</operation>

<operation id="2093" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="13" op_0_bw="12">
<![CDATA[
entry:910 %zext_ln120_139 = zext i12 %tmp_708

]]></Node>
<StgValue><ssdm name="zext_ln120_139"/></StgValue>
</operation>

<operation id="2094" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:911 %tmp_3402 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_19, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3402"/></StgValue>
</operation>

<operation id="2095" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:912 %tmp_3403 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_19, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3403"/></StgValue>
</operation>

<operation id="2096" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="3" op_0_bw="16">
<![CDATA[
entry:913 %trunc_ln120_19 = trunc i16 %exp_table_load_19

]]></Node>
<StgValue><ssdm name="trunc_ln120_19"/></StgValue>
</operation>

<operation id="2097" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:914 %icmp_ln120_19 = icmp_ne  i3 %trunc_ln120_19, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_19"/></StgValue>
</operation>

<operation id="2098" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:915 %or_ln120_19 = or i1 %tmp_3402, i1 %icmp_ln120_19

]]></Node>
<StgValue><ssdm name="or_ln120_19"/></StgValue>
</operation>

<operation id="2099" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:916 %and_ln120_19 = and i1 %or_ln120_19, i1 %tmp_3403

]]></Node>
<StgValue><ssdm name="and_ln120_19"/></StgValue>
</operation>

<operation id="2100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="13" op_0_bw="1">
<![CDATA[
entry:917 %zext_ln120_39 = zext i1 %and_ln120_19

]]></Node>
<StgValue><ssdm name="zext_ln120_39"/></StgValue>
</operation>

<operation id="2101" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:918 %add_ln120_19 = add i13 %zext_ln120_139, i13 %zext_ln120_39

]]></Node>
<StgValue><ssdm name="add_ln120_19"/></StgValue>
</operation>

<operation id="2102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="16" op_0_bw="13">
<![CDATA[
entry:919 %zext_ln113_19 = zext i13 %add_ln120_19

]]></Node>
<StgValue><ssdm name="zext_ln113_19"/></StgValue>
</operation>

<operation id="2103" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="10">
<![CDATA[
entry:949 %exp_table_load_20 = load i10 %exp_table_addr_20

]]></Node>
<StgValue><ssdm name="exp_table_load_20"/></StgValue>
</operation>

<operation id="2104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:950 %tmp_709 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_20, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_709"/></StgValue>
</operation>

<operation id="2105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="13" op_0_bw="12">
<![CDATA[
entry:951 %zext_ln120_140 = zext i12 %tmp_709

]]></Node>
<StgValue><ssdm name="zext_ln120_140"/></StgValue>
</operation>

<operation id="2106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:952 %tmp_3408 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_20, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3408"/></StgValue>
</operation>

<operation id="2107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:953 %tmp_3409 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_20, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3409"/></StgValue>
</operation>

<operation id="2108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="3" op_0_bw="16">
<![CDATA[
entry:954 %trunc_ln120_20 = trunc i16 %exp_table_load_20

]]></Node>
<StgValue><ssdm name="trunc_ln120_20"/></StgValue>
</operation>

<operation id="2109" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:955 %icmp_ln120_20 = icmp_ne  i3 %trunc_ln120_20, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_20"/></StgValue>
</operation>

<operation id="2110" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:956 %or_ln120_20 = or i1 %tmp_3408, i1 %icmp_ln120_20

]]></Node>
<StgValue><ssdm name="or_ln120_20"/></StgValue>
</operation>

<operation id="2111" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:957 %and_ln120_20 = and i1 %or_ln120_20, i1 %tmp_3409

]]></Node>
<StgValue><ssdm name="and_ln120_20"/></StgValue>
</operation>

<operation id="2112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="13" op_0_bw="1">
<![CDATA[
entry:958 %zext_ln120_41 = zext i1 %and_ln120_20

]]></Node>
<StgValue><ssdm name="zext_ln120_41"/></StgValue>
</operation>

<operation id="2113" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:959 %add_ln120_20 = add i13 %zext_ln120_140, i13 %zext_ln120_41

]]></Node>
<StgValue><ssdm name="add_ln120_20"/></StgValue>
</operation>

<operation id="2114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="13">
<![CDATA[
entry:960 %zext_ln113_20 = zext i13 %add_ln120_20

]]></Node>
<StgValue><ssdm name="zext_ln113_20"/></StgValue>
</operation>

<operation id="2115" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="16" op_0_bw="10">
<![CDATA[
entry:989 %exp_table_load_21 = load i10 %exp_table_addr_21

]]></Node>
<StgValue><ssdm name="exp_table_load_21"/></StgValue>
</operation>

<operation id="2116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:990 %tmp_710 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_21, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_710"/></StgValue>
</operation>

<operation id="2117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="13" op_0_bw="12">
<![CDATA[
entry:991 %zext_ln120_141 = zext i12 %tmp_710

]]></Node>
<StgValue><ssdm name="zext_ln120_141"/></StgValue>
</operation>

<operation id="2118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:992 %tmp_3414 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_21, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3414"/></StgValue>
</operation>

<operation id="2119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:993 %tmp_3415 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_21, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3415"/></StgValue>
</operation>

<operation id="2120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="3" op_0_bw="16">
<![CDATA[
entry:994 %trunc_ln120_21 = trunc i16 %exp_table_load_21

]]></Node>
<StgValue><ssdm name="trunc_ln120_21"/></StgValue>
</operation>

<operation id="2121" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:995 %icmp_ln120_21 = icmp_ne  i3 %trunc_ln120_21, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_21"/></StgValue>
</operation>

<operation id="2122" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:996 %or_ln120_21 = or i1 %tmp_3414, i1 %icmp_ln120_21

]]></Node>
<StgValue><ssdm name="or_ln120_21"/></StgValue>
</operation>

<operation id="2123" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:997 %and_ln120_21 = and i1 %or_ln120_21, i1 %tmp_3415

]]></Node>
<StgValue><ssdm name="and_ln120_21"/></StgValue>
</operation>

<operation id="2124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="13" op_0_bw="1">
<![CDATA[
entry:998 %zext_ln120_43 = zext i1 %and_ln120_21

]]></Node>
<StgValue><ssdm name="zext_ln120_43"/></StgValue>
</operation>

<operation id="2125" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:999 %add_ln120_21 = add i13 %zext_ln120_141, i13 %zext_ln120_43

]]></Node>
<StgValue><ssdm name="add_ln120_21"/></StgValue>
</operation>

<operation id="2126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="13">
<![CDATA[
entry:1000 %zext_ln113_21 = zext i13 %add_ln120_21

]]></Node>
<StgValue><ssdm name="zext_ln113_21"/></StgValue>
</operation>

<operation id="2127" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="10">
<![CDATA[
entry:1029 %exp_table_load_22 = load i10 %exp_table_addr_22

]]></Node>
<StgValue><ssdm name="exp_table_load_22"/></StgValue>
</operation>

<operation id="2128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1030 %tmp_711 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_22, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_711"/></StgValue>
</operation>

<operation id="2129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="13" op_0_bw="12">
<![CDATA[
entry:1031 %zext_ln120_142 = zext i12 %tmp_711

]]></Node>
<StgValue><ssdm name="zext_ln120_142"/></StgValue>
</operation>

<operation id="2130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1032 %tmp_3420 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_22, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3420"/></StgValue>
</operation>

<operation id="2131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1033 %tmp_3421 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_22, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3421"/></StgValue>
</operation>

<operation id="2132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="3" op_0_bw="16">
<![CDATA[
entry:1034 %trunc_ln120_22 = trunc i16 %exp_table_load_22

]]></Node>
<StgValue><ssdm name="trunc_ln120_22"/></StgValue>
</operation>

<operation id="2133" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1035 %icmp_ln120_22 = icmp_ne  i3 %trunc_ln120_22, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_22"/></StgValue>
</operation>

<operation id="2134" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1036 %or_ln120_22 = or i1 %tmp_3420, i1 %icmp_ln120_22

]]></Node>
<StgValue><ssdm name="or_ln120_22"/></StgValue>
</operation>

<operation id="2135" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1037 %and_ln120_22 = and i1 %or_ln120_22, i1 %tmp_3421

]]></Node>
<StgValue><ssdm name="and_ln120_22"/></StgValue>
</operation>

<operation id="2136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="13" op_0_bw="1">
<![CDATA[
entry:1038 %zext_ln120_45 = zext i1 %and_ln120_22

]]></Node>
<StgValue><ssdm name="zext_ln120_45"/></StgValue>
</operation>

<operation id="2137" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1039 %add_ln120_22 = add i13 %zext_ln120_142, i13 %zext_ln120_45

]]></Node>
<StgValue><ssdm name="add_ln120_22"/></StgValue>
</operation>

<operation id="2138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="16" op_0_bw="13">
<![CDATA[
entry:1040 %zext_ln113_22 = zext i13 %add_ln120_22

]]></Node>
<StgValue><ssdm name="zext_ln113_22"/></StgValue>
</operation>

<operation id="2139" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="16" op_0_bw="10">
<![CDATA[
entry:1068 %exp_table_load_23 = load i10 %exp_table_addr_23

]]></Node>
<StgValue><ssdm name="exp_table_load_23"/></StgValue>
</operation>

<operation id="2140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1069 %tmp_712 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_23, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_712"/></StgValue>
</operation>

<operation id="2141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="13" op_0_bw="12">
<![CDATA[
entry:1070 %zext_ln120_143 = zext i12 %tmp_712

]]></Node>
<StgValue><ssdm name="zext_ln120_143"/></StgValue>
</operation>

<operation id="2142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1071 %tmp_3426 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_23, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3426"/></StgValue>
</operation>

<operation id="2143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1072 %tmp_3427 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_23, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3427"/></StgValue>
</operation>

<operation id="2144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="3" op_0_bw="16">
<![CDATA[
entry:1073 %trunc_ln120_23 = trunc i16 %exp_table_load_23

]]></Node>
<StgValue><ssdm name="trunc_ln120_23"/></StgValue>
</operation>

<operation id="2145" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1074 %icmp_ln120_23 = icmp_ne  i3 %trunc_ln120_23, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_23"/></StgValue>
</operation>

<operation id="2146" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1075 %or_ln120_23 = or i1 %tmp_3426, i1 %icmp_ln120_23

]]></Node>
<StgValue><ssdm name="or_ln120_23"/></StgValue>
</operation>

<operation id="2147" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1076 %and_ln120_23 = and i1 %or_ln120_23, i1 %tmp_3427

]]></Node>
<StgValue><ssdm name="and_ln120_23"/></StgValue>
</operation>

<operation id="2148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="13" op_0_bw="1">
<![CDATA[
entry:1077 %zext_ln120_47 = zext i1 %and_ln120_23

]]></Node>
<StgValue><ssdm name="zext_ln120_47"/></StgValue>
</operation>

<operation id="2149" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1078 %add_ln120_23 = add i13 %zext_ln120_143, i13 %zext_ln120_47

]]></Node>
<StgValue><ssdm name="add_ln120_23"/></StgValue>
</operation>

<operation id="2150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="16" op_0_bw="13">
<![CDATA[
entry:1079 %zext_ln113_23 = zext i13 %add_ln120_23

]]></Node>
<StgValue><ssdm name="zext_ln113_23"/></StgValue>
</operation>

<operation id="2151" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="16" op_0_bw="10">
<![CDATA[
entry:1109 %exp_table_load_24 = load i10 %exp_table_addr_24

]]></Node>
<StgValue><ssdm name="exp_table_load_24"/></StgValue>
</operation>

<operation id="2152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1110 %tmp_713 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_24, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_713"/></StgValue>
</operation>

<operation id="2153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="13" op_0_bw="12">
<![CDATA[
entry:1111 %zext_ln120_144 = zext i12 %tmp_713

]]></Node>
<StgValue><ssdm name="zext_ln120_144"/></StgValue>
</operation>

<operation id="2154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1112 %tmp_3432 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_24, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3432"/></StgValue>
</operation>

<operation id="2155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1113 %tmp_3433 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_24, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3433"/></StgValue>
</operation>

<operation id="2156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="3" op_0_bw="16">
<![CDATA[
entry:1114 %trunc_ln120_24 = trunc i16 %exp_table_load_24

]]></Node>
<StgValue><ssdm name="trunc_ln120_24"/></StgValue>
</operation>

<operation id="2157" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1115 %icmp_ln120_24 = icmp_ne  i3 %trunc_ln120_24, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_24"/></StgValue>
</operation>

<operation id="2158" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1116 %or_ln120_24 = or i1 %tmp_3432, i1 %icmp_ln120_24

]]></Node>
<StgValue><ssdm name="or_ln120_24"/></StgValue>
</operation>

<operation id="2159" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1117 %and_ln120_24 = and i1 %or_ln120_24, i1 %tmp_3433

]]></Node>
<StgValue><ssdm name="and_ln120_24"/></StgValue>
</operation>

<operation id="2160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="13" op_0_bw="1">
<![CDATA[
entry:1118 %zext_ln120_49 = zext i1 %and_ln120_24

]]></Node>
<StgValue><ssdm name="zext_ln120_49"/></StgValue>
</operation>

<operation id="2161" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1119 %add_ln120_24 = add i13 %zext_ln120_144, i13 %zext_ln120_49

]]></Node>
<StgValue><ssdm name="add_ln120_24"/></StgValue>
</operation>

<operation id="2162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="16" op_0_bw="13">
<![CDATA[
entry:1120 %zext_ln113_24 = zext i13 %add_ln120_24

]]></Node>
<StgValue><ssdm name="zext_ln113_24"/></StgValue>
</operation>

<operation id="2163" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="16" op_0_bw="10">
<![CDATA[
entry:1149 %exp_table_load_25 = load i10 %exp_table_addr_25

]]></Node>
<StgValue><ssdm name="exp_table_load_25"/></StgValue>
</operation>

<operation id="2164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1150 %tmp_714 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_25, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_714"/></StgValue>
</operation>

<operation id="2165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="13" op_0_bw="12">
<![CDATA[
entry:1151 %zext_ln120_145 = zext i12 %tmp_714

]]></Node>
<StgValue><ssdm name="zext_ln120_145"/></StgValue>
</operation>

<operation id="2166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1152 %tmp_3438 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_25, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3438"/></StgValue>
</operation>

<operation id="2167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1153 %tmp_3439 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_25, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3439"/></StgValue>
</operation>

<operation id="2168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="3" op_0_bw="16">
<![CDATA[
entry:1154 %trunc_ln120_25 = trunc i16 %exp_table_load_25

]]></Node>
<StgValue><ssdm name="trunc_ln120_25"/></StgValue>
</operation>

<operation id="2169" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1155 %icmp_ln120_25 = icmp_ne  i3 %trunc_ln120_25, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_25"/></StgValue>
</operation>

<operation id="2170" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1156 %or_ln120_25 = or i1 %tmp_3438, i1 %icmp_ln120_25

]]></Node>
<StgValue><ssdm name="or_ln120_25"/></StgValue>
</operation>

<operation id="2171" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1157 %and_ln120_25 = and i1 %or_ln120_25, i1 %tmp_3439

]]></Node>
<StgValue><ssdm name="and_ln120_25"/></StgValue>
</operation>

<operation id="2172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="13" op_0_bw="1">
<![CDATA[
entry:1158 %zext_ln120_51 = zext i1 %and_ln120_25

]]></Node>
<StgValue><ssdm name="zext_ln120_51"/></StgValue>
</operation>

<operation id="2173" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1159 %add_ln120_25 = add i13 %zext_ln120_145, i13 %zext_ln120_51

]]></Node>
<StgValue><ssdm name="add_ln120_25"/></StgValue>
</operation>

<operation id="2174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="16" op_0_bw="13">
<![CDATA[
entry:1160 %zext_ln113_25 = zext i13 %add_ln120_25

]]></Node>
<StgValue><ssdm name="zext_ln113_25"/></StgValue>
</operation>

<operation id="2175" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="16" op_0_bw="10">
<![CDATA[
entry:1189 %exp_table_load_26 = load i10 %exp_table_addr_26

]]></Node>
<StgValue><ssdm name="exp_table_load_26"/></StgValue>
</operation>

<operation id="2176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1190 %tmp_715 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_26, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_715"/></StgValue>
</operation>

<operation id="2177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="13" op_0_bw="12">
<![CDATA[
entry:1191 %zext_ln120_146 = zext i12 %tmp_715

]]></Node>
<StgValue><ssdm name="zext_ln120_146"/></StgValue>
</operation>

<operation id="2178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1192 %tmp_3444 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_26, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3444"/></StgValue>
</operation>

<operation id="2179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1193 %tmp_3445 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_26, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3445"/></StgValue>
</operation>

<operation id="2180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="3" op_0_bw="16">
<![CDATA[
entry:1194 %trunc_ln120_26 = trunc i16 %exp_table_load_26

]]></Node>
<StgValue><ssdm name="trunc_ln120_26"/></StgValue>
</operation>

<operation id="2181" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1195 %icmp_ln120_26 = icmp_ne  i3 %trunc_ln120_26, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_26"/></StgValue>
</operation>

<operation id="2182" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1196 %or_ln120_26 = or i1 %tmp_3444, i1 %icmp_ln120_26

]]></Node>
<StgValue><ssdm name="or_ln120_26"/></StgValue>
</operation>

<operation id="2183" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1197 %and_ln120_26 = and i1 %or_ln120_26, i1 %tmp_3445

]]></Node>
<StgValue><ssdm name="and_ln120_26"/></StgValue>
</operation>

<operation id="2184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="13" op_0_bw="1">
<![CDATA[
entry:1198 %zext_ln120_53 = zext i1 %and_ln120_26

]]></Node>
<StgValue><ssdm name="zext_ln120_53"/></StgValue>
</operation>

<operation id="2185" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1199 %add_ln120_26 = add i13 %zext_ln120_146, i13 %zext_ln120_53

]]></Node>
<StgValue><ssdm name="add_ln120_26"/></StgValue>
</operation>

<operation id="2186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="16" op_0_bw="13">
<![CDATA[
entry:1200 %zext_ln113_26 = zext i13 %add_ln120_26

]]></Node>
<StgValue><ssdm name="zext_ln113_26"/></StgValue>
</operation>

<operation id="2187" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="16" op_0_bw="10">
<![CDATA[
entry:1228 %exp_table_load_27 = load i10 %exp_table_addr_27

]]></Node>
<StgValue><ssdm name="exp_table_load_27"/></StgValue>
</operation>

<operation id="2188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1229 %tmp_716 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_27, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_716"/></StgValue>
</operation>

<operation id="2189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="13" op_0_bw="12">
<![CDATA[
entry:1230 %zext_ln120_147 = zext i12 %tmp_716

]]></Node>
<StgValue><ssdm name="zext_ln120_147"/></StgValue>
</operation>

<operation id="2190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1231 %tmp_3450 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_27, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3450"/></StgValue>
</operation>

<operation id="2191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1232 %tmp_3451 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_27, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3451"/></StgValue>
</operation>

<operation id="2192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="3" op_0_bw="16">
<![CDATA[
entry:1233 %trunc_ln120_27 = trunc i16 %exp_table_load_27

]]></Node>
<StgValue><ssdm name="trunc_ln120_27"/></StgValue>
</operation>

<operation id="2193" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1234 %icmp_ln120_27 = icmp_ne  i3 %trunc_ln120_27, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_27"/></StgValue>
</operation>

<operation id="2194" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1235 %or_ln120_27 = or i1 %tmp_3450, i1 %icmp_ln120_27

]]></Node>
<StgValue><ssdm name="or_ln120_27"/></StgValue>
</operation>

<operation id="2195" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1236 %and_ln120_27 = and i1 %or_ln120_27, i1 %tmp_3451

]]></Node>
<StgValue><ssdm name="and_ln120_27"/></StgValue>
</operation>

<operation id="2196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="13" op_0_bw="1">
<![CDATA[
entry:1237 %zext_ln120_55 = zext i1 %and_ln120_27

]]></Node>
<StgValue><ssdm name="zext_ln120_55"/></StgValue>
</operation>

<operation id="2197" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1238 %add_ln120_27 = add i13 %zext_ln120_147, i13 %zext_ln120_55

]]></Node>
<StgValue><ssdm name="add_ln120_27"/></StgValue>
</operation>

<operation id="2198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="16" op_0_bw="13">
<![CDATA[
entry:1239 %zext_ln113_27 = zext i13 %add_ln120_27

]]></Node>
<StgValue><ssdm name="zext_ln113_27"/></StgValue>
</operation>

<operation id="2199" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="16" op_0_bw="10">
<![CDATA[
entry:1269 %exp_table_load_28 = load i10 %exp_table_addr_28

]]></Node>
<StgValue><ssdm name="exp_table_load_28"/></StgValue>
</operation>

<operation id="2200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1270 %tmp_717 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_28, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_717"/></StgValue>
</operation>

<operation id="2201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="13" op_0_bw="12">
<![CDATA[
entry:1271 %zext_ln120_148 = zext i12 %tmp_717

]]></Node>
<StgValue><ssdm name="zext_ln120_148"/></StgValue>
</operation>

<operation id="2202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1272 %tmp_3456 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_28, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3456"/></StgValue>
</operation>

<operation id="2203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1273 %tmp_3457 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_28, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3457"/></StgValue>
</operation>

<operation id="2204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="3" op_0_bw="16">
<![CDATA[
entry:1274 %trunc_ln120_28 = trunc i16 %exp_table_load_28

]]></Node>
<StgValue><ssdm name="trunc_ln120_28"/></StgValue>
</operation>

<operation id="2205" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1275 %icmp_ln120_28 = icmp_ne  i3 %trunc_ln120_28, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_28"/></StgValue>
</operation>

<operation id="2206" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1276 %or_ln120_28 = or i1 %tmp_3456, i1 %icmp_ln120_28

]]></Node>
<StgValue><ssdm name="or_ln120_28"/></StgValue>
</operation>

<operation id="2207" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1277 %and_ln120_28 = and i1 %or_ln120_28, i1 %tmp_3457

]]></Node>
<StgValue><ssdm name="and_ln120_28"/></StgValue>
</operation>

<operation id="2208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="13" op_0_bw="1">
<![CDATA[
entry:1278 %zext_ln120_57 = zext i1 %and_ln120_28

]]></Node>
<StgValue><ssdm name="zext_ln120_57"/></StgValue>
</operation>

<operation id="2209" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1279 %add_ln120_28 = add i13 %zext_ln120_148, i13 %zext_ln120_57

]]></Node>
<StgValue><ssdm name="add_ln120_28"/></StgValue>
</operation>

<operation id="2210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="16" op_0_bw="13">
<![CDATA[
entry:1280 %zext_ln113_28 = zext i13 %add_ln120_28

]]></Node>
<StgValue><ssdm name="zext_ln113_28"/></StgValue>
</operation>

<operation id="2211" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="16" op_0_bw="10">
<![CDATA[
entry:1309 %exp_table_load_29 = load i10 %exp_table_addr_29

]]></Node>
<StgValue><ssdm name="exp_table_load_29"/></StgValue>
</operation>

<operation id="2212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1310 %tmp_718 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_29, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_718"/></StgValue>
</operation>

<operation id="2213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="13" op_0_bw="12">
<![CDATA[
entry:1311 %zext_ln120_149 = zext i12 %tmp_718

]]></Node>
<StgValue><ssdm name="zext_ln120_149"/></StgValue>
</operation>

<operation id="2214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1312 %tmp_3462 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_29, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3462"/></StgValue>
</operation>

<operation id="2215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1313 %tmp_3463 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_29, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3463"/></StgValue>
</operation>

<operation id="2216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="3" op_0_bw="16">
<![CDATA[
entry:1314 %trunc_ln120_29 = trunc i16 %exp_table_load_29

]]></Node>
<StgValue><ssdm name="trunc_ln120_29"/></StgValue>
</operation>

<operation id="2217" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1315 %icmp_ln120_29 = icmp_ne  i3 %trunc_ln120_29, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_29"/></StgValue>
</operation>

<operation id="2218" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1316 %or_ln120_29 = or i1 %tmp_3462, i1 %icmp_ln120_29

]]></Node>
<StgValue><ssdm name="or_ln120_29"/></StgValue>
</operation>

<operation id="2219" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1317 %and_ln120_29 = and i1 %or_ln120_29, i1 %tmp_3463

]]></Node>
<StgValue><ssdm name="and_ln120_29"/></StgValue>
</operation>

<operation id="2220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="13" op_0_bw="1">
<![CDATA[
entry:1318 %zext_ln120_59 = zext i1 %and_ln120_29

]]></Node>
<StgValue><ssdm name="zext_ln120_59"/></StgValue>
</operation>

<operation id="2221" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1319 %add_ln120_29 = add i13 %zext_ln120_149, i13 %zext_ln120_59

]]></Node>
<StgValue><ssdm name="add_ln120_29"/></StgValue>
</operation>

<operation id="2222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="16" op_0_bw="13">
<![CDATA[
entry:1320 %zext_ln113_29 = zext i13 %add_ln120_29

]]></Node>
<StgValue><ssdm name="zext_ln113_29"/></StgValue>
</operation>

<operation id="2223" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="16" op_0_bw="10">
<![CDATA[
entry:1349 %exp_table_load_30 = load i10 %exp_table_addr_30

]]></Node>
<StgValue><ssdm name="exp_table_load_30"/></StgValue>
</operation>

<operation id="2224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1350 %tmp_719 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_30, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_719"/></StgValue>
</operation>

<operation id="2225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="13" op_0_bw="12">
<![CDATA[
entry:1351 %zext_ln120_150 = zext i12 %tmp_719

]]></Node>
<StgValue><ssdm name="zext_ln120_150"/></StgValue>
</operation>

<operation id="2226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1352 %tmp_3468 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_30, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3468"/></StgValue>
</operation>

<operation id="2227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1353 %tmp_3469 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_30, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3469"/></StgValue>
</operation>

<operation id="2228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="3" op_0_bw="16">
<![CDATA[
entry:1354 %trunc_ln120_30 = trunc i16 %exp_table_load_30

]]></Node>
<StgValue><ssdm name="trunc_ln120_30"/></StgValue>
</operation>

<operation id="2229" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1355 %icmp_ln120_30 = icmp_ne  i3 %trunc_ln120_30, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_30"/></StgValue>
</operation>

<operation id="2230" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1356 %or_ln120_30 = or i1 %tmp_3468, i1 %icmp_ln120_30

]]></Node>
<StgValue><ssdm name="or_ln120_30"/></StgValue>
</operation>

<operation id="2231" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1357 %and_ln120_30 = and i1 %or_ln120_30, i1 %tmp_3469

]]></Node>
<StgValue><ssdm name="and_ln120_30"/></StgValue>
</operation>

<operation id="2232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="13" op_0_bw="1">
<![CDATA[
entry:1358 %zext_ln120_61 = zext i1 %and_ln120_30

]]></Node>
<StgValue><ssdm name="zext_ln120_61"/></StgValue>
</operation>

<operation id="2233" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1359 %add_ln120_30 = add i13 %zext_ln120_150, i13 %zext_ln120_61

]]></Node>
<StgValue><ssdm name="add_ln120_30"/></StgValue>
</operation>

<operation id="2234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="16" op_0_bw="13">
<![CDATA[
entry:1360 %zext_ln113_30 = zext i13 %add_ln120_30

]]></Node>
<StgValue><ssdm name="zext_ln113_30"/></StgValue>
</operation>

<operation id="2235" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="16" op_0_bw="10">
<![CDATA[
entry:1388 %exp_table_load_31 = load i10 %exp_table_addr_31

]]></Node>
<StgValue><ssdm name="exp_table_load_31"/></StgValue>
</operation>

<operation id="2236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1389 %tmp_720 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_31, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_720"/></StgValue>
</operation>

<operation id="2237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="13" op_0_bw="12">
<![CDATA[
entry:1390 %zext_ln120_151 = zext i12 %tmp_720

]]></Node>
<StgValue><ssdm name="zext_ln120_151"/></StgValue>
</operation>

<operation id="2238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1391 %tmp_3474 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_31, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3474"/></StgValue>
</operation>

<operation id="2239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1392 %tmp_3475 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_31, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3475"/></StgValue>
</operation>

<operation id="2240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="3" op_0_bw="16">
<![CDATA[
entry:1393 %trunc_ln120_31 = trunc i16 %exp_table_load_31

]]></Node>
<StgValue><ssdm name="trunc_ln120_31"/></StgValue>
</operation>

<operation id="2241" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1394 %icmp_ln120_31 = icmp_ne  i3 %trunc_ln120_31, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_31"/></StgValue>
</operation>

<operation id="2242" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1395 %or_ln120_31 = or i1 %tmp_3474, i1 %icmp_ln120_31

]]></Node>
<StgValue><ssdm name="or_ln120_31"/></StgValue>
</operation>

<operation id="2243" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1396 %and_ln120_31 = and i1 %or_ln120_31, i1 %tmp_3475

]]></Node>
<StgValue><ssdm name="and_ln120_31"/></StgValue>
</operation>

<operation id="2244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="13" op_0_bw="1">
<![CDATA[
entry:1397 %zext_ln120_63 = zext i1 %and_ln120_31

]]></Node>
<StgValue><ssdm name="zext_ln120_63"/></StgValue>
</operation>

<operation id="2245" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1398 %add_ln120_31 = add i13 %zext_ln120_151, i13 %zext_ln120_63

]]></Node>
<StgValue><ssdm name="add_ln120_31"/></StgValue>
</operation>

<operation id="2246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="16" op_0_bw="13">
<![CDATA[
entry:1399 %zext_ln113_31 = zext i13 %add_ln120_31

]]></Node>
<StgValue><ssdm name="zext_ln113_31"/></StgValue>
</operation>

<operation id="2247" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="16" op_0_bw="10">
<![CDATA[
entry:1429 %exp_table_load_32 = load i10 %exp_table_addr_32

]]></Node>
<StgValue><ssdm name="exp_table_load_32"/></StgValue>
</operation>

<operation id="2248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1430 %tmp_721 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_32, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_721"/></StgValue>
</operation>

<operation id="2249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="13" op_0_bw="12">
<![CDATA[
entry:1431 %zext_ln120_152 = zext i12 %tmp_721

]]></Node>
<StgValue><ssdm name="zext_ln120_152"/></StgValue>
</operation>

<operation id="2250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1432 %tmp_3480 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_32, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3480"/></StgValue>
</operation>

<operation id="2251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1433 %tmp_3481 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_32, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3481"/></StgValue>
</operation>

<operation id="2252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="3" op_0_bw="16">
<![CDATA[
entry:1434 %trunc_ln120_32 = trunc i16 %exp_table_load_32

]]></Node>
<StgValue><ssdm name="trunc_ln120_32"/></StgValue>
</operation>

<operation id="2253" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1435 %icmp_ln120_32 = icmp_ne  i3 %trunc_ln120_32, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_32"/></StgValue>
</operation>

<operation id="2254" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1436 %or_ln120_32 = or i1 %tmp_3480, i1 %icmp_ln120_32

]]></Node>
<StgValue><ssdm name="or_ln120_32"/></StgValue>
</operation>

<operation id="2255" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1437 %and_ln120_32 = and i1 %or_ln120_32, i1 %tmp_3481

]]></Node>
<StgValue><ssdm name="and_ln120_32"/></StgValue>
</operation>

<operation id="2256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="13" op_0_bw="1">
<![CDATA[
entry:1438 %zext_ln120_65 = zext i1 %and_ln120_32

]]></Node>
<StgValue><ssdm name="zext_ln120_65"/></StgValue>
</operation>

<operation id="2257" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1439 %add_ln120_32 = add i13 %zext_ln120_152, i13 %zext_ln120_65

]]></Node>
<StgValue><ssdm name="add_ln120_32"/></StgValue>
</operation>

<operation id="2258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="16" op_0_bw="13">
<![CDATA[
entry:1440 %zext_ln113_32 = zext i13 %add_ln120_32

]]></Node>
<StgValue><ssdm name="zext_ln113_32"/></StgValue>
</operation>

<operation id="2259" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="16" op_0_bw="10">
<![CDATA[
entry:1469 %exp_table_load_33 = load i10 %exp_table_addr_33

]]></Node>
<StgValue><ssdm name="exp_table_load_33"/></StgValue>
</operation>

<operation id="2260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1470 %tmp_722 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_33, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_722"/></StgValue>
</operation>

<operation id="2261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="13" op_0_bw="12">
<![CDATA[
entry:1471 %zext_ln120_153 = zext i12 %tmp_722

]]></Node>
<StgValue><ssdm name="zext_ln120_153"/></StgValue>
</operation>

<operation id="2262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1472 %tmp_3486 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_33, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3486"/></StgValue>
</operation>

<operation id="2263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1473 %tmp_3487 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_33, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3487"/></StgValue>
</operation>

<operation id="2264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="3" op_0_bw="16">
<![CDATA[
entry:1474 %trunc_ln120_33 = trunc i16 %exp_table_load_33

]]></Node>
<StgValue><ssdm name="trunc_ln120_33"/></StgValue>
</operation>

<operation id="2265" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1475 %icmp_ln120_33 = icmp_ne  i3 %trunc_ln120_33, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_33"/></StgValue>
</operation>

<operation id="2266" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1476 %or_ln120_33 = or i1 %tmp_3486, i1 %icmp_ln120_33

]]></Node>
<StgValue><ssdm name="or_ln120_33"/></StgValue>
</operation>

<operation id="2267" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1477 %and_ln120_33 = and i1 %or_ln120_33, i1 %tmp_3487

]]></Node>
<StgValue><ssdm name="and_ln120_33"/></StgValue>
</operation>

<operation id="2268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="13" op_0_bw="1">
<![CDATA[
entry:1478 %zext_ln120_67 = zext i1 %and_ln120_33

]]></Node>
<StgValue><ssdm name="zext_ln120_67"/></StgValue>
</operation>

<operation id="2269" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1479 %add_ln120_33 = add i13 %zext_ln120_153, i13 %zext_ln120_67

]]></Node>
<StgValue><ssdm name="add_ln120_33"/></StgValue>
</operation>

<operation id="2270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="16" op_0_bw="13">
<![CDATA[
entry:1480 %zext_ln113_33 = zext i13 %add_ln120_33

]]></Node>
<StgValue><ssdm name="zext_ln113_33"/></StgValue>
</operation>

<operation id="2271" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="16" op_0_bw="10">
<![CDATA[
entry:1509 %exp_table_load_34 = load i10 %exp_table_addr_34

]]></Node>
<StgValue><ssdm name="exp_table_load_34"/></StgValue>
</operation>

<operation id="2272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1510 %tmp_723 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_34, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_723"/></StgValue>
</operation>

<operation id="2273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="13" op_0_bw="12">
<![CDATA[
entry:1511 %zext_ln120_154 = zext i12 %tmp_723

]]></Node>
<StgValue><ssdm name="zext_ln120_154"/></StgValue>
</operation>

<operation id="2274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1512 %tmp_3492 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_34, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3492"/></StgValue>
</operation>

<operation id="2275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1513 %tmp_3493 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_34, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3493"/></StgValue>
</operation>

<operation id="2276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="3" op_0_bw="16">
<![CDATA[
entry:1514 %trunc_ln120_34 = trunc i16 %exp_table_load_34

]]></Node>
<StgValue><ssdm name="trunc_ln120_34"/></StgValue>
</operation>

<operation id="2277" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1515 %icmp_ln120_34 = icmp_ne  i3 %trunc_ln120_34, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_34"/></StgValue>
</operation>

<operation id="2278" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1516 %or_ln120_34 = or i1 %tmp_3492, i1 %icmp_ln120_34

]]></Node>
<StgValue><ssdm name="or_ln120_34"/></StgValue>
</operation>

<operation id="2279" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1517 %and_ln120_34 = and i1 %or_ln120_34, i1 %tmp_3493

]]></Node>
<StgValue><ssdm name="and_ln120_34"/></StgValue>
</operation>

<operation id="2280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="13" op_0_bw="1">
<![CDATA[
entry:1518 %zext_ln120_69 = zext i1 %and_ln120_34

]]></Node>
<StgValue><ssdm name="zext_ln120_69"/></StgValue>
</operation>

<operation id="2281" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1519 %add_ln120_34 = add i13 %zext_ln120_154, i13 %zext_ln120_69

]]></Node>
<StgValue><ssdm name="add_ln120_34"/></StgValue>
</operation>

<operation id="2282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="16" op_0_bw="13">
<![CDATA[
entry:1520 %zext_ln113_34 = zext i13 %add_ln120_34

]]></Node>
<StgValue><ssdm name="zext_ln113_34"/></StgValue>
</operation>

<operation id="2283" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="16" op_0_bw="10">
<![CDATA[
entry:1548 %exp_table_load_35 = load i10 %exp_table_addr_35

]]></Node>
<StgValue><ssdm name="exp_table_load_35"/></StgValue>
</operation>

<operation id="2284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1549 %tmp_724 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_35, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_724"/></StgValue>
</operation>

<operation id="2285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="13" op_0_bw="12">
<![CDATA[
entry:1550 %zext_ln120_155 = zext i12 %tmp_724

]]></Node>
<StgValue><ssdm name="zext_ln120_155"/></StgValue>
</operation>

<operation id="2286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1551 %tmp_3498 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_35, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3498"/></StgValue>
</operation>

<operation id="2287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1552 %tmp_3499 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_35, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3499"/></StgValue>
</operation>

<operation id="2288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="3" op_0_bw="16">
<![CDATA[
entry:1553 %trunc_ln120_35 = trunc i16 %exp_table_load_35

]]></Node>
<StgValue><ssdm name="trunc_ln120_35"/></StgValue>
</operation>

<operation id="2289" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1554 %icmp_ln120_35 = icmp_ne  i3 %trunc_ln120_35, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_35"/></StgValue>
</operation>

<operation id="2290" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1555 %or_ln120_35 = or i1 %tmp_3498, i1 %icmp_ln120_35

]]></Node>
<StgValue><ssdm name="or_ln120_35"/></StgValue>
</operation>

<operation id="2291" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1556 %and_ln120_35 = and i1 %or_ln120_35, i1 %tmp_3499

]]></Node>
<StgValue><ssdm name="and_ln120_35"/></StgValue>
</operation>

<operation id="2292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="13" op_0_bw="1">
<![CDATA[
entry:1557 %zext_ln120_71 = zext i1 %and_ln120_35

]]></Node>
<StgValue><ssdm name="zext_ln120_71"/></StgValue>
</operation>

<operation id="2293" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1558 %add_ln120_35 = add i13 %zext_ln120_155, i13 %zext_ln120_71

]]></Node>
<StgValue><ssdm name="add_ln120_35"/></StgValue>
</operation>

<operation id="2294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="16" op_0_bw="13">
<![CDATA[
entry:1559 %zext_ln113_35 = zext i13 %add_ln120_35

]]></Node>
<StgValue><ssdm name="zext_ln113_35"/></StgValue>
</operation>

<operation id="2295" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="16" op_0_bw="10">
<![CDATA[
entry:1589 %exp_table_load_36 = load i10 %exp_table_addr_36

]]></Node>
<StgValue><ssdm name="exp_table_load_36"/></StgValue>
</operation>

<operation id="2296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1590 %tmp_725 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_36, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_725"/></StgValue>
</operation>

<operation id="2297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="13" op_0_bw="12">
<![CDATA[
entry:1591 %zext_ln120_156 = zext i12 %tmp_725

]]></Node>
<StgValue><ssdm name="zext_ln120_156"/></StgValue>
</operation>

<operation id="2298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1592 %tmp_3504 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_36, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3504"/></StgValue>
</operation>

<operation id="2299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1593 %tmp_3505 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_36, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3505"/></StgValue>
</operation>

<operation id="2300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="3" op_0_bw="16">
<![CDATA[
entry:1594 %trunc_ln120_36 = trunc i16 %exp_table_load_36

]]></Node>
<StgValue><ssdm name="trunc_ln120_36"/></StgValue>
</operation>

<operation id="2301" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1595 %icmp_ln120_36 = icmp_ne  i3 %trunc_ln120_36, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_36"/></StgValue>
</operation>

<operation id="2302" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1596 %or_ln120_36 = or i1 %tmp_3504, i1 %icmp_ln120_36

]]></Node>
<StgValue><ssdm name="or_ln120_36"/></StgValue>
</operation>

<operation id="2303" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1597 %and_ln120_36 = and i1 %or_ln120_36, i1 %tmp_3505

]]></Node>
<StgValue><ssdm name="and_ln120_36"/></StgValue>
</operation>

<operation id="2304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="13" op_0_bw="1">
<![CDATA[
entry:1598 %zext_ln120_73 = zext i1 %and_ln120_36

]]></Node>
<StgValue><ssdm name="zext_ln120_73"/></StgValue>
</operation>

<operation id="2305" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1599 %add_ln120_36 = add i13 %zext_ln120_156, i13 %zext_ln120_73

]]></Node>
<StgValue><ssdm name="add_ln120_36"/></StgValue>
</operation>

<operation id="2306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="16" op_0_bw="13">
<![CDATA[
entry:1600 %zext_ln113_36 = zext i13 %add_ln120_36

]]></Node>
<StgValue><ssdm name="zext_ln113_36"/></StgValue>
</operation>

<operation id="2307" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="16" op_0_bw="10">
<![CDATA[
entry:1629 %exp_table_load_37 = load i10 %exp_table_addr_37

]]></Node>
<StgValue><ssdm name="exp_table_load_37"/></StgValue>
</operation>

<operation id="2308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1630 %tmp_726 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_37, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_726"/></StgValue>
</operation>

<operation id="2309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="13" op_0_bw="12">
<![CDATA[
entry:1631 %zext_ln120_157 = zext i12 %tmp_726

]]></Node>
<StgValue><ssdm name="zext_ln120_157"/></StgValue>
</operation>

<operation id="2310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1632 %tmp_3510 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_37, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3510"/></StgValue>
</operation>

<operation id="2311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1633 %tmp_3511 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_37, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3511"/></StgValue>
</operation>

<operation id="2312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="3" op_0_bw="16">
<![CDATA[
entry:1634 %trunc_ln120_37 = trunc i16 %exp_table_load_37

]]></Node>
<StgValue><ssdm name="trunc_ln120_37"/></StgValue>
</operation>

<operation id="2313" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1635 %icmp_ln120_37 = icmp_ne  i3 %trunc_ln120_37, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_37"/></StgValue>
</operation>

<operation id="2314" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1636 %or_ln120_37 = or i1 %tmp_3510, i1 %icmp_ln120_37

]]></Node>
<StgValue><ssdm name="or_ln120_37"/></StgValue>
</operation>

<operation id="2315" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1637 %and_ln120_37 = and i1 %or_ln120_37, i1 %tmp_3511

]]></Node>
<StgValue><ssdm name="and_ln120_37"/></StgValue>
</operation>

<operation id="2316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="13" op_0_bw="1">
<![CDATA[
entry:1638 %zext_ln120_75 = zext i1 %and_ln120_37

]]></Node>
<StgValue><ssdm name="zext_ln120_75"/></StgValue>
</operation>

<operation id="2317" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1639 %add_ln120_37 = add i13 %zext_ln120_157, i13 %zext_ln120_75

]]></Node>
<StgValue><ssdm name="add_ln120_37"/></StgValue>
</operation>

<operation id="2318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="16" op_0_bw="13">
<![CDATA[
entry:1640 %zext_ln113_37 = zext i13 %add_ln120_37

]]></Node>
<StgValue><ssdm name="zext_ln113_37"/></StgValue>
</operation>

<operation id="2319" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="16" op_0_bw="10">
<![CDATA[
entry:1669 %exp_table_load_38 = load i10 %exp_table_addr_38

]]></Node>
<StgValue><ssdm name="exp_table_load_38"/></StgValue>
</operation>

<operation id="2320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1670 %tmp_727 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_38, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_727"/></StgValue>
</operation>

<operation id="2321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="13" op_0_bw="12">
<![CDATA[
entry:1671 %zext_ln120_158 = zext i12 %tmp_727

]]></Node>
<StgValue><ssdm name="zext_ln120_158"/></StgValue>
</operation>

<operation id="2322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1672 %tmp_3516 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_38, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3516"/></StgValue>
</operation>

<operation id="2323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1673 %tmp_3517 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_38, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3517"/></StgValue>
</operation>

<operation id="2324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="3" op_0_bw="16">
<![CDATA[
entry:1674 %trunc_ln120_38 = trunc i16 %exp_table_load_38

]]></Node>
<StgValue><ssdm name="trunc_ln120_38"/></StgValue>
</operation>

<operation id="2325" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1675 %icmp_ln120_38 = icmp_ne  i3 %trunc_ln120_38, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_38"/></StgValue>
</operation>

<operation id="2326" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1676 %or_ln120_38 = or i1 %tmp_3516, i1 %icmp_ln120_38

]]></Node>
<StgValue><ssdm name="or_ln120_38"/></StgValue>
</operation>

<operation id="2327" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1677 %and_ln120_38 = and i1 %or_ln120_38, i1 %tmp_3517

]]></Node>
<StgValue><ssdm name="and_ln120_38"/></StgValue>
</operation>

<operation id="2328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="13" op_0_bw="1">
<![CDATA[
entry:1678 %zext_ln120_77 = zext i1 %and_ln120_38

]]></Node>
<StgValue><ssdm name="zext_ln120_77"/></StgValue>
</operation>

<operation id="2329" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1679 %add_ln120_38 = add i13 %zext_ln120_158, i13 %zext_ln120_77

]]></Node>
<StgValue><ssdm name="add_ln120_38"/></StgValue>
</operation>

<operation id="2330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="16" op_0_bw="13">
<![CDATA[
entry:1680 %zext_ln113_38 = zext i13 %add_ln120_38

]]></Node>
<StgValue><ssdm name="zext_ln113_38"/></StgValue>
</operation>

<operation id="2331" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="16" op_0_bw="10">
<![CDATA[
entry:1708 %exp_table_load_39 = load i10 %exp_table_addr_39

]]></Node>
<StgValue><ssdm name="exp_table_load_39"/></StgValue>
</operation>

<operation id="2332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1709 %tmp_728 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_39, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_728"/></StgValue>
</operation>

<operation id="2333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="13" op_0_bw="12">
<![CDATA[
entry:1710 %zext_ln120_159 = zext i12 %tmp_728

]]></Node>
<StgValue><ssdm name="zext_ln120_159"/></StgValue>
</operation>

<operation id="2334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1711 %tmp_3522 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_39, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3522"/></StgValue>
</operation>

<operation id="2335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1712 %tmp_3523 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_39, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3523"/></StgValue>
</operation>

<operation id="2336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="3" op_0_bw="16">
<![CDATA[
entry:1713 %trunc_ln120_39 = trunc i16 %exp_table_load_39

]]></Node>
<StgValue><ssdm name="trunc_ln120_39"/></StgValue>
</operation>

<operation id="2337" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1714 %icmp_ln120_39 = icmp_ne  i3 %trunc_ln120_39, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_39"/></StgValue>
</operation>

<operation id="2338" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1715 %or_ln120_39 = or i1 %tmp_3522, i1 %icmp_ln120_39

]]></Node>
<StgValue><ssdm name="or_ln120_39"/></StgValue>
</operation>

<operation id="2339" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1716 %and_ln120_39 = and i1 %or_ln120_39, i1 %tmp_3523

]]></Node>
<StgValue><ssdm name="and_ln120_39"/></StgValue>
</operation>

<operation id="2340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="13" op_0_bw="1">
<![CDATA[
entry:1717 %zext_ln120_79 = zext i1 %and_ln120_39

]]></Node>
<StgValue><ssdm name="zext_ln120_79"/></StgValue>
</operation>

<operation id="2341" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1718 %add_ln120_39 = add i13 %zext_ln120_159, i13 %zext_ln120_79

]]></Node>
<StgValue><ssdm name="add_ln120_39"/></StgValue>
</operation>

<operation id="2342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="16" op_0_bw="13">
<![CDATA[
entry:1719 %zext_ln113_39 = zext i13 %add_ln120_39

]]></Node>
<StgValue><ssdm name="zext_ln113_39"/></StgValue>
</operation>

<operation id="2343" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="16" op_0_bw="10">
<![CDATA[
entry:1749 %exp_table_load_40 = load i10 %exp_table_addr_40

]]></Node>
<StgValue><ssdm name="exp_table_load_40"/></StgValue>
</operation>

<operation id="2344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1750 %tmp_729 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_40, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_729"/></StgValue>
</operation>

<operation id="2345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="13" op_0_bw="12">
<![CDATA[
entry:1751 %zext_ln120_160 = zext i12 %tmp_729

]]></Node>
<StgValue><ssdm name="zext_ln120_160"/></StgValue>
</operation>

<operation id="2346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1752 %tmp_3528 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_40, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3528"/></StgValue>
</operation>

<operation id="2347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1753 %tmp_3529 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_40, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3529"/></StgValue>
</operation>

<operation id="2348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="3" op_0_bw="16">
<![CDATA[
entry:1754 %trunc_ln120_40 = trunc i16 %exp_table_load_40

]]></Node>
<StgValue><ssdm name="trunc_ln120_40"/></StgValue>
</operation>

<operation id="2349" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1755 %icmp_ln120_40 = icmp_ne  i3 %trunc_ln120_40, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_40"/></StgValue>
</operation>

<operation id="2350" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1756 %or_ln120_40 = or i1 %tmp_3528, i1 %icmp_ln120_40

]]></Node>
<StgValue><ssdm name="or_ln120_40"/></StgValue>
</operation>

<operation id="2351" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1757 %and_ln120_40 = and i1 %or_ln120_40, i1 %tmp_3529

]]></Node>
<StgValue><ssdm name="and_ln120_40"/></StgValue>
</operation>

<operation id="2352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="13" op_0_bw="1">
<![CDATA[
entry:1758 %zext_ln120_81 = zext i1 %and_ln120_40

]]></Node>
<StgValue><ssdm name="zext_ln120_81"/></StgValue>
</operation>

<operation id="2353" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1759 %add_ln120_40 = add i13 %zext_ln120_160, i13 %zext_ln120_81

]]></Node>
<StgValue><ssdm name="add_ln120_40"/></StgValue>
</operation>

<operation id="2354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="16" op_0_bw="13">
<![CDATA[
entry:1760 %zext_ln113_40 = zext i13 %add_ln120_40

]]></Node>
<StgValue><ssdm name="zext_ln113_40"/></StgValue>
</operation>

<operation id="2355" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="16" op_0_bw="10">
<![CDATA[
entry:1789 %exp_table_load_41 = load i10 %exp_table_addr_41

]]></Node>
<StgValue><ssdm name="exp_table_load_41"/></StgValue>
</operation>

<operation id="2356" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1790 %tmp_730 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_41, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_730"/></StgValue>
</operation>

<operation id="2357" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="13" op_0_bw="12">
<![CDATA[
entry:1791 %zext_ln120_161 = zext i12 %tmp_730

]]></Node>
<StgValue><ssdm name="zext_ln120_161"/></StgValue>
</operation>

<operation id="2358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1792 %tmp_3534 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_41, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3534"/></StgValue>
</operation>

<operation id="2359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1793 %tmp_3535 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_41, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3535"/></StgValue>
</operation>

<operation id="2360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="3" op_0_bw="16">
<![CDATA[
entry:1794 %trunc_ln120_41 = trunc i16 %exp_table_load_41

]]></Node>
<StgValue><ssdm name="trunc_ln120_41"/></StgValue>
</operation>

<operation id="2361" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1795 %icmp_ln120_41 = icmp_ne  i3 %trunc_ln120_41, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_41"/></StgValue>
</operation>

<operation id="2362" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1796 %or_ln120_41 = or i1 %tmp_3534, i1 %icmp_ln120_41

]]></Node>
<StgValue><ssdm name="or_ln120_41"/></StgValue>
</operation>

<operation id="2363" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1797 %and_ln120_41 = and i1 %or_ln120_41, i1 %tmp_3535

]]></Node>
<StgValue><ssdm name="and_ln120_41"/></StgValue>
</operation>

<operation id="2364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="13" op_0_bw="1">
<![CDATA[
entry:1798 %zext_ln120_83 = zext i1 %and_ln120_41

]]></Node>
<StgValue><ssdm name="zext_ln120_83"/></StgValue>
</operation>

<operation id="2365" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1799 %add_ln120_41 = add i13 %zext_ln120_161, i13 %zext_ln120_83

]]></Node>
<StgValue><ssdm name="add_ln120_41"/></StgValue>
</operation>

<operation id="2366" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="16" op_0_bw="13">
<![CDATA[
entry:1800 %zext_ln113_41 = zext i13 %add_ln120_41

]]></Node>
<StgValue><ssdm name="zext_ln113_41"/></StgValue>
</operation>

<operation id="2367" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="16" op_0_bw="10">
<![CDATA[
entry:1829 %exp_table_load_42 = load i10 %exp_table_addr_42

]]></Node>
<StgValue><ssdm name="exp_table_load_42"/></StgValue>
</operation>

<operation id="2368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1830 %tmp_731 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_42, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_731"/></StgValue>
</operation>

<operation id="2369" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="13" op_0_bw="12">
<![CDATA[
entry:1831 %zext_ln120_162 = zext i12 %tmp_731

]]></Node>
<StgValue><ssdm name="zext_ln120_162"/></StgValue>
</operation>

<operation id="2370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1832 %tmp_3540 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_42, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3540"/></StgValue>
</operation>

<operation id="2371" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1833 %tmp_3541 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_42, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3541"/></StgValue>
</operation>

<operation id="2372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="3" op_0_bw="16">
<![CDATA[
entry:1834 %trunc_ln120_42 = trunc i16 %exp_table_load_42

]]></Node>
<StgValue><ssdm name="trunc_ln120_42"/></StgValue>
</operation>

<operation id="2373" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1835 %icmp_ln120_42 = icmp_ne  i3 %trunc_ln120_42, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_42"/></StgValue>
</operation>

<operation id="2374" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1836 %or_ln120_42 = or i1 %tmp_3540, i1 %icmp_ln120_42

]]></Node>
<StgValue><ssdm name="or_ln120_42"/></StgValue>
</operation>

<operation id="2375" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1837 %and_ln120_42 = and i1 %or_ln120_42, i1 %tmp_3541

]]></Node>
<StgValue><ssdm name="and_ln120_42"/></StgValue>
</operation>

<operation id="2376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="13" op_0_bw="1">
<![CDATA[
entry:1838 %zext_ln120_85 = zext i1 %and_ln120_42

]]></Node>
<StgValue><ssdm name="zext_ln120_85"/></StgValue>
</operation>

<operation id="2377" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1839 %add_ln120_42 = add i13 %zext_ln120_162, i13 %zext_ln120_85

]]></Node>
<StgValue><ssdm name="add_ln120_42"/></StgValue>
</operation>

<operation id="2378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="16" op_0_bw="13">
<![CDATA[
entry:1840 %zext_ln113_42 = zext i13 %add_ln120_42

]]></Node>
<StgValue><ssdm name="zext_ln113_42"/></StgValue>
</operation>

<operation id="2379" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="16" op_0_bw="10">
<![CDATA[
entry:1868 %exp_table_load_43 = load i10 %exp_table_addr_43

]]></Node>
<StgValue><ssdm name="exp_table_load_43"/></StgValue>
</operation>

<operation id="2380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1869 %tmp_732 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_43, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_732"/></StgValue>
</operation>

<operation id="2381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="13" op_0_bw="12">
<![CDATA[
entry:1870 %zext_ln120_163 = zext i12 %tmp_732

]]></Node>
<StgValue><ssdm name="zext_ln120_163"/></StgValue>
</operation>

<operation id="2382" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1871 %tmp_3546 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_43, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3546"/></StgValue>
</operation>

<operation id="2383" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1872 %tmp_3547 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_43, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3547"/></StgValue>
</operation>

<operation id="2384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="3" op_0_bw="16">
<![CDATA[
entry:1873 %trunc_ln120_43 = trunc i16 %exp_table_load_43

]]></Node>
<StgValue><ssdm name="trunc_ln120_43"/></StgValue>
</operation>

<operation id="2385" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1874 %icmp_ln120_43 = icmp_ne  i3 %trunc_ln120_43, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_43"/></StgValue>
</operation>

<operation id="2386" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1875 %or_ln120_43 = or i1 %tmp_3546, i1 %icmp_ln120_43

]]></Node>
<StgValue><ssdm name="or_ln120_43"/></StgValue>
</operation>

<operation id="2387" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1876 %and_ln120_43 = and i1 %or_ln120_43, i1 %tmp_3547

]]></Node>
<StgValue><ssdm name="and_ln120_43"/></StgValue>
</operation>

<operation id="2388" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="13" op_0_bw="1">
<![CDATA[
entry:1877 %zext_ln120_87 = zext i1 %and_ln120_43

]]></Node>
<StgValue><ssdm name="zext_ln120_87"/></StgValue>
</operation>

<operation id="2389" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1878 %add_ln120_43 = add i13 %zext_ln120_163, i13 %zext_ln120_87

]]></Node>
<StgValue><ssdm name="add_ln120_43"/></StgValue>
</operation>

<operation id="2390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="16" op_0_bw="13">
<![CDATA[
entry:1879 %zext_ln113_43 = zext i13 %add_ln120_43

]]></Node>
<StgValue><ssdm name="zext_ln113_43"/></StgValue>
</operation>

<operation id="2391" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="16" op_0_bw="10">
<![CDATA[
entry:1909 %exp_table_load_44 = load i10 %exp_table_addr_44

]]></Node>
<StgValue><ssdm name="exp_table_load_44"/></StgValue>
</operation>

<operation id="2392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1910 %tmp_733 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_44, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_733"/></StgValue>
</operation>

<operation id="2393" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="13" op_0_bw="12">
<![CDATA[
entry:1911 %zext_ln120_164 = zext i12 %tmp_733

]]></Node>
<StgValue><ssdm name="zext_ln120_164"/></StgValue>
</operation>

<operation id="2394" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1912 %tmp_3552 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_44, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3552"/></StgValue>
</operation>

<operation id="2395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1913 %tmp_3553 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_44, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3553"/></StgValue>
</operation>

<operation id="2396" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="3" op_0_bw="16">
<![CDATA[
entry:1914 %trunc_ln120_44 = trunc i16 %exp_table_load_44

]]></Node>
<StgValue><ssdm name="trunc_ln120_44"/></StgValue>
</operation>

<operation id="2397" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1915 %icmp_ln120_44 = icmp_ne  i3 %trunc_ln120_44, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_44"/></StgValue>
</operation>

<operation id="2398" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1916 %or_ln120_44 = or i1 %tmp_3552, i1 %icmp_ln120_44

]]></Node>
<StgValue><ssdm name="or_ln120_44"/></StgValue>
</operation>

<operation id="2399" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1917 %and_ln120_44 = and i1 %or_ln120_44, i1 %tmp_3553

]]></Node>
<StgValue><ssdm name="and_ln120_44"/></StgValue>
</operation>

<operation id="2400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="13" op_0_bw="1">
<![CDATA[
entry:1918 %zext_ln120_89 = zext i1 %and_ln120_44

]]></Node>
<StgValue><ssdm name="zext_ln120_89"/></StgValue>
</operation>

<operation id="2401" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1919 %add_ln120_44 = add i13 %zext_ln120_164, i13 %zext_ln120_89

]]></Node>
<StgValue><ssdm name="add_ln120_44"/></StgValue>
</operation>

<operation id="2402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="16" op_0_bw="13">
<![CDATA[
entry:1920 %zext_ln113_44 = zext i13 %add_ln120_44

]]></Node>
<StgValue><ssdm name="zext_ln113_44"/></StgValue>
</operation>

<operation id="2403" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="16" op_0_bw="10">
<![CDATA[
entry:1949 %exp_table_load_45 = load i10 %exp_table_addr_45

]]></Node>
<StgValue><ssdm name="exp_table_load_45"/></StgValue>
</operation>

<operation id="2404" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1950 %tmp_734 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_45, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_734"/></StgValue>
</operation>

<operation id="2405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="13" op_0_bw="12">
<![CDATA[
entry:1951 %zext_ln120_165 = zext i12 %tmp_734

]]></Node>
<StgValue><ssdm name="zext_ln120_165"/></StgValue>
</operation>

<operation id="2406" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1952 %tmp_3558 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_45, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3558"/></StgValue>
</operation>

<operation id="2407" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1953 %tmp_3559 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_45, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3559"/></StgValue>
</operation>

<operation id="2408" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="3" op_0_bw="16">
<![CDATA[
entry:1954 %trunc_ln120_45 = trunc i16 %exp_table_load_45

]]></Node>
<StgValue><ssdm name="trunc_ln120_45"/></StgValue>
</operation>

<operation id="2409" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1955 %icmp_ln120_45 = icmp_ne  i3 %trunc_ln120_45, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_45"/></StgValue>
</operation>

<operation id="2410" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1956 %or_ln120_45 = or i1 %tmp_3558, i1 %icmp_ln120_45

]]></Node>
<StgValue><ssdm name="or_ln120_45"/></StgValue>
</operation>

<operation id="2411" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1957 %and_ln120_45 = and i1 %or_ln120_45, i1 %tmp_3559

]]></Node>
<StgValue><ssdm name="and_ln120_45"/></StgValue>
</operation>

<operation id="2412" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="13" op_0_bw="1">
<![CDATA[
entry:1958 %zext_ln120_91 = zext i1 %and_ln120_45

]]></Node>
<StgValue><ssdm name="zext_ln120_91"/></StgValue>
</operation>

<operation id="2413" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1959 %add_ln120_45 = add i13 %zext_ln120_165, i13 %zext_ln120_91

]]></Node>
<StgValue><ssdm name="add_ln120_45"/></StgValue>
</operation>

<operation id="2414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="16" op_0_bw="13">
<![CDATA[
entry:1960 %zext_ln113_45 = zext i13 %add_ln120_45

]]></Node>
<StgValue><ssdm name="zext_ln113_45"/></StgValue>
</operation>

<operation id="2415" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="16" op_0_bw="10">
<![CDATA[
entry:1989 %exp_table_load_46 = load i10 %exp_table_addr_46

]]></Node>
<StgValue><ssdm name="exp_table_load_46"/></StgValue>
</operation>

<operation id="2416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:1990 %tmp_735 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_46, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_735"/></StgValue>
</operation>

<operation id="2417" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="13" op_0_bw="12">
<![CDATA[
entry:1991 %zext_ln120_166 = zext i12 %tmp_735

]]></Node>
<StgValue><ssdm name="zext_ln120_166"/></StgValue>
</operation>

<operation id="2418" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1992 %tmp_3564 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_46, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3564"/></StgValue>
</operation>

<operation id="2419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1993 %tmp_3565 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_46, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3565"/></StgValue>
</operation>

<operation id="2420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="3" op_0_bw="16">
<![CDATA[
entry:1994 %trunc_ln120_46 = trunc i16 %exp_table_load_46

]]></Node>
<StgValue><ssdm name="trunc_ln120_46"/></StgValue>
</operation>

<operation id="2421" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1995 %icmp_ln120_46 = icmp_ne  i3 %trunc_ln120_46, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_46"/></StgValue>
</operation>

<operation id="2422" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1996 %or_ln120_46 = or i1 %tmp_3564, i1 %icmp_ln120_46

]]></Node>
<StgValue><ssdm name="or_ln120_46"/></StgValue>
</operation>

<operation id="2423" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1997 %and_ln120_46 = and i1 %or_ln120_46, i1 %tmp_3565

]]></Node>
<StgValue><ssdm name="and_ln120_46"/></StgValue>
</operation>

<operation id="2424" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="13" op_0_bw="1">
<![CDATA[
entry:1998 %zext_ln120_93 = zext i1 %and_ln120_46

]]></Node>
<StgValue><ssdm name="zext_ln120_93"/></StgValue>
</operation>

<operation id="2425" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1999 %add_ln120_46 = add i13 %zext_ln120_166, i13 %zext_ln120_93

]]></Node>
<StgValue><ssdm name="add_ln120_46"/></StgValue>
</operation>

<operation id="2426" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="16" op_0_bw="13">
<![CDATA[
entry:2000 %zext_ln113_46 = zext i13 %add_ln120_46

]]></Node>
<StgValue><ssdm name="zext_ln113_46"/></StgValue>
</operation>

<operation id="2427" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="16" op_0_bw="10">
<![CDATA[
entry:2028 %exp_table_load_47 = load i10 %exp_table_addr_47

]]></Node>
<StgValue><ssdm name="exp_table_load_47"/></StgValue>
</operation>

<operation id="2428" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2029 %tmp_736 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_47, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_736"/></StgValue>
</operation>

<operation id="2429" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="13" op_0_bw="12">
<![CDATA[
entry:2030 %zext_ln120_167 = zext i12 %tmp_736

]]></Node>
<StgValue><ssdm name="zext_ln120_167"/></StgValue>
</operation>

<operation id="2430" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2031 %tmp_3570 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_47, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3570"/></StgValue>
</operation>

<operation id="2431" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2032 %tmp_3571 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_47, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3571"/></StgValue>
</operation>

<operation id="2432" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="3" op_0_bw="16">
<![CDATA[
entry:2033 %trunc_ln120_47 = trunc i16 %exp_table_load_47

]]></Node>
<StgValue><ssdm name="trunc_ln120_47"/></StgValue>
</operation>

<operation id="2433" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:2034 %icmp_ln120_47 = icmp_ne  i3 %trunc_ln120_47, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_47"/></StgValue>
</operation>

<operation id="2434" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2035 %or_ln120_47 = or i1 %tmp_3570, i1 %icmp_ln120_47

]]></Node>
<StgValue><ssdm name="or_ln120_47"/></StgValue>
</operation>

<operation id="2435" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2036 %and_ln120_47 = and i1 %or_ln120_47, i1 %tmp_3571

]]></Node>
<StgValue><ssdm name="and_ln120_47"/></StgValue>
</operation>

<operation id="2436" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="13" op_0_bw="1">
<![CDATA[
entry:2037 %zext_ln120_95 = zext i1 %and_ln120_47

]]></Node>
<StgValue><ssdm name="zext_ln120_95"/></StgValue>
</operation>

<operation id="2437" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:2038 %add_ln120_47 = add i13 %zext_ln120_167, i13 %zext_ln120_95

]]></Node>
<StgValue><ssdm name="add_ln120_47"/></StgValue>
</operation>

<operation id="2438" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="16" op_0_bw="13">
<![CDATA[
entry:2039 %zext_ln113_47 = zext i13 %add_ln120_47

]]></Node>
<StgValue><ssdm name="zext_ln113_47"/></StgValue>
</operation>

<operation id="2439" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="16" op_0_bw="10">
<![CDATA[
entry:2069 %exp_table_load_48 = load i10 %exp_table_addr_48

]]></Node>
<StgValue><ssdm name="exp_table_load_48"/></StgValue>
</operation>

<operation id="2440" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2070 %tmp_737 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_48, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_737"/></StgValue>
</operation>

<operation id="2441" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="13" op_0_bw="12">
<![CDATA[
entry:2071 %zext_ln120_168 = zext i12 %tmp_737

]]></Node>
<StgValue><ssdm name="zext_ln120_168"/></StgValue>
</operation>

<operation id="2442" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2072 %tmp_3576 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_48, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3576"/></StgValue>
</operation>

<operation id="2443" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2073 %tmp_3577 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_48, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3577"/></StgValue>
</operation>

<operation id="2444" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="3" op_0_bw="16">
<![CDATA[
entry:2074 %trunc_ln120_48 = trunc i16 %exp_table_load_48

]]></Node>
<StgValue><ssdm name="trunc_ln120_48"/></StgValue>
</operation>

<operation id="2445" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:2075 %icmp_ln120_48 = icmp_ne  i3 %trunc_ln120_48, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_48"/></StgValue>
</operation>

<operation id="2446" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2076 %or_ln120_48 = or i1 %tmp_3576, i1 %icmp_ln120_48

]]></Node>
<StgValue><ssdm name="or_ln120_48"/></StgValue>
</operation>

<operation id="2447" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2077 %and_ln120_48 = and i1 %or_ln120_48, i1 %tmp_3577

]]></Node>
<StgValue><ssdm name="and_ln120_48"/></StgValue>
</operation>

<operation id="2448" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="13" op_0_bw="1">
<![CDATA[
entry:2078 %zext_ln120_97 = zext i1 %and_ln120_48

]]></Node>
<StgValue><ssdm name="zext_ln120_97"/></StgValue>
</operation>

<operation id="2449" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:2079 %add_ln120_48 = add i13 %zext_ln120_168, i13 %zext_ln120_97

]]></Node>
<StgValue><ssdm name="add_ln120_48"/></StgValue>
</operation>

<operation id="2450" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="16" op_0_bw="13">
<![CDATA[
entry:2080 %zext_ln113_48 = zext i13 %add_ln120_48

]]></Node>
<StgValue><ssdm name="zext_ln113_48"/></StgValue>
</operation>

<operation id="2451" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="16" op_0_bw="10">
<![CDATA[
entry:2109 %exp_table_load_49 = load i10 %exp_table_addr_49

]]></Node>
<StgValue><ssdm name="exp_table_load_49"/></StgValue>
</operation>

<operation id="2452" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2110 %tmp_738 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_49, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_738"/></StgValue>
</operation>

<operation id="2453" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="13" op_0_bw="12">
<![CDATA[
entry:2111 %zext_ln120_169 = zext i12 %tmp_738

]]></Node>
<StgValue><ssdm name="zext_ln120_169"/></StgValue>
</operation>

<operation id="2454" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2112 %tmp_3582 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_49, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3582"/></StgValue>
</operation>

<operation id="2455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2113 %tmp_3583 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_49, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3583"/></StgValue>
</operation>

<operation id="2456" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="3" op_0_bw="16">
<![CDATA[
entry:2114 %trunc_ln120_49 = trunc i16 %exp_table_load_49

]]></Node>
<StgValue><ssdm name="trunc_ln120_49"/></StgValue>
</operation>

<operation id="2457" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:2115 %icmp_ln120_49 = icmp_ne  i3 %trunc_ln120_49, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_49"/></StgValue>
</operation>

<operation id="2458" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2116 %or_ln120_49 = or i1 %tmp_3582, i1 %icmp_ln120_49

]]></Node>
<StgValue><ssdm name="or_ln120_49"/></StgValue>
</operation>

<operation id="2459" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2117 %and_ln120_49 = and i1 %or_ln120_49, i1 %tmp_3583

]]></Node>
<StgValue><ssdm name="and_ln120_49"/></StgValue>
</operation>

<operation id="2460" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="13" op_0_bw="1">
<![CDATA[
entry:2118 %zext_ln120_99 = zext i1 %and_ln120_49

]]></Node>
<StgValue><ssdm name="zext_ln120_99"/></StgValue>
</operation>

<operation id="2461" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:2119 %add_ln120_49 = add i13 %zext_ln120_169, i13 %zext_ln120_99

]]></Node>
<StgValue><ssdm name="add_ln120_49"/></StgValue>
</operation>

<operation id="2462" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="16" op_0_bw="13">
<![CDATA[
entry:2120 %zext_ln113_49 = zext i13 %add_ln120_49

]]></Node>
<StgValue><ssdm name="zext_ln113_49"/></StgValue>
</operation>

<operation id="2463" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="16" op_0_bw="10">
<![CDATA[
entry:2149 %exp_table_load_50 = load i10 %exp_table_addr_50

]]></Node>
<StgValue><ssdm name="exp_table_load_50"/></StgValue>
</operation>

<operation id="2464" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2150 %tmp_739 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_50, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_739"/></StgValue>
</operation>

<operation id="2465" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="13" op_0_bw="12">
<![CDATA[
entry:2151 %zext_ln120_170 = zext i12 %tmp_739

]]></Node>
<StgValue><ssdm name="zext_ln120_170"/></StgValue>
</operation>

<operation id="2466" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2152 %tmp_3588 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_50, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3588"/></StgValue>
</operation>

<operation id="2467" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2153 %tmp_3589 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_50, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3589"/></StgValue>
</operation>

<operation id="2468" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="3" op_0_bw="16">
<![CDATA[
entry:2154 %trunc_ln120_50 = trunc i16 %exp_table_load_50

]]></Node>
<StgValue><ssdm name="trunc_ln120_50"/></StgValue>
</operation>

<operation id="2469" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:2155 %icmp_ln120_50 = icmp_ne  i3 %trunc_ln120_50, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_50"/></StgValue>
</operation>

<operation id="2470" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2156 %or_ln120_50 = or i1 %tmp_3588, i1 %icmp_ln120_50

]]></Node>
<StgValue><ssdm name="or_ln120_50"/></StgValue>
</operation>

<operation id="2471" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2157 %and_ln120_50 = and i1 %or_ln120_50, i1 %tmp_3589

]]></Node>
<StgValue><ssdm name="and_ln120_50"/></StgValue>
</operation>

<operation id="2472" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="13" op_0_bw="1">
<![CDATA[
entry:2158 %zext_ln120_101 = zext i1 %and_ln120_50

]]></Node>
<StgValue><ssdm name="zext_ln120_101"/></StgValue>
</operation>

<operation id="2473" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:2159 %add_ln120_50 = add i13 %zext_ln120_170, i13 %zext_ln120_101

]]></Node>
<StgValue><ssdm name="add_ln120_50"/></StgValue>
</operation>

<operation id="2474" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="16" op_0_bw="13">
<![CDATA[
entry:2160 %zext_ln113_50 = zext i13 %add_ln120_50

]]></Node>
<StgValue><ssdm name="zext_ln113_50"/></StgValue>
</operation>

<operation id="2475" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="16" op_0_bw="10">
<![CDATA[
entry:2188 %exp_table_load_51 = load i10 %exp_table_addr_51

]]></Node>
<StgValue><ssdm name="exp_table_load_51"/></StgValue>
</operation>

<operation id="2476" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2189 %tmp_740 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_51, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_740"/></StgValue>
</operation>

<operation id="2477" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="13" op_0_bw="12">
<![CDATA[
entry:2190 %zext_ln120_171 = zext i12 %tmp_740

]]></Node>
<StgValue><ssdm name="zext_ln120_171"/></StgValue>
</operation>

<operation id="2478" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2191 %tmp_3594 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_51, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3594"/></StgValue>
</operation>

<operation id="2479" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2192 %tmp_3595 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_51, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3595"/></StgValue>
</operation>

<operation id="2480" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="3" op_0_bw="16">
<![CDATA[
entry:2193 %trunc_ln120_51 = trunc i16 %exp_table_load_51

]]></Node>
<StgValue><ssdm name="trunc_ln120_51"/></StgValue>
</operation>

<operation id="2481" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:2194 %icmp_ln120_51 = icmp_ne  i3 %trunc_ln120_51, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_51"/></StgValue>
</operation>

<operation id="2482" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2195 %or_ln120_51 = or i1 %tmp_3594, i1 %icmp_ln120_51

]]></Node>
<StgValue><ssdm name="or_ln120_51"/></StgValue>
</operation>

<operation id="2483" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2196 %and_ln120_51 = and i1 %or_ln120_51, i1 %tmp_3595

]]></Node>
<StgValue><ssdm name="and_ln120_51"/></StgValue>
</operation>

<operation id="2484" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="13" op_0_bw="1">
<![CDATA[
entry:2197 %zext_ln120_103 = zext i1 %and_ln120_51

]]></Node>
<StgValue><ssdm name="zext_ln120_103"/></StgValue>
</operation>

<operation id="2485" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:2198 %add_ln120_51 = add i13 %zext_ln120_171, i13 %zext_ln120_103

]]></Node>
<StgValue><ssdm name="add_ln120_51"/></StgValue>
</operation>

<operation id="2486" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="16" op_0_bw="13">
<![CDATA[
entry:2199 %zext_ln113_51 = zext i13 %add_ln120_51

]]></Node>
<StgValue><ssdm name="zext_ln113_51"/></StgValue>
</operation>

<operation id="2487" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="16" op_0_bw="10">
<![CDATA[
entry:2229 %exp_table_load_52 = load i10 %exp_table_addr_52

]]></Node>
<StgValue><ssdm name="exp_table_load_52"/></StgValue>
</operation>

<operation id="2488" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2230 %tmp_741 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_52, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_741"/></StgValue>
</operation>

<operation id="2489" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="13" op_0_bw="12">
<![CDATA[
entry:2231 %zext_ln120_172 = zext i12 %tmp_741

]]></Node>
<StgValue><ssdm name="zext_ln120_172"/></StgValue>
</operation>

<operation id="2490" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2232 %tmp_3600 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_52, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3600"/></StgValue>
</operation>

<operation id="2491" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2233 %tmp_3601 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_52, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3601"/></StgValue>
</operation>

<operation id="2492" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="3" op_0_bw="16">
<![CDATA[
entry:2234 %trunc_ln120_52 = trunc i16 %exp_table_load_52

]]></Node>
<StgValue><ssdm name="trunc_ln120_52"/></StgValue>
</operation>

<operation id="2493" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:2235 %icmp_ln120_52 = icmp_ne  i3 %trunc_ln120_52, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_52"/></StgValue>
</operation>

<operation id="2494" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2236 %or_ln120_52 = or i1 %tmp_3600, i1 %icmp_ln120_52

]]></Node>
<StgValue><ssdm name="or_ln120_52"/></StgValue>
</operation>

<operation id="2495" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2237 %and_ln120_52 = and i1 %or_ln120_52, i1 %tmp_3601

]]></Node>
<StgValue><ssdm name="and_ln120_52"/></StgValue>
</operation>

<operation id="2496" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="13" op_0_bw="1">
<![CDATA[
entry:2238 %zext_ln120_105 = zext i1 %and_ln120_52

]]></Node>
<StgValue><ssdm name="zext_ln120_105"/></StgValue>
</operation>

<operation id="2497" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:2239 %add_ln120_52 = add i13 %zext_ln120_172, i13 %zext_ln120_105

]]></Node>
<StgValue><ssdm name="add_ln120_52"/></StgValue>
</operation>

<operation id="2498" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="16" op_0_bw="13">
<![CDATA[
entry:2240 %zext_ln113_52 = zext i13 %add_ln120_52

]]></Node>
<StgValue><ssdm name="zext_ln113_52"/></StgValue>
</operation>

<operation id="2499" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="16" op_0_bw="10">
<![CDATA[
entry:2269 %exp_table_load_53 = load i10 %exp_table_addr_53

]]></Node>
<StgValue><ssdm name="exp_table_load_53"/></StgValue>
</operation>

<operation id="2500" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2270 %tmp_742 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_53, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_742"/></StgValue>
</operation>

<operation id="2501" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="13" op_0_bw="12">
<![CDATA[
entry:2271 %zext_ln120_173 = zext i12 %tmp_742

]]></Node>
<StgValue><ssdm name="zext_ln120_173"/></StgValue>
</operation>

<operation id="2502" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2272 %tmp_3606 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_53, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3606"/></StgValue>
</operation>

<operation id="2503" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2273 %tmp_3607 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_53, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3607"/></StgValue>
</operation>

<operation id="2504" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="3" op_0_bw="16">
<![CDATA[
entry:2274 %trunc_ln120_53 = trunc i16 %exp_table_load_53

]]></Node>
<StgValue><ssdm name="trunc_ln120_53"/></StgValue>
</operation>

<operation id="2505" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:2275 %icmp_ln120_53 = icmp_ne  i3 %trunc_ln120_53, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_53"/></StgValue>
</operation>

<operation id="2506" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2276 %or_ln120_53 = or i1 %tmp_3606, i1 %icmp_ln120_53

]]></Node>
<StgValue><ssdm name="or_ln120_53"/></StgValue>
</operation>

<operation id="2507" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2277 %and_ln120_53 = and i1 %or_ln120_53, i1 %tmp_3607

]]></Node>
<StgValue><ssdm name="and_ln120_53"/></StgValue>
</operation>

<operation id="2508" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="13" op_0_bw="1">
<![CDATA[
entry:2278 %zext_ln120_107 = zext i1 %and_ln120_53

]]></Node>
<StgValue><ssdm name="zext_ln120_107"/></StgValue>
</operation>

<operation id="2509" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:2279 %add_ln120_53 = add i13 %zext_ln120_173, i13 %zext_ln120_107

]]></Node>
<StgValue><ssdm name="add_ln120_53"/></StgValue>
</operation>

<operation id="2510" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="16" op_0_bw="13">
<![CDATA[
entry:2280 %zext_ln113_53 = zext i13 %add_ln120_53

]]></Node>
<StgValue><ssdm name="zext_ln113_53"/></StgValue>
</operation>

<operation id="2511" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="16" op_0_bw="10">
<![CDATA[
entry:2309 %exp_table_load_54 = load i10 %exp_table_addr_54

]]></Node>
<StgValue><ssdm name="exp_table_load_54"/></StgValue>
</operation>

<operation id="2512" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2310 %tmp_743 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_54, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_743"/></StgValue>
</operation>

<operation id="2513" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="13" op_0_bw="12">
<![CDATA[
entry:2311 %zext_ln120_174 = zext i12 %tmp_743

]]></Node>
<StgValue><ssdm name="zext_ln120_174"/></StgValue>
</operation>

<operation id="2514" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2312 %tmp_3612 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_54, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3612"/></StgValue>
</operation>

<operation id="2515" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2313 %tmp_3613 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_54, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3613"/></StgValue>
</operation>

<operation id="2516" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="3" op_0_bw="16">
<![CDATA[
entry:2314 %trunc_ln120_54 = trunc i16 %exp_table_load_54

]]></Node>
<StgValue><ssdm name="trunc_ln120_54"/></StgValue>
</operation>

<operation id="2517" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:2315 %icmp_ln120_54 = icmp_ne  i3 %trunc_ln120_54, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_54"/></StgValue>
</operation>

<operation id="2518" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2316 %or_ln120_54 = or i1 %tmp_3612, i1 %icmp_ln120_54

]]></Node>
<StgValue><ssdm name="or_ln120_54"/></StgValue>
</operation>

<operation id="2519" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2317 %and_ln120_54 = and i1 %or_ln120_54, i1 %tmp_3613

]]></Node>
<StgValue><ssdm name="and_ln120_54"/></StgValue>
</operation>

<operation id="2520" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="13" op_0_bw="1">
<![CDATA[
entry:2318 %zext_ln120_109 = zext i1 %and_ln120_54

]]></Node>
<StgValue><ssdm name="zext_ln120_109"/></StgValue>
</operation>

<operation id="2521" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:2319 %add_ln120_54 = add i13 %zext_ln120_174, i13 %zext_ln120_109

]]></Node>
<StgValue><ssdm name="add_ln120_54"/></StgValue>
</operation>

<operation id="2522" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="16" op_0_bw="13">
<![CDATA[
entry:2320 %zext_ln113_54 = zext i13 %add_ln120_54

]]></Node>
<StgValue><ssdm name="zext_ln113_54"/></StgValue>
</operation>

<operation id="2523" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="16" op_0_bw="10">
<![CDATA[
entry:2348 %exp_table_load_55 = load i10 %exp_table_addr_55

]]></Node>
<StgValue><ssdm name="exp_table_load_55"/></StgValue>
</operation>

<operation id="2524" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2349 %tmp_744 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_55, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_744"/></StgValue>
</operation>

<operation id="2525" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="13" op_0_bw="12">
<![CDATA[
entry:2350 %zext_ln120_175 = zext i12 %tmp_744

]]></Node>
<StgValue><ssdm name="zext_ln120_175"/></StgValue>
</operation>

<operation id="2526" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2351 %tmp_3618 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_55, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3618"/></StgValue>
</operation>

<operation id="2527" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2352 %tmp_3619 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_55, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3619"/></StgValue>
</operation>

<operation id="2528" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="3" op_0_bw="16">
<![CDATA[
entry:2353 %trunc_ln120_55 = trunc i16 %exp_table_load_55

]]></Node>
<StgValue><ssdm name="trunc_ln120_55"/></StgValue>
</operation>

<operation id="2529" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:2354 %icmp_ln120_55 = icmp_ne  i3 %trunc_ln120_55, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_55"/></StgValue>
</operation>

<operation id="2530" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2355 %or_ln120_55 = or i1 %tmp_3618, i1 %icmp_ln120_55

]]></Node>
<StgValue><ssdm name="or_ln120_55"/></StgValue>
</operation>

<operation id="2531" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2356 %and_ln120_55 = and i1 %or_ln120_55, i1 %tmp_3619

]]></Node>
<StgValue><ssdm name="and_ln120_55"/></StgValue>
</operation>

<operation id="2532" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="13" op_0_bw="1">
<![CDATA[
entry:2357 %zext_ln120_111 = zext i1 %and_ln120_55

]]></Node>
<StgValue><ssdm name="zext_ln120_111"/></StgValue>
</operation>

<operation id="2533" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:2358 %add_ln120_55 = add i13 %zext_ln120_175, i13 %zext_ln120_111

]]></Node>
<StgValue><ssdm name="add_ln120_55"/></StgValue>
</operation>

<operation id="2534" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="16" op_0_bw="13">
<![CDATA[
entry:2359 %zext_ln113_55 = zext i13 %add_ln120_55

]]></Node>
<StgValue><ssdm name="zext_ln113_55"/></StgValue>
</operation>

<operation id="2535" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="16" op_0_bw="10">
<![CDATA[
entry:2389 %exp_table_load_56 = load i10 %exp_table_addr_56

]]></Node>
<StgValue><ssdm name="exp_table_load_56"/></StgValue>
</operation>

<operation id="2536" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2390 %tmp_745 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_56, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_745"/></StgValue>
</operation>

<operation id="2537" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="13" op_0_bw="12">
<![CDATA[
entry:2391 %zext_ln120_176 = zext i12 %tmp_745

]]></Node>
<StgValue><ssdm name="zext_ln120_176"/></StgValue>
</operation>

<operation id="2538" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2392 %tmp_3624 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_56, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3624"/></StgValue>
</operation>

<operation id="2539" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2393 %tmp_3625 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_56, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3625"/></StgValue>
</operation>

<operation id="2540" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="3" op_0_bw="16">
<![CDATA[
entry:2394 %trunc_ln120_56 = trunc i16 %exp_table_load_56

]]></Node>
<StgValue><ssdm name="trunc_ln120_56"/></StgValue>
</operation>

<operation id="2541" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:2395 %icmp_ln120_56 = icmp_ne  i3 %trunc_ln120_56, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_56"/></StgValue>
</operation>

<operation id="2542" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2396 %or_ln120_56 = or i1 %tmp_3624, i1 %icmp_ln120_56

]]></Node>
<StgValue><ssdm name="or_ln120_56"/></StgValue>
</operation>

<operation id="2543" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2397 %and_ln120_56 = and i1 %or_ln120_56, i1 %tmp_3625

]]></Node>
<StgValue><ssdm name="and_ln120_56"/></StgValue>
</operation>

<operation id="2544" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="13" op_0_bw="1">
<![CDATA[
entry:2398 %zext_ln120_113 = zext i1 %and_ln120_56

]]></Node>
<StgValue><ssdm name="zext_ln120_113"/></StgValue>
</operation>

<operation id="2545" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:2399 %add_ln120_56 = add i13 %zext_ln120_176, i13 %zext_ln120_113

]]></Node>
<StgValue><ssdm name="add_ln120_56"/></StgValue>
</operation>

<operation id="2546" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="16" op_0_bw="13">
<![CDATA[
entry:2400 %zext_ln113_56 = zext i13 %add_ln120_56

]]></Node>
<StgValue><ssdm name="zext_ln113_56"/></StgValue>
</operation>

<operation id="2547" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="16" op_0_bw="10">
<![CDATA[
entry:2429 %exp_table_load_57 = load i10 %exp_table_addr_57

]]></Node>
<StgValue><ssdm name="exp_table_load_57"/></StgValue>
</operation>

<operation id="2548" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2430 %tmp_746 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_57, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_746"/></StgValue>
</operation>

<operation id="2549" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="13" op_0_bw="12">
<![CDATA[
entry:2431 %zext_ln120_177 = zext i12 %tmp_746

]]></Node>
<StgValue><ssdm name="zext_ln120_177"/></StgValue>
</operation>

<operation id="2550" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2432 %tmp_3630 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_57, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3630"/></StgValue>
</operation>

<operation id="2551" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2433 %tmp_3631 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_57, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3631"/></StgValue>
</operation>

<operation id="2552" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="3" op_0_bw="16">
<![CDATA[
entry:2434 %trunc_ln120_57 = trunc i16 %exp_table_load_57

]]></Node>
<StgValue><ssdm name="trunc_ln120_57"/></StgValue>
</operation>

<operation id="2553" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:2435 %icmp_ln120_57 = icmp_ne  i3 %trunc_ln120_57, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_57"/></StgValue>
</operation>

<operation id="2554" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2436 %or_ln120_57 = or i1 %tmp_3630, i1 %icmp_ln120_57

]]></Node>
<StgValue><ssdm name="or_ln120_57"/></StgValue>
</operation>

<operation id="2555" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2437 %and_ln120_57 = and i1 %or_ln120_57, i1 %tmp_3631

]]></Node>
<StgValue><ssdm name="and_ln120_57"/></StgValue>
</operation>

<operation id="2556" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="13" op_0_bw="1">
<![CDATA[
entry:2438 %zext_ln120_115 = zext i1 %and_ln120_57

]]></Node>
<StgValue><ssdm name="zext_ln120_115"/></StgValue>
</operation>

<operation id="2557" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:2439 %add_ln120_57 = add i13 %zext_ln120_177, i13 %zext_ln120_115

]]></Node>
<StgValue><ssdm name="add_ln120_57"/></StgValue>
</operation>

<operation id="2558" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="16" op_0_bw="13">
<![CDATA[
entry:2440 %zext_ln113_57 = zext i13 %add_ln120_57

]]></Node>
<StgValue><ssdm name="zext_ln113_57"/></StgValue>
</operation>

<operation id="2559" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="16" op_0_bw="10">
<![CDATA[
entry:2469 %exp_table_load_58 = load i10 %exp_table_addr_58

]]></Node>
<StgValue><ssdm name="exp_table_load_58"/></StgValue>
</operation>

<operation id="2560" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2470 %tmp_747 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_58, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_747"/></StgValue>
</operation>

<operation id="2561" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="13" op_0_bw="12">
<![CDATA[
entry:2471 %zext_ln120_178 = zext i12 %tmp_747

]]></Node>
<StgValue><ssdm name="zext_ln120_178"/></StgValue>
</operation>

<operation id="2562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2472 %tmp_3636 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_58, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3636"/></StgValue>
</operation>

<operation id="2563" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2473 %tmp_3637 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_58, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3637"/></StgValue>
</operation>

<operation id="2564" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="3" op_0_bw="16">
<![CDATA[
entry:2474 %trunc_ln120_58 = trunc i16 %exp_table_load_58

]]></Node>
<StgValue><ssdm name="trunc_ln120_58"/></StgValue>
</operation>

<operation id="2565" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:2475 %icmp_ln120_58 = icmp_ne  i3 %trunc_ln120_58, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_58"/></StgValue>
</operation>

<operation id="2566" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2476 %or_ln120_58 = or i1 %tmp_3636, i1 %icmp_ln120_58

]]></Node>
<StgValue><ssdm name="or_ln120_58"/></StgValue>
</operation>

<operation id="2567" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2477 %and_ln120_58 = and i1 %or_ln120_58, i1 %tmp_3637

]]></Node>
<StgValue><ssdm name="and_ln120_58"/></StgValue>
</operation>

<operation id="2568" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="13" op_0_bw="1">
<![CDATA[
entry:2478 %zext_ln120_117 = zext i1 %and_ln120_58

]]></Node>
<StgValue><ssdm name="zext_ln120_117"/></StgValue>
</operation>

<operation id="2569" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:2479 %add_ln120_58 = add i13 %zext_ln120_178, i13 %zext_ln120_117

]]></Node>
<StgValue><ssdm name="add_ln120_58"/></StgValue>
</operation>

<operation id="2570" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="16" op_0_bw="13">
<![CDATA[
entry:2480 %zext_ln113_58 = zext i13 %add_ln120_58

]]></Node>
<StgValue><ssdm name="zext_ln113_58"/></StgValue>
</operation>

<operation id="2571" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="16" op_0_bw="10">
<![CDATA[
entry:2508 %exp_table_load_59 = load i10 %exp_table_addr_59

]]></Node>
<StgValue><ssdm name="exp_table_load_59"/></StgValue>
</operation>

<operation id="2572" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2509 %tmp_748 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %exp_table_load_59, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_748"/></StgValue>
</operation>

<operation id="2573" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="13" op_0_bw="12">
<![CDATA[
entry:2510 %zext_ln120_179 = zext i12 %tmp_748

]]></Node>
<StgValue><ssdm name="zext_ln120_179"/></StgValue>
</operation>

<operation id="2574" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2511 %tmp_3642 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_59, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3642"/></StgValue>
</operation>

<operation id="2575" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:2512 %tmp_3643 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_59, i32 3

]]></Node>
<StgValue><ssdm name="tmp_3643"/></StgValue>
</operation>

<operation id="2576" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="3" op_0_bw="16">
<![CDATA[
entry:2513 %trunc_ln120_59 = trunc i16 %exp_table_load_59

]]></Node>
<StgValue><ssdm name="trunc_ln120_59"/></StgValue>
</operation>

<operation id="2577" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:2514 %icmp_ln120_59 = icmp_ne  i3 %trunc_ln120_59, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_59"/></StgValue>
</operation>

<operation id="2578" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2515 %or_ln120_59 = or i1 %tmp_3642, i1 %icmp_ln120_59

]]></Node>
<StgValue><ssdm name="or_ln120_59"/></StgValue>
</operation>

<operation id="2579" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2516 %and_ln120_59 = and i1 %or_ln120_59, i1 %tmp_3643

]]></Node>
<StgValue><ssdm name="and_ln120_59"/></StgValue>
</operation>

<operation id="2580" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="13" op_0_bw="1">
<![CDATA[
entry:2517 %zext_ln120_119 = zext i1 %and_ln120_59

]]></Node>
<StgValue><ssdm name="zext_ln120_119"/></StgValue>
</operation>

<operation id="2581" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:2518 %add_ln120_59 = add i13 %zext_ln120_179, i13 %zext_ln120_119

]]></Node>
<StgValue><ssdm name="add_ln120_59"/></StgValue>
</operation>

<operation id="2582" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="16" op_0_bw="13">
<![CDATA[
entry:2519 %zext_ln124 = zext i13 %add_ln120_59

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="2583" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2520 %mrv = insertvalue i960 <undef>, i16 %zext_ln113

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="2584" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2521 %mrv_1 = insertvalue i960 %mrv, i16 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="2585" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2522 %mrv_2 = insertvalue i960 %mrv_1, i16 %zext_ln113_2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="2586" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2523 %mrv_3 = insertvalue i960 %mrv_2, i16 %zext_ln113_3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="2587" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2524 %mrv_4 = insertvalue i960 %mrv_3, i16 %zext_ln113_4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="2588" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2525 %mrv_5 = insertvalue i960 %mrv_4, i16 %zext_ln113_5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="2589" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2526 %mrv_6 = insertvalue i960 %mrv_5, i16 %zext_ln113_6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="2590" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2527 %mrv_7 = insertvalue i960 %mrv_6, i16 %zext_ln113_7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="2591" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2528 %mrv_8 = insertvalue i960 %mrv_7, i16 %zext_ln113_8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="2592" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2529 %mrv_9 = insertvalue i960 %mrv_8, i16 %zext_ln113_9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="2593" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2530 %mrv_10 = insertvalue i960 %mrv_9, i16 %zext_ln113_10

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="2594" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2531 %mrv_11 = insertvalue i960 %mrv_10, i16 %zext_ln113_11

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="2595" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2532 %mrv_12 = insertvalue i960 %mrv_11, i16 %zext_ln113_12

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="2596" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2533 %mrv_13 = insertvalue i960 %mrv_12, i16 %zext_ln113_13

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="2597" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2534 %mrv_14 = insertvalue i960 %mrv_13, i16 %zext_ln113_14

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="2598" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2535 %mrv_15 = insertvalue i960 %mrv_14, i16 %zext_ln113_15

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="2599" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2536 %mrv_16 = insertvalue i960 %mrv_15, i16 %zext_ln113_16

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="2600" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2537 %mrv_17 = insertvalue i960 %mrv_16, i16 %zext_ln113_17

]]></Node>
<StgValue><ssdm name="mrv_17"/></StgValue>
</operation>

<operation id="2601" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2538 %mrv_18 = insertvalue i960 %mrv_17, i16 %zext_ln113_18

]]></Node>
<StgValue><ssdm name="mrv_18"/></StgValue>
</operation>

<operation id="2602" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2539 %mrv_19 = insertvalue i960 %mrv_18, i16 %zext_ln113_19

]]></Node>
<StgValue><ssdm name="mrv_19"/></StgValue>
</operation>

<operation id="2603" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2540 %mrv_20 = insertvalue i960 %mrv_19, i16 %zext_ln113_20

]]></Node>
<StgValue><ssdm name="mrv_20"/></StgValue>
</operation>

<operation id="2604" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2541 %mrv_21 = insertvalue i960 %mrv_20, i16 %zext_ln113_21

]]></Node>
<StgValue><ssdm name="mrv_21"/></StgValue>
</operation>

<operation id="2605" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2542 %mrv_22 = insertvalue i960 %mrv_21, i16 %zext_ln113_22

]]></Node>
<StgValue><ssdm name="mrv_22"/></StgValue>
</operation>

<operation id="2606" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2543 %mrv_23 = insertvalue i960 %mrv_22, i16 %zext_ln113_23

]]></Node>
<StgValue><ssdm name="mrv_23"/></StgValue>
</operation>

<operation id="2607" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2544 %mrv_24 = insertvalue i960 %mrv_23, i16 %zext_ln113_24

]]></Node>
<StgValue><ssdm name="mrv_24"/></StgValue>
</operation>

<operation id="2608" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2545 %mrv_25 = insertvalue i960 %mrv_24, i16 %zext_ln113_25

]]></Node>
<StgValue><ssdm name="mrv_25"/></StgValue>
</operation>

<operation id="2609" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2546 %mrv_26 = insertvalue i960 %mrv_25, i16 %zext_ln113_26

]]></Node>
<StgValue><ssdm name="mrv_26"/></StgValue>
</operation>

<operation id="2610" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2547 %mrv_27 = insertvalue i960 %mrv_26, i16 %zext_ln113_27

]]></Node>
<StgValue><ssdm name="mrv_27"/></StgValue>
</operation>

<operation id="2611" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2548 %mrv_28 = insertvalue i960 %mrv_27, i16 %zext_ln113_28

]]></Node>
<StgValue><ssdm name="mrv_28"/></StgValue>
</operation>

<operation id="2612" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2549 %mrv_29 = insertvalue i960 %mrv_28, i16 %zext_ln113_29

]]></Node>
<StgValue><ssdm name="mrv_29"/></StgValue>
</operation>

<operation id="2613" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2550 %mrv_30 = insertvalue i960 %mrv_29, i16 %zext_ln113_30

]]></Node>
<StgValue><ssdm name="mrv_30"/></StgValue>
</operation>

<operation id="2614" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2551 %mrv_31 = insertvalue i960 %mrv_30, i16 %zext_ln113_31

]]></Node>
<StgValue><ssdm name="mrv_31"/></StgValue>
</operation>

<operation id="2615" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2552 %mrv_32 = insertvalue i960 %mrv_31, i16 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="mrv_32"/></StgValue>
</operation>

<operation id="2616" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2553 %mrv_33 = insertvalue i960 %mrv_32, i16 %zext_ln113_33

]]></Node>
<StgValue><ssdm name="mrv_33"/></StgValue>
</operation>

<operation id="2617" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2554 %mrv_34 = insertvalue i960 %mrv_33, i16 %zext_ln113_34

]]></Node>
<StgValue><ssdm name="mrv_34"/></StgValue>
</operation>

<operation id="2618" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2555 %mrv_35 = insertvalue i960 %mrv_34, i16 %zext_ln113_35

]]></Node>
<StgValue><ssdm name="mrv_35"/></StgValue>
</operation>

<operation id="2619" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2556 %mrv_36 = insertvalue i960 %mrv_35, i16 %zext_ln113_36

]]></Node>
<StgValue><ssdm name="mrv_36"/></StgValue>
</operation>

<operation id="2620" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2557 %mrv_37 = insertvalue i960 %mrv_36, i16 %zext_ln113_37

]]></Node>
<StgValue><ssdm name="mrv_37"/></StgValue>
</operation>

<operation id="2621" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2558 %mrv_38 = insertvalue i960 %mrv_37, i16 %zext_ln113_38

]]></Node>
<StgValue><ssdm name="mrv_38"/></StgValue>
</operation>

<operation id="2622" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2559 %mrv_39 = insertvalue i960 %mrv_38, i16 %zext_ln113_39

]]></Node>
<StgValue><ssdm name="mrv_39"/></StgValue>
</operation>

<operation id="2623" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2560 %mrv_40 = insertvalue i960 %mrv_39, i16 %zext_ln113_40

]]></Node>
<StgValue><ssdm name="mrv_40"/></StgValue>
</operation>

<operation id="2624" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2561 %mrv_41 = insertvalue i960 %mrv_40, i16 %zext_ln113_41

]]></Node>
<StgValue><ssdm name="mrv_41"/></StgValue>
</operation>

<operation id="2625" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2562 %mrv_42 = insertvalue i960 %mrv_41, i16 %zext_ln113_42

]]></Node>
<StgValue><ssdm name="mrv_42"/></StgValue>
</operation>

<operation id="2626" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2563 %mrv_43 = insertvalue i960 %mrv_42, i16 %zext_ln113_43

]]></Node>
<StgValue><ssdm name="mrv_43"/></StgValue>
</operation>

<operation id="2627" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2564 %mrv_44 = insertvalue i960 %mrv_43, i16 %zext_ln113_44

]]></Node>
<StgValue><ssdm name="mrv_44"/></StgValue>
</operation>

<operation id="2628" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2565 %mrv_45 = insertvalue i960 %mrv_44, i16 %zext_ln113_45

]]></Node>
<StgValue><ssdm name="mrv_45"/></StgValue>
</operation>

<operation id="2629" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2566 %mrv_46 = insertvalue i960 %mrv_45, i16 %zext_ln113_46

]]></Node>
<StgValue><ssdm name="mrv_46"/></StgValue>
</operation>

<operation id="2630" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2567 %mrv_47 = insertvalue i960 %mrv_46, i16 %zext_ln113_47

]]></Node>
<StgValue><ssdm name="mrv_47"/></StgValue>
</operation>

<operation id="2631" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2568 %mrv_48 = insertvalue i960 %mrv_47, i16 %zext_ln113_48

]]></Node>
<StgValue><ssdm name="mrv_48"/></StgValue>
</operation>

<operation id="2632" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2569 %mrv_49 = insertvalue i960 %mrv_48, i16 %zext_ln113_49

]]></Node>
<StgValue><ssdm name="mrv_49"/></StgValue>
</operation>

<operation id="2633" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2570 %mrv_50 = insertvalue i960 %mrv_49, i16 %zext_ln113_50

]]></Node>
<StgValue><ssdm name="mrv_50"/></StgValue>
</operation>

<operation id="2634" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2571 %mrv_51 = insertvalue i960 %mrv_50, i16 %zext_ln113_51

]]></Node>
<StgValue><ssdm name="mrv_51"/></StgValue>
</operation>

<operation id="2635" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2572 %mrv_52 = insertvalue i960 %mrv_51, i16 %zext_ln113_52

]]></Node>
<StgValue><ssdm name="mrv_52"/></StgValue>
</operation>

<operation id="2636" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2573 %mrv_53 = insertvalue i960 %mrv_52, i16 %zext_ln113_53

]]></Node>
<StgValue><ssdm name="mrv_53"/></StgValue>
</operation>

<operation id="2637" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2574 %mrv_54 = insertvalue i960 %mrv_53, i16 %zext_ln113_54

]]></Node>
<StgValue><ssdm name="mrv_54"/></StgValue>
</operation>

<operation id="2638" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2575 %mrv_55 = insertvalue i960 %mrv_54, i16 %zext_ln113_55

]]></Node>
<StgValue><ssdm name="mrv_55"/></StgValue>
</operation>

<operation id="2639" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2576 %mrv_56 = insertvalue i960 %mrv_55, i16 %zext_ln113_56

]]></Node>
<StgValue><ssdm name="mrv_56"/></StgValue>
</operation>

<operation id="2640" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2577 %mrv_57 = insertvalue i960 %mrv_56, i16 %zext_ln113_57

]]></Node>
<StgValue><ssdm name="mrv_57"/></StgValue>
</operation>

<operation id="2641" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2578 %mrv_58 = insertvalue i960 %mrv_57, i16 %zext_ln113_58

]]></Node>
<StgValue><ssdm name="mrv_58"/></StgValue>
</operation>

<operation id="2642" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="960" op_0_bw="960" op_1_bw="16">
<![CDATA[
entry:2579 %mrv_59 = insertvalue i960 %mrv_58, i16 %zext_ln124

]]></Node>
<StgValue><ssdm name="mrv_59"/></StgValue>
</operation>

<operation id="2643" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="0" op_0_bw="960">
<![CDATA[
entry:2580 %ret_ln124 = ret i960 %mrv_59

]]></Node>
<StgValue><ssdm name="ret_ln124"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
