INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_labs/HW4/HW4.srcs/sources_1/new/oneDigitBCDAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oneDigitBCDAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_labs/HW4/HW4.srcs/sim_1/new/twoDigitTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twoDigitTestBench
