{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578550326473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578550326497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 07:12:05 2020 " "Processing started: Thu Jan 09 07:12:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578550326497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550326497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ORAO -c ORAO " "Command: quartus_sta ORAO -c ORAO" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550326498 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1578550326614 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550328805 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550328845 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550328845 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578550330970 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578550330970 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550330970 ""}
{ "Info" "ISTA_SDC_FOUND" "sys/sys_top.sdc " "Reading SDC File: 'sys/sys_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550331018 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1578550331153 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1578550331153 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550331153 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550331156 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sys_top.sdc 32 *\|pll\|pll_inst\|altera_pll_i\|general\[*\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at sys_top.sdc(32): *\|pll\|pll_inst\|altera_pll_i\|general\[*\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "F:/Orao_MiSTer/sys/sys_top.sdc" "" { Text "F:/Orao_MiSTer/sys/sys_top.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1578550331156 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups sys_top.sdc 31 Argument -group with value \[get_clocks \{ *\|pll\|pll_inst\|altera_pll_i\|general\[*\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at sys_top.sdc(31): Argument -group with value \[get_clocks \{ *\|pll\|pll_inst\|altera_pll_i\|general\[*\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous \\\n   -group \[get_clocks \{ *\|pll\|pll_inst\|altera_pll_i\|general\[*\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n   -group \[get_clocks \{ pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\] \\\n   -group \[get_clocks \{ *\|h2f_user0_clk\}\] \\\n   -group \[get_clocks \{ FPGA_CLK1_50 FPGA_CLK2_50 FPGA_CLK3_50\}\] " "set_clock_groups -asynchronous \\\n   -group \[get_clocks \{ *\|pll\|pll_inst\|altera_pll_i\|general\[*\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n   -group \[get_clocks \{ pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}\] \\\n   -group \[get_clocks \{ *\|h2f_user0_clk\}\] \\\n   -group \[get_clocks \{ FPGA_CLK1_50 FPGA_CLK2_50 FPGA_CLK3_50\}\]" {  } { { "F:/Orao_MiSTer/sys/sys_top.sdc" "" { Text "F:/Orao_MiSTer/sys/sys_top.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1578550331157 ""}  } { { "F:/Orao_MiSTer/sys/sys_top.sdc" "" { Text "F:/Orao_MiSTer/sys/sys_top.sdc" 31 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550331157 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550331409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550331409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550331409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550331409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550331409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550331409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550331409 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550331409 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550331409 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550331509 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1578550331516 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1578550332130 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1578550332794 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550332794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.843 " "Worst-case setup slack is -22.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550332888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550332888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.843            -252.417 FPGA_CLK3_50  " "  -22.843            -252.417 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550332888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.005              -0.024 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -0.005              -0.024 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550332888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 HDMI_CLK  " "    0.217               0.000 HDMI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550332888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.729               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    5.729               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550332888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.802               0.000 FPGA_CLK1_50  " "    6.802               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550332888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.447               0.000 FPGA_CLK2_50  " "   13.447               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550332888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550332888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.212 " "Worst-case hold slack is 0.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550333114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550333114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.212               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550333114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 FPGA_CLK3_50  " "    0.216               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550333114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.272               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550333114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 HDMI_CLK  " "    0.273               0.000 HDMI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550333114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 FPGA_CLK1_50  " "    0.333               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550333114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 FPGA_CLK2_50  " "    0.373               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550333114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550333114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.834 " "Worst-case recovery slack is 3.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550333180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550333180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.834               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    3.834               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550333180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.605               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    7.605               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550333180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.458               0.000 FPGA_CLK1_50  " "   14.458               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550333180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.811               0.000 FPGA_CLK3_50  " "   15.811               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550333180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550333180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.647 " "Worst-case removal slack is 0.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550333355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550333355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.647               0.000 FPGA_CLK3_50  " "    0.647               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550333355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.771               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.771               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550333355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.935               0.000 FPGA_CLK1_50  " "    0.935               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550333355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.113               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    1.113               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550333355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550333355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.122 " "Worst-case minimum pulse width slack is 1.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550333551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550333551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550333551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.121               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    2.121               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550333551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.782               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    3.782               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550333551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.888               0.000 FPGA_CLK3_50  " "    8.888               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550333551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.217               0.000 FPGA_CLK1_50  " "    9.217               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550333551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.219               0.000 FPGA_CLK2_50  " "    9.219               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550333551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550333551 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550333678 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550333678 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550333678 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550333678 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.955 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.955" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550333678 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 27.429 ns " "Worst Case Available Settling Time: 27.429 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550333678 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550333678 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550333678 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550333678 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550333678 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550333678 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550333678 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1578550333896 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550333955 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550340782 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550342089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550342089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550342089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550342089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550342089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550342089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550342089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550342089 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550342089 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550342093 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1578550342335 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550342335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.981 " "Worst-case setup slack is -22.981" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.981            -265.508 FPGA_CLK3_50  " "  -22.981            -265.508 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.059               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 HDMI_CLK  " "    0.242               0.000 HDMI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.729               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    5.729               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.957               0.000 FPGA_CLK1_50  " "    6.957               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.638               0.000 FPGA_CLK2_50  " "   13.638               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550342387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.128 " "Worst-case hold slack is 0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.128               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 FPGA_CLK3_50  " "    0.152               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.239               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 HDMI_CLK  " "    0.262               0.000 HDMI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 FPGA_CLK1_50  " "    0.368               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 FPGA_CLK2_50  " "    0.379               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550342499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.048 " "Worst-case recovery slack is 4.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.048               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    4.048               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.687               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    7.687               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.629               0.000 FPGA_CLK1_50  " "   14.629               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.946               0.000 FPGA_CLK3_50  " "   15.946               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550342572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.571 " "Worst-case removal slack is 0.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.571               0.000 FPGA_CLK3_50  " "    0.571               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.705               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.705               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.877               0.000 FPGA_CLK1_50  " "    0.877               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.013               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    1.013               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550342643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.122 " "Worst-case minimum pulse width slack is 1.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.100               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    2.100               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.748               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    3.748               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.919               0.000 FPGA_CLK3_50  " "    8.919               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.279               0.000 FPGA_CLK1_50  " "    9.279               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.282               0.000 FPGA_CLK2_50  " "    9.282               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550342721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550342721 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550342838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550342838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550342838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550342838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.955 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.955" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550342838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 27.865 ns " "Worst Case Available Settling Time: 27.865 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550342838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550342838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550342838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550342838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550342838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550342838 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550342838 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1578550342900 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550343318 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550349177 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550350518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550350518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550350518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550350518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550350518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550350518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550350518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550350518 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550350518 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550350525 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1578550350584 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550350584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.166 " "Worst-case setup slack is -5.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550350655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550350655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.166             -14.075 FPGA_CLK3_50  " "   -5.166             -14.075 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550350655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.621               0.000 HDMI_CLK  " "    0.621               0.000 HDMI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550350655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.289               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    1.289               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550350655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.310               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    7.310               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550350655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.136               0.000 FPGA_CLK1_50  " "    8.136               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550350655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.568               0.000 FPGA_CLK2_50  " "   15.568               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550350655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550350655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.128 " "Worst-case hold slack is 0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550351207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550351207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 FPGA_CLK3_50  " "    0.128               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550351207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.139               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550351207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.161               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550351207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 FPGA_CLK2_50  " "    0.179               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550351207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 FPGA_CLK1_50  " "    0.181               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550351207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.915               0.000 HDMI_CLK  " "    0.915               0.000 HDMI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550351207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550351207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.932 " "Worst-case recovery slack is 4.932" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550351298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550351298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.932               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    4.932               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550351298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.526               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    8.526               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550351298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.268               0.000 FPGA_CLK1_50  " "   16.268               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550351298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.250               0.000 FPGA_CLK3_50  " "   17.250               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550351298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550351298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.415 " "Worst-case removal slack is 0.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550351363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550351363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 FPGA_CLK3_50  " "    0.415               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550351363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.476               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550351363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.529               0.000 FPGA_CLK1_50  " "    0.529               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550351363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.701               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.701               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550351363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550351363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.122 " "Worst-case minimum pulse width slack is 1.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550351425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550351425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550351425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.237               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    2.237               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550351425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.899               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    3.899               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550351425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.490               0.000 FPGA_CLK3_50  " "    8.490               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550351425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.099               0.000 FPGA_CLK1_50  " "    9.099               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550351425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.099               0.000 FPGA_CLK2_50  " "    9.099               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550351425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550351425 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550351527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550351527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550351527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550351527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.955 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.955" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550351527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 31.675 ns " "Worst Case Available Settling Time: 31.675 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550351527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550351527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550351527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550351527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550351527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550351527 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550351527 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1578550351586 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550353191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550353191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550353191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550353191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550353191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550353191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550353191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578550353191 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550353191 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550353200 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1578550353254 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550353254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.239 " "Worst-case setup slack is -3.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.239              -6.699 FPGA_CLK3_50  " "   -3.239              -6.699 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.635               0.000 HDMI_CLK  " "    0.635               0.000 HDMI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.483               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    1.483               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.532               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    7.532               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.167               0.000 FPGA_CLK1_50  " "    8.167               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.056               0.000 FPGA_CLK2_50  " "   16.056               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550353313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.109 " "Worst-case hold slack is 0.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 FPGA_CLK3_50  " "    0.109               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.130               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.139               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 FPGA_CLK1_50  " "    0.171               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 FPGA_CLK2_50  " "    0.172               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.886               0.000 HDMI_CLK  " "    0.886               0.000 HDMI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550353426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.112 " "Worst-case recovery slack is 5.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.112               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    5.112               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.675               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    8.675               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.677               0.000 FPGA_CLK1_50  " "   16.677               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.531               0.000 FPGA_CLK3_50  " "   17.531               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550353493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.348 " "Worst-case removal slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 FPGA_CLK3_50  " "    0.348               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.406               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 FPGA_CLK1_50  " "    0.483               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.635               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.635               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550353563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.122 " "Worst-case minimum pulse width slack is 1.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.243               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    2.243               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.900               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    3.900               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.444               0.000 FPGA_CLK3_50  " "    8.444               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.061               0.000 FPGA_CLK1_50  " "    9.061               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.062               0.000 FPGA_CLK2_50  " "    9.062               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578550353622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550353622 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550353725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550353725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550353725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550353725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.955 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.955" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550353725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.600 ns " "Worst Case Available Settling Time: 32.600 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550353725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550353725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550353725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550353725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550353725 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578550353725 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550353725 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550357580 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550357591 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Orao_MiSTer/output_files/ORAO.sta.smsg " "Generated suppressed messages file F:/Orao_MiSTer/output_files/ORAO.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550357913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5599 " "Peak virtual memory: 5599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578550358782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 07:12:38 2020 " "Processing ended: Thu Jan 09 07:12:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578550358782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578550358782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578550358782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578550358782 ""}
