##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for ECSenseUART_IntClock
		4.5::Critical Path Report for SensorComTxUART_IntClock
		4.6::Critical Path Report for UART_IntClock
		4.7::Critical Path Report for timer_clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. ECSenseUART_IntClock:R)
		5.5::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.6::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.7::Critical Path Report for (timer_clock_1:R vs. timer_clock_1:R)
		5.8::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.9::Critical Path Report for (SensorComTxUART_IntClock:R vs. SensorComTxUART_IntClock:R)
		5.10::Critical Path Report for (ECSenseUART_IntClock:R vs. ECSenseUART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 17
Clock: Clock_1                        | Frequency: 38.90 MHz  | Target: 0.10 MHz   | 
Clock: Clock_2                        | Frequency: 44.97 MHz  | Target: 1.00 MHz   | 
Clock: Clock_2(fixed-function)        | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_3                        | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_3(fixed-function)        | N/A                   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK                      | Frequency: 57.50 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                          | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyScBoostClk                   | N/A                   | Target: 12.00 MHz  | 
Clock: ECSenseUART_IntClock           | Frequency: 42.57 MHz  | Target: 0.08 MHz   | 
Clock: SensorComTxUART_IntClock       | Frequency: 52.53 MHz  | Target: 0.08 MHz   | 
Clock: UART_IntClock                  | Frequency: 45.56 MHz  | Target: 0.92 MHz   | 
Clock: pHADC_theACLK                  | N/A                   | Target: 1.60 MHz   | 
Clock: pHADC_theACLK(fixed-function)  | N/A                   | Target: 1.60 MHz   | 
Clock: timer_clock_1                  | Frequency: 39.89 MHz  | Target: 0.10 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock              Capture Clock             Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------  ------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1                   Clock_1                   1e+007           9974290     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2                   Clock_2                   1e+006           977763      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                 Clock_2                   41666.7          26053       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                 CyBUS_CLK                 41666.7          25130       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                 ECSenseUART_IntClock      41666.7          24276       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                 UART_IntClock             41666.7          25453       N/A              N/A         N/A              N/A         N/A              N/A         
ECSenseUART_IntClock      ECSenseUART_IntClock      1.30417e+007     13018176    N/A              N/A         N/A              N/A         N/A              N/A         
SensorComTxUART_IntClock  SensorComTxUART_IntClock  1.30417e+007     13022632    N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock             UART_IntClock             1.08333e+006     1061385     N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock_1             timer_clock_1             1e+007           9974930     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name            Setup to Clk  Clock Name:Phase  
-------------------  ------------  ----------------  
NutsEcho(0)_PAD      24034         Clock_2:R         
WaterEcho(0)_PAD     25430         Clock_2:R         
WaterResEcho(0)_PAD  24545         Clock_2:R         
pHDownEcho(0)_PAD    23580         Clock_2:R         
pHUpEcho(0)_PAD      24350         Clock_2:R         


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase            
-------------------  ------------  --------------------------  
DataComTxInv(0)_PAD  26949         SensorComTxUART_IntClock:R  
ECControl(0)_PAD     24326         CyBUS_CLK:R                 
ECSenseRxInv(0)_PAD  35294         CyBUS_CLK:R                 
NutsTrig(0)_PAD      39980         CyBUS_CLK:R                 
Tx_1(0)_PAD          34154         UART_IntClock:R             
WaterResTrig(0)_PAD  33325         CyBUS_CLK:R                 
WaterTrig(0)_PAD     33460         CyBUS_CLK:R                 
pHDownTrig(0)_PAD    38049         CyBUS_CLK:R                 
pHUpTrig(0)_PAD      37531         CyBUS_CLK:R                 


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 38.90 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9974290p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21480
-------------------------------------   ----- 
End-of-path arrival time (ps)           21480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/clock          datapathcell16      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell16    760    760  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell17      0    760  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell17   1210   1970  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell18      0   1970  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell18   1210   3180  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell19      0   3180  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell19   2740   5920  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell16   3830   9750  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell16   5130  14880  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell17      0  14880  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell17   3300  18180  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell18      0  18180  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell18   3300  21480  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell19      0  21480  9974290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/clock          datapathcell19      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 44.97 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 977763p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18007
-------------------------------------   ----- 
End-of-path arrival time (ps)           18007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/clock     datapathcell8       0      0  RISE       1

Data path
pin name                                                    model name      delay     AT   slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell8    4867   9577  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell8    5130  14707  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell9       0  14707  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell9    3300  18007  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell10      0  18007  977763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/clock     datapathcell10      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 57.50 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ECSenseRx(0)/fb
Path End       : \ECSenseUART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \ECSenseUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24276p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ECSenseUART_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13921
-------------------------------------   ----- 
End-of-path arrival time (ps)           13921
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ECSenseRx(0)/in_clock                                       iocell16            0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
ECSenseRx(0)/fb                                iocell16         1835   1835  24276  RISE       1
\ECSenseUART:BUART:rx_postpoll\/main_2         macrocell26      5821   7656  24276  RISE       1
\ECSenseUART:BUART:rx_postpoll\/q              macrocell26      3350  11006  24276  RISE       1
\ECSenseUART:BUART:sRX:RxShifter:u0\/route_si  datapathcell23   2915  13921  24276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxShifter:u0\/clock                 datapathcell23      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for ECSenseUART_IntClock
**************************************************
Clock: ECSenseUART_IntClock
Frequency: 42.57 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_0\/q
Path End       : \ECSenseUART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \ECSenseUART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13018176p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -5360
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18130
-------------------------------------   ----- 
End-of-path arrival time (ps)           18130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_0\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_0\/q            macrocell75   1250   1250  13018176  RISE       1
\ECSenseUART:BUART:rx_counter_load\/main_1  macrocell25   9885  11135  13018176  RISE       1
\ECSenseUART:BUART:rx_counter_load\/q       macrocell25   3350  14485  13018176  RISE       1
\ECSenseUART:BUART:sRX:RxBitCounter\/load   count7cell    3645  18130  13018176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for SensorComTxUART_IntClock
******************************************************
Clock: SensorComTxUART_IntClock
Frequency: 52.53 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:tx_state_1\/q
Path End       : \SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13022632p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -6190
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12845
-------------------------------------   ----- 
End-of-path arrival time (ps)           12845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_1\/clock_0                 macrocell62         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT     slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:tx_state_1\/q                      macrocell62      1250   1250  13022632  RISE       1
\SensorComTxUART:BUART:counter_load_not\/main_0           macrocell19      5943   7193  13022632  RISE       1
\SensorComTxUART:BUART:counter_load_not\/q                macrocell19      3350  10543  13022632  RISE       1
\SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell12   2302  12845  13022632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell12      0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 45.56 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061385p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15758
-------------------------------------   ----- 
End-of-path arrival time (ps)           15758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell33     1250   1250  1061385  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell3      8843  10093  1061385  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      3350  13443  1061385  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2315  15758  1061385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for timer_clock_1
*******************************************
Clock: timer_clock_1
Frequency: 39.89 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 9974930p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20840
-------------------------------------   ----- 
End-of-path arrival time (ps)           20840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell13      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell13    760    760  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell14      0    760  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell14   1210   1970  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell15      0   1970  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell15   2740   4710  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell13   7700  12410  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell13   5130  17540  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell14      0  17540  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell14   3300  20840  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell15      0  20840  9974930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/clock        datapathcell15      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pHSampleTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \pHSampleTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \pHSampleTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 25130p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12307
-------------------------------------   ----- 
End-of-path arrival time (ps)           12307
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pHSampleTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  25130  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  25130  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  25130  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   3677   7177  25130  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  12307  25130  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  12307  25130  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u1\/clock              datapathcell5       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LevelSelect:Sync:ctrl_reg\/control_0
Path End       : \PingSensorEchoTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \PingSensorEchoTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 26053p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12104
-------------------------------------   ----- 
End-of-path arrival time (ps)           12104
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LevelSelect:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\LevelSelect:Sync:ctrl_reg\/control_0                     controlcell4   2050   2050  26053  RISE       1
\PingSensorEchoTimer:TimerUDB:timer_enable_split\/main_3  macrocell1     3802   5852  26053  RISE       1
\PingSensorEchoTimer:TimerUDB:timer_enable_split\/q       macrocell1     3350   9202  26053  RISE       1
\PingSensorEchoTimer:TimerUDB:timer_enable\/main_4        macrocell55    2902  12104  26053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:timer_enable\/clock_0        macrocell55         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25453p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12743
-------------------------------------   ----- 
End-of-path arrival time (ps)           12743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell3         2009   2009  25453  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell7      5121   7130  25453  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell7      3350  10480  25453  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2263  12743  25453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. ECSenseUART_IntClock:R)
**********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ECSenseRx(0)/fb
Path End       : \ECSenseUART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \ECSenseUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24276p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ECSenseUART_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13921
-------------------------------------   ----- 
End-of-path arrival time (ps)           13921
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ECSenseRx(0)/in_clock                                       iocell16            0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
ECSenseRx(0)/fb                                iocell16         1835   1835  24276  RISE       1
\ECSenseUART:BUART:rx_postpoll\/main_2         macrocell26      5821   7656  24276  RISE       1
\ECSenseUART:BUART:rx_postpoll\/q              macrocell26      3350  11006  24276  RISE       1
\ECSenseUART:BUART:sRX:RxShifter:u0\/route_si  datapathcell23   2915  13921  24276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxShifter:u0\/clock                 datapathcell23      0      0  RISE       1


5.5::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 977763p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18007
-------------------------------------   ----- 
End-of-path arrival time (ps)           18007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/clock     datapathcell8       0      0  RISE       1

Data path
pin name                                                    model name      delay     AT   slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell8    4867   9577  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell8    5130  14707  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell9       0  14707  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell9    3300  18007  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell10      0  18007  977763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/clock     datapathcell10      0      0  RISE       1


5.6::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061385p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15758
-------------------------------------   ----- 
End-of-path arrival time (ps)           15758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell33     1250   1250  1061385  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell3      8843  10093  1061385  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      3350  13443  1061385  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2315  15758  1061385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1


5.7::Critical Path Report for (timer_clock_1:R vs. timer_clock_1:R)
*******************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 9974930p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20840
-------------------------------------   ----- 
End-of-path arrival time (ps)           20840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell13      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell13    760    760  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell14      0    760  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell14   1210   1970  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell15      0   1970  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell15   2740   4710  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell13   7700  12410  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell13   5130  17540  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell14      0  17540  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell14   3300  20840  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell15      0  20840  9974930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/clock        datapathcell15      0      0  RISE       1


5.8::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9974290p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21480
-------------------------------------   ----- 
End-of-path arrival time (ps)           21480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/clock          datapathcell16      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell16    760    760  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell17      0    760  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell17   1210   1970  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell18      0   1970  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell18   1210   3180  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell19      0   3180  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell19   2740   5920  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell16   3830   9750  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell16   5130  14880  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell17      0  14880  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell17   3300  18180  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell18      0  18180  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell18   3300  21480  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell19      0  21480  9974290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/clock          datapathcell19      0      0  RISE       1


5.9::Critical Path Report for (SensorComTxUART_IntClock:R vs. SensorComTxUART_IntClock:R)
*****************************************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:tx_state_1\/q
Path End       : \SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13022632p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -6190
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12845
-------------------------------------   ----- 
End-of-path arrival time (ps)           12845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_1\/clock_0                 macrocell62         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT     slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:tx_state_1\/q                      macrocell62      1250   1250  13022632  RISE       1
\SensorComTxUART:BUART:counter_load_not\/main_0           macrocell19      5943   7193  13022632  RISE       1
\SensorComTxUART:BUART:counter_load_not\/q                macrocell19      3350  10543  13022632  RISE       1
\SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell12   2302  12845  13022632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell12      0      0  RISE       1


5.10::Critical Path Report for (ECSenseUART_IntClock:R vs. ECSenseUART_IntClock:R)
**********************************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_0\/q
Path End       : \ECSenseUART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \ECSenseUART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13018176p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -5360
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18130
-------------------------------------   ----- 
End-of-path arrival time (ps)           18130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_0\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_0\/q            macrocell75   1250   1250  13018176  RISE       1
\ECSenseUART:BUART:rx_counter_load\/main_1  macrocell25   9885  11135  13018176  RISE       1
\ECSenseUART:BUART:rx_counter_load\/q       macrocell25   3350  14485  13018176  RISE       1
\ECSenseUART:BUART:sRX:RxBitCounter\/load   count7cell    3645  18130  13018176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ECSenseRx(0)/fb
Path End       : \ECSenseUART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \ECSenseUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24276p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ECSenseUART_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13921
-------------------------------------   ----- 
End-of-path arrival time (ps)           13921
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ECSenseRx(0)/in_clock                                       iocell16            0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
ECSenseRx(0)/fb                                iocell16         1835   1835  24276  RISE       1
\ECSenseUART:BUART:rx_postpoll\/main_2         macrocell26      5821   7656  24276  RISE       1
\ECSenseUART:BUART:rx_postpoll\/q              macrocell26      3350  11006  24276  RISE       1
\ECSenseUART:BUART:sRX:RxShifter:u0\/route_si  datapathcell23   2915  13921  24276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxShifter:u0\/clock                 datapathcell23      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pHSampleTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \pHSampleTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \pHSampleTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 25130p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12307
-------------------------------------   ----- 
End-of-path arrival time (ps)           12307
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pHSampleTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  25130  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  25130  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  25130  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   3677   7177  25130  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  12307  25130  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  12307  25130  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u1\/clock              datapathcell5       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25453p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12743
-------------------------------------   ----- 
End-of-path arrival time (ps)           12743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell3         2009   2009  25453  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell7      5121   7130  25453  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell7      3350  10480  25453  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2263  12743  25453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LevelSelect:Sync:ctrl_reg\/control_0
Path End       : \PingSensorEchoTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \PingSensorEchoTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 26053p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12104
-------------------------------------   ----- 
End-of-path arrival time (ps)           12104
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LevelSelect:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\LevelSelect:Sync:ctrl_reg\/control_0                     controlcell4   2050   2050  26053  RISE       1
\PingSensorEchoTimer:TimerUDB:timer_enable_split\/main_3  macrocell1     3802   5852  26053  RISE       1
\PingSensorEchoTimer:TimerUDB:timer_enable_split\/q       macrocell1     3350   9202  26053  RISE       1
\PingSensorEchoTimer:TimerUDB:timer_enable\/main_4        macrocell55    2902  12104  26053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:timer_enable\/clock_0        macrocell55         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LevelSelect:Sync:ctrl_reg\/control_2
Path End       : \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 27871p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3130
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10666
-------------------------------------   ----- 
End-of-path arrival time (ps)           10666
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LevelSelect:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LevelSelect:Sync:ctrl_reg\/control_2                   controlcell4    2050   2050  26475  RISE       1
\PingSensorEchoTimer:TimerUDB:capt_fifo_load\/main_1    macrocell11     2649   4699  27871  RISE       1
\PingSensorEchoTimer:TimerUDB:capt_fifo_load\/q         macrocell11     3350   8049  27871  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell7   2617  10666  27871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\/clock       datapathcell7       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LevelSelect:Sync:ctrl_reg\/control_2
Path End       : \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 27872p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3130
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10665
-------------------------------------   ----- 
End-of-path arrival time (ps)           10665
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LevelSelect:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LevelSelect:Sync:ctrl_reg\/control_2                   controlcell4    2050   2050  26475  RISE       1
\PingSensorEchoTimer:TimerUDB:capt_fifo_load\/main_1    macrocell11     2649   4699  27871  RISE       1
\PingSensorEchoTimer:TimerUDB:capt_fifo_load\/q         macrocell11     3350   8049  27871  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell6   2616  10665  27872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/clock       datapathcell6       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pHSampleTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \pHSampleTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \pHSampleTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 28342p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12825
-------------------------------------   ----- 
End-of-path arrival time (ps)           12825
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pHSampleTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4    760    760  25130  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0    760  25130  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2740   3500  25130  RISE       1
\pHSampleTimer:TimerUDB:status_tc\/main_1         macrocell10     3680   7180  28342  RISE       1
\pHSampleTimer:TimerUDB:status_tc\/q              macrocell10     3350  10530  28342  RISE       1
\pHSampleTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2296  12825  28342  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:rstSts:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pHSampleTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \pHSampleTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \pHSampleTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 28430p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7177
-------------------------------------   ---- 
End-of-path arrival time (ps)           7177
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pHSampleTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  25130  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  25130  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  25130  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   3677   7177  28430  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u0\/clock              datapathcell4       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pHSampleTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \pHSampleTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \pHSampleTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 28432p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7174
-------------------------------------   ---- 
End-of-path arrival time (ps)           7174
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pHSampleTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  25130  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  25130  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  25130  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell5   3674   7174  28432  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u1\/clock              datapathcell5       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2034/q
Path End       : \pHSampleTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \pHSampleTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 29458p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6149
-------------------------------------   ---- 
End-of-path arrival time (ps)           6149
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2034/clock_0                                            macrocell49         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2034/q                                          macrocell49     1250   1250  27136  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell5   4899   6149  29458  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u1\/clock              datapathcell5       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ECSenseRx(0)/fb
Path End       : \ECSenseUART:BUART:rx_state_0\/main_10
Capture Clock  : \ECSenseUART:BUART:rx_state_0\/clock_0
Path slack     : 29576p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ECSenseUART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8580
-------------------------------------   ---- 
End-of-path arrival time (ps)           8580
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ECSenseRx(0)/in_clock                                       iocell16            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
ECSenseRx(0)/fb                         iocell16      1835   1835  24276  RISE       1
\ECSenseUART:BUART:rx_state_0\/main_10  macrocell75   6745   8580  29576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_0\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30160p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7996
-------------------------------------   ---- 
End-of-path arrival time (ps)           7996
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell3       2009   2009  25453  RISE       1
MODIN1_1/main_2  macrocell44   5987   7996  30160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 30160p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7996
-------------------------------------   ---- 
End-of-path arrival time (ps)           7996
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell3       2009   2009  25453  RISE       1
MODIN1_0/main_2  macrocell45   5987   7996  30160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 30160p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7996
-------------------------------------   ---- 
End-of-path arrival time (ps)           7996
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell3       2009   2009  25453  RISE       1
\UART:BUART:rx_last\/main_0  macrocell47   5987   7996  30160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell47         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2034/q
Path End       : \pHSampleTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \pHSampleTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 30436p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2034/clock_0                                            macrocell49         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2034/q                                          macrocell49     1250   1250  27136  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell4   3921   5171  30436  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u0\/clock              datapathcell4       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ECSenseRx(0)/fb
Path End       : \ECSenseUART:BUART:rx_state_2\/main_9
Capture Clock  : \ECSenseUART:BUART:rx_state_2\/clock_0
Path slack     : 30501p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ECSenseUART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7656
-------------------------------------   ---- 
End-of-path arrival time (ps)           7656
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ECSenseRx(0)/in_clock                                       iocell16            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
ECSenseRx(0)/fb                        iocell16      1835   1835  24276  RISE       1
\ECSenseUART:BUART:rx_state_2\/main_9  macrocell78   5821   7656  30501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_2\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pHSampleTimer:TimerUDB:timer_enable\/q
Path End       : \pHSampleTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \pHSampleTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 30766p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4841
-------------------------------------   ---- 
End-of-path arrival time (ps)           4841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:timer_enable\/clock_0               macrocell50         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pHSampleTimer:TimerUDB:timer_enable\/q             macrocell50     1250   1250  27656  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell5   3591   4841  30766  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u1\/clock              datapathcell5       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LevelSelect:Sync:ctrl_reg\/control_2
Path End       : \PingSensorEchoTimer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \PingSensorEchoTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 30804p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                       -500
-----------------------------------------------   ----- 
End-of-path required time (ps)                    41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10363
-------------------------------------   ----- 
End-of-path arrival time (ps)           10363
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LevelSelect:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\LevelSelect:Sync:ctrl_reg\/control_2                  controlcell4   2050   2050  26475  RISE       1
\PingSensorEchoTimer:TimerUDB:capt_fifo_load\/main_1   macrocell11    2649   4699  27871  RISE       1
\PingSensorEchoTimer:TimerUDB:capt_fifo_load\/q        macrocell11    3350   8049  27871  RISE       1
\PingSensorEchoTimer:TimerUDB:rstSts:stsreg\/status_1  statusicell4   2314  10363  30804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:rstSts:stsreg\/clock         statusicell4        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pHSampleTimer:TimerUDB:timer_enable\/q
Path End       : \pHSampleTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \pHSampleTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 30956p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:timer_enable\/clock_0               macrocell50         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pHSampleTimer:TimerUDB:timer_enable\/q             macrocell50     1250   1250  27656  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell4   3401   4651  30956  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u0\/clock              datapathcell4       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pHSampleTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \pHSampleTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \pHSampleTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 30975p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7181
-------------------------------------   ---- 
End-of-path arrival time (ps)           7181
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pHSampleTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4    760    760  25130  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0    760  25130  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2740   3500  25130  RISE       1
\pHSampleTimer:TimerUDB:timer_enable\/main_4      macrocell50     3681   7181  30975  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:timer_enable\/clock_0               macrocell50         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LevelSelect:Sync:ctrl_reg\/control_0
Path End       : \PingSensorEchoTimer:TimerUDB:run_mode\/main_3
Capture Clock  : \PingSensorEchoTimer:TimerUDB:run_mode\/clock_0
Path slack     : 30976p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7181
-------------------------------------   ---- 
End-of-path arrival time (ps)           7181
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LevelSelect:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\LevelSelect:Sync:ctrl_reg\/control_0           controlcell4   2050   2050  26053  RISE       1
\PingSensorEchoTimer:TimerUDB:run_mode\/main_3  macrocell53    5131   7181  30976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:run_mode\/clock_0            macrocell53         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pHSampleTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_2034/main_1
Capture Clock  : Net_2034/clock_0
Path slack     : 30977p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7180
-------------------------------------   ---- 
End-of-path arrival time (ps)           7180
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pHSampleTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4    760    760  25130  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0    760  25130  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2740   3500  25130  RISE       1
Net_2034/main_1                                   macrocell49     3680   7180  30977  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2034/clock_0                                            macrocell49         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 31026p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7130
-------------------------------------   ---- 
End-of-path arrival time (ps)           7130
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell3       2009   2009  25453  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell46   5121   7130  31026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 31031p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7126
-------------------------------------   ---- 
End-of-path arrival time (ps)           7126
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell3       2009   2009  25453  RISE       1
\UART:BUART:rx_state_0\/main_5  macrocell38   5117   7126  31031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 31031p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7126
-------------------------------------   ---- 
End-of-path arrival time (ps)           7126
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell3       2009   2009  25453  RISE       1
\UART:BUART:rx_state_2\/main_5  macrocell41   5117   7126  31031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ECSenseRx(0)/fb
Path End       : \ECSenseUART:BUART:pollcount_1\/main_4
Capture Clock  : \ECSenseUART:BUART:pollcount_1\/clock_0
Path slack     : 31252p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ECSenseUART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6905
-------------------------------------   ---- 
End-of-path arrival time (ps)           6905
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ECSenseRx(0)/in_clock                                       iocell16            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
ECSenseRx(0)/fb                         iocell16      1835   1835  24276  RISE       1
\ECSenseUART:BUART:pollcount_1\/main_4  macrocell81   5070   6905  31252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:pollcount_1\/clock_0                    macrocell81         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ECSenseRx(0)/fb
Path End       : \ECSenseUART:BUART:pollcount_0\/main_3
Capture Clock  : \ECSenseUART:BUART:pollcount_0\/clock_0
Path slack     : 31252p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ECSenseUART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6905
-------------------------------------   ---- 
End-of-path arrival time (ps)           6905
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ECSenseRx(0)/in_clock                                       iocell16            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
ECSenseRx(0)/fb                         iocell16      1835   1835  24276  RISE       1
\ECSenseUART:BUART:pollcount_0\/main_3  macrocell82   5070   6905  31252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:pollcount_0\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ECSenseRx(0)/fb
Path End       : \ECSenseUART:BUART:rx_status_3\/main_7
Capture Clock  : \ECSenseUART:BUART:rx_status_3\/clock_0
Path slack     : 31252p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ECSenseUART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6905
-------------------------------------   ---- 
End-of-path arrival time (ps)           6905
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ECSenseRx(0)/in_clock                                       iocell16            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
ECSenseRx(0)/fb                         iocell16      1835   1835  24276  RISE       1
\ECSenseUART:BUART:rx_status_3\/main_7  macrocell83   5070   6905  31252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_status_3\/clock_0                    macrocell83         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ECSenseRx(0)/fb
Path End       : \ECSenseUART:BUART:rx_last\/main_0
Capture Clock  : \ECSenseUART:BUART:rx_last\/clock_0
Path slack     : 31252p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ECSenseUART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6905
-------------------------------------   ---- 
End-of-path arrival time (ps)           6905
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ECSenseRx(0)/in_clock                                       iocell16            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
ECSenseRx(0)/fb                     iocell16      1835   1835  24276  RISE       1
\ECSenseUART:BUART:rx_last\/main_0  macrocell84   5070   6905  31252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_last\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pHSampleTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \pHSampleTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \pHSampleTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 31371p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6786
-------------------------------------   ---- 
End-of-path arrival time (ps)           6786
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pHSampleTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4    760    760  25130  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0    760  25130  RISE       1
\pHSampleTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2740   3500  25130  RISE       1
\pHSampleTimer:TimerUDB:trig_disable\/main_3      macrocell51     3286   6786  31371  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:trig_disable\/clock_0               macrocell51         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LevelSelect:Sync:ctrl_reg\/control_2
Path End       : \PingSensorEchoTimer:TimerUDB:run_mode\/main_1
Capture Clock  : \PingSensorEchoTimer:TimerUDB:run_mode\/clock_0
Path slack     : 31812p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6345
-------------------------------------   ---- 
End-of-path arrival time (ps)           6345
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LevelSelect:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\LevelSelect:Sync:ctrl_reg\/control_2           controlcell4   2050   2050  26475  RISE       1
\PingSensorEchoTimer:TimerUDB:run_mode\/main_1  macrocell53    4295   6345  31812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:run_mode\/clock_0            macrocell53         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LevelSelect:Sync:ctrl_reg\/control_2
Path End       : \PingSensorEchoTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \PingSensorEchoTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 31812p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6345
-------------------------------------   ---- 
End-of-path arrival time (ps)           6345
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LevelSelect:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\LevelSelect:Sync:ctrl_reg\/control_2               controlcell4   2050   2050  26475  RISE       1
\PingSensorEchoTimer:TimerUDB:timer_enable\/main_1  macrocell55    4295   6345  31812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:timer_enable\/clock_0        macrocell55         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LevelSelect:Sync:ctrl_reg\/control_1
Path End       : \PingSensorEchoTimer:TimerUDB:run_mode\/main_2
Capture Clock  : \PingSensorEchoTimer:TimerUDB:run_mode\/clock_0
Path slack     : 32003p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6153
-------------------------------------   ---- 
End-of-path arrival time (ps)           6153
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LevelSelect:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\LevelSelect:Sync:ctrl_reg\/control_1           controlcell4   2050   2050  26655  RISE       1
\PingSensorEchoTimer:TimerUDB:run_mode\/main_2  macrocell53    4103   6153  32003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:run_mode\/clock_0            macrocell53         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LevelSelect:Sync:ctrl_reg\/control_1
Path End       : \PingSensorEchoTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \PingSensorEchoTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 32003p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6153
-------------------------------------   ---- 
End-of-path arrival time (ps)           6153
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LevelSelect:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\LevelSelect:Sync:ctrl_reg\/control_1               controlcell4   2050   2050  26655  RISE       1
\PingSensorEchoTimer:TimerUDB:timer_enable\/main_2  macrocell55    4103   6153  32003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:timer_enable\/clock_0        macrocell55         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2034/q
Path End       : \pHSampleTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \pHSampleTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 32034p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           6123
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2034/clock_0                                            macrocell49         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_2034/q                                    macrocell49   1250   1250  27136  RISE       1
\pHSampleTimer:TimerUDB:timer_enable\/main_0  macrocell50   4873   6123  32034  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:timer_enable\/clock_0               macrocell50         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2034/q
Path End       : \pHSampleTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \pHSampleTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 32047p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2034/clock_0                                            macrocell49         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_2034/q                                    macrocell49   1250   1250  27136  RISE       1
\pHSampleTimer:TimerUDB:trig_disable\/main_0  macrocell51   4860   6110  32047  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:trig_disable\/clock_0               macrocell51         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LevelSelect:Sync:ctrl_reg\/control_0
Path End       : \PingSensorEchoTimer:TimerUDB:capture_last\/main_3
Capture Clock  : \PingSensorEchoTimer:TimerUDB:capture_last\/clock_0
Path slack     : 32236p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5921
-------------------------------------   ---- 
End-of-path arrival time (ps)           5921
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LevelSelect:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\LevelSelect:Sync:ctrl_reg\/control_0               controlcell4   2050   2050  26053  RISE       1
\PingSensorEchoTimer:TimerUDB:capture_last\/main_3  macrocell52    3871   5921  32236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:capture_last\/clock_0        macrocell52         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LevelSelect:Sync:ctrl_reg\/control_2
Path End       : \PingSensorEchoTimer:TimerUDB:capture_last\/main_1
Capture Clock  : \PingSensorEchoTimer:TimerUDB:capture_last\/clock_0
Path slack     : 32683p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5473
-------------------------------------   ---- 
End-of-path arrival time (ps)           5473
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LevelSelect:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\LevelSelect:Sync:ctrl_reg\/control_2               controlcell4   2050   2050  26475  RISE       1
\PingSensorEchoTimer:TimerUDB:capture_last\/main_1  macrocell52    3423   5473  32683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:capture_last\/clock_0        macrocell52         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LevelSelect:Sync:ctrl_reg\/control_1
Path End       : \PingSensorEchoTimer:TimerUDB:capture_last\/main_2
Capture Clock  : \PingSensorEchoTimer:TimerUDB:capture_last\/clock_0
Path slack     : 32857p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LevelSelect:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\LevelSelect:Sync:ctrl_reg\/control_1               controlcell4   2050   2050  26655  RISE       1
\PingSensorEchoTimer:TimerUDB:capture_last\/main_2  macrocell52    3250   5300  32857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:capture_last\/clock_0        macrocell52         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pHSampleTimer:TimerUDB:timer_enable\/q
Path End       : \pHSampleTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \pHSampleTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 33324p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:timer_enable\/clock_0               macrocell50         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\pHSampleTimer:TimerUDB:timer_enable\/q       macrocell50   1250   1250  27656  RISE       1
\pHSampleTimer:TimerUDB:trig_disable\/main_1  macrocell51   3583   4833  33324  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:trig_disable\/clock_0               macrocell51         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LevelSelect:Sync:ctrl_reg\/control_2
Path End       : Net_2878/main_1
Capture Clock  : Net_2878/clock_0
Path slack     : 33458p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           4699
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LevelSelect:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LevelSelect:Sync:ctrl_reg\/control_2  controlcell4   2050   2050  26475  RISE       1
Net_2878/main_1                        macrocell54    2649   4699  33458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2878/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pHSampleTimer:TimerUDB:timer_enable\/q
Path End       : \pHSampleTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \pHSampleTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 33460p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4697
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:timer_enable\/clock_0               macrocell50         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\pHSampleTimer:TimerUDB:timer_enable\/q       macrocell50   1250   1250  27656  RISE       1
\pHSampleTimer:TimerUDB:timer_enable\/main_2  macrocell50   3447   4697  33460  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:timer_enable\/clock_0               macrocell50         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LevelSelect:Sync:ctrl_reg\/control_1
Path End       : Net_2878/main_2
Capture Clock  : Net_2878/clock_0
Path slack     : 33773p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LevelSelect:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LevelSelect:Sync:ctrl_reg\/control_1  controlcell4   2050   2050  26655  RISE       1
Net_2878/main_2                        macrocell54    2334   4384  33773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2878/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LevelSelect:Sync:ctrl_reg\/control_0
Path End       : Net_2878/main_3
Capture Clock  : Net_2878/clock_0
Path slack     : 33774p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LevelSelect:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LevelSelect:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  26053  RISE       1
Net_2878/main_3                        macrocell54    2333   4383  33774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2878/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pHSampleTimer:TimerUDB:run_mode\/q
Path End       : Net_2034/main_0
Capture Clock  : Net_2034/clock_0
Path slack     : 34012p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:run_mode\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\pHSampleTimer:TimerUDB:run_mode\/q  macrocell48   1250   1250  31376  RISE       1
Net_2034/main_0                      macrocell49   2895   4145  34012  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2034/clock_0                                            macrocell49         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pHSampleTimer:TimerUDB:run_mode\/q
Path End       : \pHSampleTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \pHSampleTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 34012p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:run_mode\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\pHSampleTimer:TimerUDB:run_mode\/q           macrocell48   1250   1250  31376  RISE       1
\pHSampleTimer:TimerUDB:trig_disable\/main_2  macrocell51   2895   4145  34012  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:trig_disable\/clock_0               macrocell51         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pHSampleTimer:TimerUDB:run_mode\/q
Path End       : \pHSampleTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \pHSampleTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 34012p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:run_mode\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\pHSampleTimer:TimerUDB:run_mode\/q           macrocell48   1250   1250  31376  RISE       1
\pHSampleTimer:TimerUDB:timer_enable\/main_3  macrocell50   2894   4144  34012  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:timer_enable\/clock_0               macrocell50         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pHSampleTimer:TimerUDB:trig_disable\/q
Path End       : \pHSampleTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \pHSampleTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 34314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:trig_disable\/clock_0               macrocell51         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\pHSampleTimer:TimerUDB:trig_disable\/q       macrocell51   1250   1250  34314  RISE       1
\pHSampleTimer:TimerUDB:timer_enable\/main_5  macrocell50   2592   3842  34314  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:timer_enable\/clock_0               macrocell50         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pHSampleTimer:TimerUDB:trig_disable\/q
Path End       : \pHSampleTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \pHSampleTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 34318p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:trig_disable\/clock_0               macrocell51         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\pHSampleTimer:TimerUDB:trig_disable\/q       macrocell51   1250   1250  34314  RISE       1
\pHSampleTimer:TimerUDB:trig_disable\/main_4  macrocell51   2589   3839  34318  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:trig_disable\/clock_0               macrocell51         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pHSampleTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \pHSampleTimer:TimerUDB:run_mode\/main_0
Capture Clock  : \pHSampleTimer:TimerUDB:run_mode\/clock_0
Path slack     : 34329p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\pHSampleTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  34329  RISE       1
\pHSampleTimer:TimerUDB:run_mode\/main_0                     macrocell48    2617   3827  34329  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:run_mode\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pHSampleTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \pHSampleTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \pHSampleTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 34338p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3818
-------------------------------------   ---- 
End-of-path arrival time (ps)           3818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\pHSampleTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  34329  RISE       1
\pHSampleTimer:TimerUDB:timer_enable\/main_1                 macrocell50    2608   3818  34338  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:timer_enable\/clock_0               macrocell50         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2034/q
Path End       : \pHSampleTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \pHSampleTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 35473p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6194
-------------------------------------   ---- 
End-of-path arrival time (ps)           6194
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2034/clock_0                                            macrocell49         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_2034/q                                    macrocell49    1250   1250  27136  RISE       1
\pHSampleTimer:TimerUDB:rstSts:stsreg\/reset  statusicell3   4944   6194  35473  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\pHSampleTimer:TimerUDB:rstSts:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 977763p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18007
-------------------------------------   ----- 
End-of-path arrival time (ps)           18007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/clock     datapathcell8       0      0  RISE       1

Data path
pin name                                                    model name      delay     AT   slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell8    4867   9577  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell8    5130  14707  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell9       0  14707  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell9    3300  18007  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell10      0  18007  977763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/clock     datapathcell10      0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 981063p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14707
-------------------------------------   ----- 
End-of-path arrival time (ps)           14707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/clock     datapathcell8       0      0  RISE       1

Data path
pin name                                                    model name      delay     AT   slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell8    4867   9577  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell8    5130  14707  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell9       0  14707  981063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/clock     datapathcell9       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \PingSensorEchoTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \PingSensorEchoTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 982662p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16838
-------------------------------------   ----- 
End-of-path arrival time (ps)           16838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/clock       datapathcell6       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell6    760    760  982662  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell7      0    760  982662  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell7   2740   3500  982662  RISE       1
\PingSensorEchoTimer:TimerUDB:status_tc\/main_1         macrocell12     4753   8253  982662  RISE       1
\PingSensorEchoTimer:TimerUDB:status_tc\/q              macrocell12     3350  11603  982662  RISE       1
\PingSensorEchoTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell4    5235  16838  982662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:rstSts:stsreg\/clock         statusicell4        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorControl:Sync:ctrl_reg\/control_0
Path End       : \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 982849p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12921
-------------------------------------   ----- 
End-of-path arrival time (ps)           12921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorControl:Sync:ctrl_reg\/clock                    controlcell2        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PingSensorControl:Sync:ctrl_reg\/control_0               controlcell2    1210   1210  982849  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell6   6581   7791  982849  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell6   5130  12921  982849  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell7      0  12921  982849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\/clock       datapathcell7       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \PingSensorSampleTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \PingSensorSampleTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 983045p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16455
-------------------------------------   ----- 
End-of-path arrival time (ps)           16455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/clock     datapathcell8       0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell8     760    760  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell9       0    760  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell9    1210   1970  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell10      0   1970  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell10   2740   4710  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:status_tc\/main_1         macrocell18      5527  10237  983045  RISE       1
\PingSensorSampleTimer:TimerUDB:status_tc\/q              macrocell18      3350  13587  983045  RISE       1
\PingSensorSampleTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell5     2868  16455  983045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:rstSts:stsreg\/clock       statusicell5        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 983715p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10225
-------------------------------------   ----- 
End-of-path arrival time (ps)           10225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/clock     datapathcell8       0      0  RISE       1

Data path
pin name                                                    model name      delay     AT   slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell9    5515  10225  983715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/clock     datapathcell9       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 984363p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9577
-------------------------------------   ---- 
End-of-path arrival time (ps)           9577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/clock     datapathcell8       0      0  RISE       1

Data path
pin name                                                    model name      delay     AT   slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell8    4867   9577  984363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/clock     datapathcell8       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3202/q
Path End       : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/cs_addr_2
Capture Clock  : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 985509p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8431
-------------------------------------   ---- 
End-of-path arrival time (ps)           8431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3202/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name                                                    model name      delay     AT   slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3202/q                                                  macrocell58      1250   1250  982780  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/cs_addr_2  datapathcell10   7181   8431  985509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/clock     datapathcell10      0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorControl:Sync:ctrl_reg\/control_0
Path End       : \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 985602p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8338
-------------------------------------   ---- 
End-of-path arrival time (ps)           8338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorControl:Sync:ctrl_reg\/clock                    controlcell2        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PingSensorControl:Sync:ctrl_reg\/control_0               controlcell2    1210   1210  982849  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell7   7128   8338  985602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\/clock       datapathcell7       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorControl:Sync:ctrl_reg\/control_0
Path End       : \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 986149p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7791
-------------------------------------   ---- 
End-of-path arrival time (ps)           7791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorControl:Sync:ctrl_reg\/clock                    controlcell2        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PingSensorControl:Sync:ctrl_reg\/control_0               controlcell2    1210   1210  982849  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell6   6581   7791  986149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/clock       datapathcell6       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorControl:Sync:ctrl_reg\/control_0
Path End       : \PingSensorEchoTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \PingSensorEchoTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 986479p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10011
-------------------------------------   ----- 
End-of-path arrival time (ps)           10011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorControl:Sync:ctrl_reg\/clock                    controlcell2        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PingSensorControl:Sync:ctrl_reg\/control_0         controlcell2   1210   1210  982849  RISE       1
\PingSensorEchoTimer:TimerUDB:timer_enable\/main_0  macrocell55    8801  10011  986479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:timer_enable\/clock_0        macrocell55         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 986625p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7315
-------------------------------------   ---- 
End-of-path arrival time (ps)           7315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/clock     datapathcell8       0      0  RISE       1

Data path
pin name                                                    model name      delay     AT   slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell10   2605   7315  986625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/clock     datapathcell10      0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorEchoTimer:TimerUDB:timer_enable\/q
Path End       : \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 986806p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7134
-------------------------------------   ---- 
End-of-path arrival time (ps)           7134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:timer_enable\/clock_0        macrocell55         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PingSensorEchoTimer:TimerUDB:timer_enable\/q             macrocell55     1250   1250  984351  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell7   5884   7134  986806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\/clock       datapathcell7       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorSampleTimer:TimerUDB:timer_enable\/q
Path End       : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 987242p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6698
-------------------------------------   ---- 
End-of-path arrival time (ps)           6698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:timer_enable\/clock_0      macrocell59         0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PingSensorSampleTimer:TimerUDB:timer_enable\/q             macrocell59     1250   1250  981467  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/cs_addr_1  datapathcell9   5448   6698  987242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/clock     datapathcell9       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorControl:Sync:ctrl_reg\/control_0
Path End       : \PingSensorEchoTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \PingSensorEchoTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 987381p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9109
-------------------------------------   ---- 
End-of-path arrival time (ps)           9109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorControl:Sync:ctrl_reg\/clock                    controlcell2        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PingSensorControl:Sync:ctrl_reg\/control_0         controlcell2   1210   1210  982849  RISE       1
\PingSensorEchoTimer:TimerUDB:trig_disable\/main_0  macrocell56    7899   9109  987381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:trig_disable\/clock_0        macrocell56         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \PingSensorSampleTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \PingSensorSampleTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 987412p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9078
-------------------------------------   ---- 
End-of-path arrival time (ps)           9078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/clock     datapathcell8       0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell8     760    760  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell9       0    760  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell9    1210   1970  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell10      0   1970  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell10   2740   4710  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:trig_disable\/main_3      macrocell60      4368   9078  987412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:trig_disable\/clock_0      macrocell60         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_3202/main_1
Capture Clock  : Net_3202/clock_0
Path slack     : 987423p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9067
-------------------------------------   ---- 
End-of-path arrival time (ps)           9067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/clock     datapathcell8       0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell8     760    760  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell9       0    760  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell9    1210   1970  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell10      0   1970  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell10   2740   4710  977763  RISE       1
Net_3202/main_1                                           macrocell58      4357   9067  987423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3202/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \PingSensorSampleTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \PingSensorSampleTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 987423p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9067
-------------------------------------   ---- 
End-of-path arrival time (ps)           9067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/clock     datapathcell8       0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell8     760    760  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell9       0    760  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell9    1210   1970  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell10      0   1970  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell10   2740   4710  977763  RISE       1
\PingSensorSampleTimer:TimerUDB:timer_enable\/main_4      macrocell59      4357   9067  987423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:timer_enable\/clock_0      macrocell59         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987664p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/clock       datapathcell6       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell6    760    760  982662  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell7      0    760  982662  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell7   2740   3500  982662  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell6   2776   6276  987664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/clock       datapathcell6       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987676p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6264
-------------------------------------   ---- 
End-of-path arrival time (ps)           6264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/clock       datapathcell6       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell6    760    760  982662  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell7      0    760  982662  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell7   2740   3500  982662  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell7   2764   6264  987676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\/clock       datapathcell7       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorSampleTimer:TimerUDB:timer_enable\/q
Path End       : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 988067p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5873
-------------------------------------   ---- 
End-of-path arrival time (ps)           5873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:timer_enable\/clock_0      macrocell59         0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PingSensorSampleTimer:TimerUDB:timer_enable\/q             macrocell59     1250   1250  981467  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_1  datapathcell8   4623   5873  988067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/clock     datapathcell8       0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3202/q
Path End       : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/cs_addr_2
Capture Clock  : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 988597p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5343
-------------------------------------   ---- 
End-of-path arrival time (ps)           5343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3202/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_3202/q                                                  macrocell58     1250   1250  982780  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/cs_addr_2  datapathcell9   4093   5343  988597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\/clock     datapathcell9       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorSampleTimer:TimerUDB:timer_enable\/q
Path End       : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 988618p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5322
-------------------------------------   ---- 
End-of-path arrival time (ps)           5322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:timer_enable\/clock_0      macrocell59         0      0  RISE       1

Data path
pin name                                                    model name      delay     AT   slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\PingSensorSampleTimer:TimerUDB:timer_enable\/q             macrocell59      1250   1250  981467  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/cs_addr_1  datapathcell10   4072   5322  988618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\/clock     datapathcell10      0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorEchoTimer:TimerUDB:timer_enable\/q
Path End       : \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 988701p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5239
-------------------------------------   ---- 
End-of-path arrival time (ps)           5239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:timer_enable\/clock_0        macrocell55         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PingSensorEchoTimer:TimerUDB:timer_enable\/q             macrocell55     1250   1250  984351  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell6   3989   5239  988701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/clock       datapathcell6       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \PingSensorEchoTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \PingSensorEchoTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 989154p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/clock       datapathcell6       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell6    760    760  982662  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell7      0    760  982662  RISE       1
\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell7   2740   3500  982662  RISE       1
\PingSensorEchoTimer:TimerUDB:trig_disable\/main_3      macrocell56     3836   7336  989154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:trig_disable\/clock_0        macrocell56         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3202/q
Path End       : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_2
Capture Clock  : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 989380p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3202/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_3202/q                                                  macrocell58     1250   1250  982780  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_2  datapathcell8   3310   4560  989380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\/clock     datapathcell8       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorSampleTimer:TimerUDB:timer_enable\/q
Path End       : \PingSensorSampleTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \PingSensorSampleTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 989772p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6718
-------------------------------------   ---- 
End-of-path arrival time (ps)           6718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:timer_enable\/clock_0      macrocell59         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\PingSensorSampleTimer:TimerUDB:timer_enable\/q       macrocell59   1250   1250  981467  RISE       1
\PingSensorSampleTimer:TimerUDB:trig_disable\/main_1  macrocell60   5468   6718  989772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:trig_disable\/clock_0      macrocell60         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorSampleTimer:TimerUDB:timer_enable\/q
Path End       : \PingSensorSampleTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \PingSensorSampleTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 989782p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6708
-------------------------------------   ---- 
End-of-path arrival time (ps)           6708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:timer_enable\/clock_0      macrocell59         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\PingSensorSampleTimer:TimerUDB:timer_enable\/q       macrocell59   1250   1250  981467  RISE       1
\PingSensorSampleTimer:TimerUDB:timer_enable\/main_2  macrocell59   5458   6708  989782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:timer_enable\/clock_0      macrocell59         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorEchoTimer:TimerUDB:timer_enable\/q
Path End       : Net_2878/main_9
Capture Clock  : Net_2878/clock_0
Path slack     : 989938p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6552
-------------------------------------   ---- 
End-of-path arrival time (ps)           6552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:timer_enable\/clock_0        macrocell55         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\PingSensorEchoTimer:TimerUDB:timer_enable\/q  macrocell55   1250   1250  984351  RISE       1
Net_2878/main_9                                macrocell54   5302   6552  989938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2878/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorEchoTimer:TimerUDB:run_mode\/q
Path End       : \PingSensorEchoTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \PingSensorEchoTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 990291p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6199
-------------------------------------   ---- 
End-of-path arrival time (ps)           6199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:run_mode\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\PingSensorEchoTimer:TimerUDB:run_mode\/q           macrocell53   1250   1250  984602  RISE       1
\PingSensorEchoTimer:TimerUDB:trig_disable\/main_2  macrocell56   4949   6199  990291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:trig_disable\/clock_0        macrocell56         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3202/q
Path End       : \PingSensorSampleTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \PingSensorSampleTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 990999p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9001
-------------------------------------   ---- 
End-of-path arrival time (ps)           9001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3202/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
Net_3202/q                                            macrocell58    1250   1250  982780  RISE       1
\PingSensorSampleTimer:TimerUDB:rstSts:stsreg\/reset  statusicell5   7751   9001  990999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:rstSts:stsreg\/clock       statusicell5        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorSampleTimer:TimerUDB:trig_disable\/q
Path End       : \PingSensorSampleTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \PingSensorSampleTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 991248p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:trig_disable\/clock_0      macrocell60         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\PingSensorSampleTimer:TimerUDB:trig_disable\/q       macrocell60   1250   1250  991248  RISE       1
\PingSensorSampleTimer:TimerUDB:trig_disable\/main_4  macrocell60   3992   5242  991248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:trig_disable\/clock_0      macrocell60         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3202/q
Path End       : \PingSensorSampleTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \PingSensorSampleTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 991411p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5079
-------------------------------------   ---- 
End-of-path arrival time (ps)           5079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3202/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_3202/q                                            macrocell58   1250   1250  982780  RISE       1
\PingSensorSampleTimer:TimerUDB:timer_enable\/main_0  macrocell59   3829   5079  991411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:timer_enable\/clock_0      macrocell59         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3202/q
Path End       : \PingSensorSampleTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \PingSensorSampleTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 991419p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5071
-------------------------------------   ---- 
End-of-path arrival time (ps)           5071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3202/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_3202/q                                            macrocell58   1250   1250  982780  RISE       1
\PingSensorSampleTimer:TimerUDB:trig_disable\/main_0  macrocell60   3821   5071  991419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:trig_disable\/clock_0      macrocell60         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorControl:Sync:ctrl_reg\/control_0
Path End       : \PingSensorEchoTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \PingSensorEchoTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 991644p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8356
-------------------------------------   ---- 
End-of-path arrival time (ps)           8356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorControl:Sync:ctrl_reg\/clock                    controlcell2        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PingSensorControl:Sync:ctrl_reg\/control_0         controlcell2   1210   1210  982849  RISE       1
\PingSensorEchoTimer:TimerUDB:rstSts:stsreg\/reset  statusicell4   7146   8356  991644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:rstSts:stsreg\/clock         statusicell4        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorSampleTimer:TimerUDB:trig_disable\/q
Path End       : \PingSensorSampleTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \PingSensorSampleTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 991779p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4711
-------------------------------------   ---- 
End-of-path arrival time (ps)           4711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:trig_disable\/clock_0      macrocell60         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\PingSensorSampleTimer:TimerUDB:trig_disable\/q       macrocell60   1250   1250  991248  RISE       1
\PingSensorSampleTimer:TimerUDB:timer_enable\/main_5  macrocell59   3461   4711  991779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:timer_enable\/clock_0      macrocell59         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorEchoTimer:TimerUDB:timer_enable\/q
Path End       : \PingSensorEchoTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \PingSensorEchoTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 991827p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:timer_enable\/clock_0        macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\PingSensorEchoTimer:TimerUDB:timer_enable\/q       macrocell55   1250   1250  984351  RISE       1
\PingSensorEchoTimer:TimerUDB:trig_disable\/main_1  macrocell56   3413   4663  991827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:trig_disable\/clock_0        macrocell56         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorSampleTimer:TimerUDB:run_mode\/q
Path End       : Net_3202/main_0
Capture Clock  : Net_3202/clock_0
Path slack     : 992257p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4233
-------------------------------------   ---- 
End-of-path arrival time (ps)           4233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:run_mode\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\PingSensorSampleTimer:TimerUDB:run_mode\/q  macrocell57   1250   1250  989056  RISE       1
Net_3202/main_0                              macrocell58   2983   4233  992257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3202/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorSampleTimer:TimerUDB:run_mode\/q
Path End       : \PingSensorSampleTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \PingSensorSampleTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 992257p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4233
-------------------------------------   ---- 
End-of-path arrival time (ps)           4233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:run_mode\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\PingSensorSampleTimer:TimerUDB:run_mode\/q           macrocell57   1250   1250  989056  RISE       1
\PingSensorSampleTimer:TimerUDB:timer_enable\/main_3  macrocell59   2983   4233  992257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:timer_enable\/clock_0      macrocell59         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorEchoTimer:TimerUDB:capture_last\/q
Path End       : Net_2878/main_8
Capture Clock  : Net_2878/clock_0
Path slack     : 992335p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:capture_last\/clock_0        macrocell52         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\PingSensorEchoTimer:TimerUDB:capture_last\/q  macrocell52   1250   1250  986748  RISE       1
Net_2878/main_8                                macrocell54   2905   4155  992335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2878/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorSampleTimer:TimerUDB:run_mode\/q
Path End       : \PingSensorSampleTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \PingSensorSampleTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 992403p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:run_mode\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\PingSensorSampleTimer:TimerUDB:run_mode\/q           macrocell57   1250   1250  989056  RISE       1
\PingSensorSampleTimer:TimerUDB:trig_disable\/main_2  macrocell60   2837   4087  992403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:trig_disable\/clock_0      macrocell60         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorEchoTimer:TimerUDB:trig_disable\/q
Path End       : \PingSensorEchoTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \PingSensorEchoTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 992461p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:trig_disable\/clock_0        macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\PingSensorEchoTimer:TimerUDB:trig_disable\/q       macrocell56   1250   1250  986226  RISE       1
\PingSensorEchoTimer:TimerUDB:trig_disable\/main_4  macrocell56   2779   4029  992461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:trig_disable\/clock_0        macrocell56         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorSampleTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PingSensorSampleTimer:TimerUDB:run_mode\/main_0
Capture Clock  : \PingSensorSampleTimer:TimerUDB:run_mode\/clock_0
Path slack     : 992725p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3765
-------------------------------------   ---- 
End-of-path arrival time (ps)           3765
 
Launch Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                            clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                             model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PingSensorSampleTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  992725  RISE       1
\PingSensorSampleTimer:TimerUDB:run_mode\/main_0                     macrocell57    2555   3765  992725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:run_mode\/clock_0          macrocell57         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorSampleTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PingSensorSampleTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \PingSensorSampleTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 992733p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3757
-------------------------------------   ---- 
End-of-path arrival time (ps)           3757
 
Launch Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                            clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                             model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PingSensorSampleTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  992725  RISE       1
\PingSensorSampleTimer:TimerUDB:timer_enable\/main_1                 macrocell59    2547   3757  992733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorSampleTimer:TimerUDB:timer_enable\/clock_0      macrocell59         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorEchoTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PingSensorEchoTimer:TimerUDB:run_mode\/main_8
Capture Clock  : \PingSensorEchoTimer:TimerUDB:run_mode\/clock_0
Path slack     : 992956p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                          clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                           model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PingSensorEchoTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  992956  RISE       1
\PingSensorEchoTimer:TimerUDB:run_mode\/main_8                     macrocell53    2324   3534  992956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:run_mode\/clock_0            macrocell53         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PingSensorEchoTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PingSensorEchoTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \PingSensorEchoTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 992956p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                          clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                           model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PingSensorEchoTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  992956  RISE       1
\PingSensorEchoTimer:TimerUDB:timer_enable\/main_3                 macrocell55    2324   3534  992956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PingSensorEchoTimer:TimerUDB:timer_enable\/clock_0        macrocell55         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061385p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15758
-------------------------------------   ----- 
End-of-path arrival time (ps)           15758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell33     1250   1250  1061385  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell3      8843  10093  1061385  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      3350  13443  1061385  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2315  15758  1061385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1061636p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21197
-------------------------------------   ----- 
End-of-path arrival time (ps)           21197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1061636  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell4      7933  11513  1061636  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell4      3350  14863  1061636  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell1    6335  21197  1061636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1061777p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16196
-------------------------------------   ----- 
End-of-path arrival time (ps)           16196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell37   1250   1250  1061777  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell6    8729   9979  1061777  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell6    3350  13329  1061777  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2867  16196  1061777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1065741p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11583
-------------------------------------   ----- 
End-of-path arrival time (ps)           11583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell37     1250   1250  1061777  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3  10333  11583  1065741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1066661p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10662
-------------------------------------   ----- 
End-of-path arrival time (ps)           10662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell33     1250   1250  1061385  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   9412  10662  1066661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1066803p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13020
-------------------------------------   ----- 
End-of-path arrival time (ps)           13020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell37   1250   1250  1061777  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell38  11770  13020  1066803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1066803p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13020
-------------------------------------   ----- 
End-of-path arrival time (ps)           13020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell37   1250   1250  1061777  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell41  11770  13020  1066803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1067335p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9988
-------------------------------------   ---- 
End-of-path arrival time (ps)           9988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell38     1250   1250  1063528  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   8738   9988  1067335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1068236p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11587
-------------------------------------   ----- 
End-of-path arrival time (ps)           11587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell37   1250   1250  1061777  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell43  10337  11587  1068236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1068298p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11525
-------------------------------------   ----- 
End-of-path arrival time (ps)           11525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1061636  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell34     7945  11525  1068298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068780p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8544
-------------------------------------   ---- 
End-of-path arrival time (ps)           8544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell34     1250   1250  1062953  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   7294   8544  1068780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1068914p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10909
-------------------------------------   ----- 
End-of-path arrival time (ps)           10909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1064332  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell35    10719  10909  1068914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1069067p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10757
-------------------------------------   ----- 
End-of-path arrival time (ps)           10757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell38   1250   1250  1063528  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell40   9507  10757  1069067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1069080p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10743
-------------------------------------   ----- 
End-of-path arrival time (ps)           10743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell38   1250   1250  1063528  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell39   9493  10743  1069080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell39         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1069485p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10339
-------------------------------------   ----- 
End-of-path arrival time (ps)           10339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1064332  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell33    10149  10339  1069485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1069818p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10006
-------------------------------------   ----- 
End-of-path arrival time (ps)           10006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell38   1250   1250  1063528  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell43   8756  10006  1069818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1070048p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12785
-------------------------------------   ----- 
End-of-path arrival time (ps)           12785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1070048  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell8      2241   5821  1070048  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell8      3350   9171  1070048  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell2    3614  12785  1070048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1070378p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9445
-------------------------------------   ---- 
End-of-path arrival time (ps)           9445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell34   1250   1250  1062953  RISE       1
\UART:BUART:txn\/main_2    macrocell32   8195   9445  1070378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell32         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1070378p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9445
-------------------------------------   ---- 
End-of-path arrival time (ps)           9445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell34   1250   1250  1062953  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell36   8195   9445  1070378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1070508p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9316
-------------------------------------   ---- 
End-of-path arrival time (ps)           9316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell36   1250   1250  1070508  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell34   8066   9316  1070508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070990p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6334
-------------------------------------   ---- 
End-of-path arrival time (ps)           6334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1064332  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   6144   6334  1070990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1071021p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8803
-------------------------------------   ---- 
End-of-path arrival time (ps)           8803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1064332  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell34     8613   8803  1071021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1071062p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8761
-------------------------------------   ---- 
End-of-path arrival time (ps)           8761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell38   1250   1250  1063528  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell38   7511   8761  1071062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1071062p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8761
-------------------------------------   ---- 
End-of-path arrival time (ps)           8761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell38   1250   1250  1063528  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell41   7511   8761  1071062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1071220p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8603
-------------------------------------   ---- 
End-of-path arrival time (ps)           8603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1071220  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell33     8413   8603  1071220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1071268p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8556
-------------------------------------   ---- 
End-of-path arrival time (ps)           8556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell37   1250   1250  1061777  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell46   7306   8556  1071268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1071399p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8424
-------------------------------------   ---- 
End-of-path arrival time (ps)           8424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell36   1250   1250  1070508  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell35   7174   8424  1071399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1071419p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8404
-------------------------------------   ---- 
End-of-path arrival time (ps)           8404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell36   1250   1250  1070508  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell33   7154   8404  1071419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1071557p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8267
-------------------------------------   ---- 
End-of-path arrival time (ps)           8267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell35   1250   1250  1062298  RISE       1
\UART:BUART:txn\/main_4    macrocell32   7017   8267  1071557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell32         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1071557p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8267
-------------------------------------   ---- 
End-of-path arrival time (ps)           8267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell35   1250   1250  1062298  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell36   7017   8267  1071557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1071615p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8209
-------------------------------------   ---- 
End-of-path arrival time (ps)           8209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell33   1250   1250  1061385  RISE       1
\UART:BUART:txn\/main_1    macrocell32   6959   8209  1071615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell32         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1071615p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8209
-------------------------------------   ---- 
End-of-path arrival time (ps)           8209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell33   1250   1250  1061385  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell36   6959   8209  1071615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1071788p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8035
-------------------------------------   ---- 
End-of-path arrival time (ps)           8035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1071220  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell35     7845   8035  1071788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1072017p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7806
-------------------------------------   ---- 
End-of-path arrival time (ps)           7806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell38   1250   1250  1063528  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell46   6556   7806  1072017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072275p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell42     1250   1250  1072275  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3799   5049  1072275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1072406p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7417
-------------------------------------   ---- 
End-of-path arrival time (ps)           7417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell34   1250   1250  1062953  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell35   6167   7417  1072406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1072550p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7273
-------------------------------------   ---- 
End-of-path arrival time (ps)           7273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1072550  RISE       1
\UART:BUART:txn\/main_3                macrocell32     2903   7273  1072550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell32         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1072568p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7255
-------------------------------------   ---- 
End-of-path arrival time (ps)           7255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell35   1250   1250  1062298  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell34   6005   7255  1072568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1072577p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7246
-------------------------------------   ---- 
End-of-path arrival time (ps)           7246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell37   1250   1250  1061777  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell40   5996   7246  1072577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1072581p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7242
-------------------------------------   ---- 
End-of-path arrival time (ps)           7242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell33   1250   1250  1061385  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell34   5992   7242  1072581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1072593p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7230
-------------------------------------   ---- 
End-of-path arrival time (ps)           7230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1064332  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell36     7040   7230  1072593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1072812p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7011
-------------------------------------   ---- 
End-of-path arrival time (ps)           7011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell40   1250   1250  1065311  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell38   5761   7011  1072812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1072812p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7011
-------------------------------------   ---- 
End-of-path arrival time (ps)           7011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell40   1250   1250  1065311  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell41   5761   7011  1072812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072852p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6971
-------------------------------------   ---- 
End-of-path arrival time (ps)           6971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell40   1250   1250  1065311  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell43   5721   6971  1072852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1072863p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6961
-------------------------------------   ---- 
End-of-path arrival time (ps)           6961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell41   1250   1250  1067193  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell39   5711   6961  1072863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell39         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1072977p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6847
-------------------------------------   ---- 
End-of-path arrival time (ps)           6847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell34   1250   1250  1062953  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell33   5597   6847  1072977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1073347p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6476
-------------------------------------   ---- 
End-of-path arrival time (ps)           6476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell40   1250   1250  1065311  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell46   5226   6476  1073347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073427p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell41   1250   1250  1067193  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell40   5147   6397  1073427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073775p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6049
-------------------------------------   ---- 
End-of-path arrival time (ps)           6049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                      macrocell44   1250   1250  1068742  RISE       1
\UART:BUART:rx_state_0\/main_6  macrocell38   4799   6049  1073775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073957p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                      macrocell45   1250   1250  1068927  RISE       1
\UART:BUART:rx_state_0\/main_7  macrocell38   4616   5866  1073957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074157p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5666
-------------------------------------   ---- 
End-of-path arrival time (ps)           5666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell37   1250   1250  1061777  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell39   4416   5666  1074157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell39         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074188p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5636
-------------------------------------   ---- 
End-of-path arrival time (ps)           5636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074188  RISE       1
\UART:BUART:rx_state_0\/main_9         macrocell38   3696   5636  1074188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074188p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5636
-------------------------------------   ---- 
End-of-path arrival time (ps)           5636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074188  RISE       1
\UART:BUART:rx_state_2\/main_8         macrocell41   3696   5636  1074188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1074315p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                       macrocell44   1250   1250  1068742  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell46   4258   5508  1074315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074319p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5504
-------------------------------------   ---- 
End-of-path arrival time (ps)           5504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell33   1250   1250  1061385  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell33   4254   5504  1074319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074368p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5455
-------------------------------------   ---- 
End-of-path arrival time (ps)           5455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074368  RISE       1
\UART:BUART:rx_state_0\/main_8         macrocell38   3515   5455  1074368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074368p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5455
-------------------------------------   ---- 
End-of-path arrival time (ps)           5455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074368  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell41   3515   5455  1074368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074369p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5454
-------------------------------------   ---- 
End-of-path arrival time (ps)           5454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074369  RISE       1
\UART:BUART:rx_state_0\/main_10        macrocell38   3514   5454  1074369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074369p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5454
-------------------------------------   ---- 
End-of-path arrival time (ps)           5454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074369  RISE       1
\UART:BUART:rx_state_2\/main_9         macrocell41   3514   5454  1074369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1074500p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5323
-------------------------------------   ---- 
End-of-path arrival time (ps)           5323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                       macrocell45   1250   1250  1068927  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell46   4073   5323  1074500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074631p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5573
-------------------------------------   ---- 
End-of-path arrival time (ps)           5573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell39         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell39     1250   1250  1070838  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4323   5573  1074631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074697p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell35   1250   1250  1062298  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell33   3876   5126  1074697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074698p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5125
-------------------------------------   ---- 
End-of-path arrival time (ps)           5125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell35   1250   1250  1062298  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell35   3875   5125  1074698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1074753p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5070
-------------------------------------   ---- 
End-of-path arrival time (ps)           5070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell42   1250   1250  1072275  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell46   3820   5070  1074753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074764p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5059
-------------------------------------   ---- 
End-of-path arrival time (ps)           5059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell42   1250   1250  1072275  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell38   3809   5059  1074764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074764p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5059
-------------------------------------   ---- 
End-of-path arrival time (ps)           5059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell42   1250   1250  1072275  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell41   3809   5059  1074764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074770p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell34   1250   1250  1062953  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell34   3803   5053  1074770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074989p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell33   1250   1250  1061385  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell35   3584   4834  1074989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075066p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074188  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell39   2817   4757  1075066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell39         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075068p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075068  RISE       1
MODIN1_1/main_0                        macrocell44   2815   4755  1075068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075068p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075068  RISE       1
MODIN1_0/main_0                        macrocell45   2815   4755  1075068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075078p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074188  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell40   2806   4746  1075078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075083p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075068  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell42   2801   4741  1075083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075150p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell36   1250   1250  1070508  RISE       1
\UART:BUART:txn\/main_6   macrocell32   3423   4673  1075150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell32         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075248p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074368  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell39   2636   4576  1075248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell39         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075253p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074369  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell39   2631   4571  1075253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell39         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075258p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4566
-------------------------------------   ---- 
End-of-path arrival time (ps)           4566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074368  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell40   2626   4566  1075258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075258p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075258  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell42   2625   4565  1075258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell41   1250   1250  1067193  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell38   3315   4565  1075259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell41   1250   1250  1067193  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell41   3315   4565  1075259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075258  RISE       1
MODIN1_1/main_1                        macrocell44   2624   4564  1075259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075258  RISE       1
MODIN1_0/main_1                        macrocell45   2624   4564  1075259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075264p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell41   1250   1250  1067193  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell46   3309   4559  1075264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075264p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074369  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell40   2619   4559  1075264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075392p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell32         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell32   1250   1250  1075392  RISE       1
\UART:BUART:txn\/main_0  macrocell32   3181   4431  1075392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell32         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075536p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4288
-------------------------------------   ---- 
End-of-path arrival time (ps)           4288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell41   1250   1250  1067193  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell43   3038   4288  1075536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075571p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075571  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell42   2312   4252  1075571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075694p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4129
-------------------------------------   ---- 
End-of-path arrival time (ps)           4129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell47   1250   1250  1075694  RISE       1
\UART:BUART:rx_state_2\/main_6  macrocell41   2879   4129  1075694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075761p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell40   1250   1250  1065311  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell39   2812   4062  1075761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell39         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075775p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell40   1250   1250  1065311  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell40   2798   4048  1075775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075786p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1071220  RISE       1
\UART:BUART:txn\/main_5                      macrocell32     3847   4037  1075786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell32         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075953p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell44   1250   1250  1068742  RISE       1
MODIN1_1/main_3  macrocell44   2620   3870  1075953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075988p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell42   1250   1250  1072275  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell40   2585   3835  1075988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075991p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell42   1250   1250  1072275  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell39   2582   3832  1075991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell39         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell45         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell45   1250   1250  1068927  RISE       1
MODIN1_1/main_4  macrocell44   2297   3547  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell45         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell45   1250   1250  1068927  RISE       1
MODIN1_0/main_3  macrocell45   2297   3547  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1077964p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell46    1250   1250  1077964  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell2   3619   4869  1077964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9974290p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21480
-------------------------------------   ----- 
End-of-path arrival time (ps)           21480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/clock          datapathcell16      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell16    760    760  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell17      0    760  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell17   1210   1970  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell18      0   1970  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell18   1210   3180  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell19      0   3180  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell19   2740   5920  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell16   3830   9750  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell16   5130  14880  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell17      0  14880  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell17   3300  18180  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell18      0  18180  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell18   3300  21480  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell19      0  21480  9974290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/clock          datapathcell19      0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 9974930p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20840
-------------------------------------   ----- 
End-of-path arrival time (ps)           20840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell13      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell13    760    760  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell14      0    760  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell14   1210   1970  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell15      0   1970  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell15   2740   4710  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell13   7700  12410  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell13   5130  17540  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell14      0  17540  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell14   3300  20840  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell15      0  20840  9974930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/clock        datapathcell15      0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 9977590p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18180
-------------------------------------   ----- 
End-of-path arrival time (ps)           18180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/clock          datapathcell16      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell16    760    760  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell17      0    760  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell17   1210   1970  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell18      0   1970  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell18   1210   3180  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell19      0   3180  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell19   2740   5920  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell16   3830   9750  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell16   5130  14880  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell17      0  14880  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell17   3300  18180  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell18      0  18180  9977590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/clock          datapathcell18      0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 9978230p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17540
-------------------------------------   ----- 
End-of-path arrival time (ps)           17540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell13      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell13    760    760  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell14      0    760  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell14   1210   1970  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell15      0   1970  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell15   2740   4710  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell13   7700  12410  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell13   5130  17540  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell14      0  17540  9978230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/clock        datapathcell14      0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 9978644p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17126
-------------------------------------   ----- 
End-of-path arrival time (ps)           17126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/clock     datapathcell20      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT    slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell20    760    760  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell21      0    760  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell21   1210   1970  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell22      0   1970  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell22   2740   4710  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell20   3986   8696  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell20   5130  13826  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell21      0  13826  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell21   3300  17126  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell22      0  17126  9978644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/clock     datapathcell22      0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 9980890p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14880
-------------------------------------   ----- 
End-of-path arrival time (ps)           14880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/clock          datapathcell16      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell16    760    760  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell17      0    760  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell17   1210   1970  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell18      0   1970  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell18   1210   3180  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell19      0   3180  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell19   2740   5920  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell16   3830   9750  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell16   5130  14880  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell17      0  14880  9980890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/clock          datapathcell17      0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 9981530p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12410
-------------------------------------   ----- 
End-of-path arrival time (ps)           12410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell13      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell13    760    760  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell14      0    760  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell14   1210   1970  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell15      0   1970  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell15   2740   4710  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell13   7700  12410  9981530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell13      0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 9981944p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13826
-------------------------------------   ----- 
End-of-path arrival time (ps)           13826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/clock     datapathcell20      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT    slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell20    760    760  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell21      0    760  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell21   1210   1970  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell22      0   1970  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell22   2740   4710  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell20   3986   8696  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell20   5130  13826  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell21      0  13826  9981944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/clock     datapathcell21      0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \FlowSenseTimeOutTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \FlowSenseTimeOutTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9982519p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16981
-------------------------------------   ----- 
End-of-path arrival time (ps)           16981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/clock     datapathcell20      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT    slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell20    760    760  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell21      0    760  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell21   1210   1970  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell22      0   1970  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell22   2740   4710  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:status_tc\/main_1         macrocell24      6595  11305  9982519  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:status_tc\/q              macrocell24      3350  14655  9982519  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell9     2326  16981  9982519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:rstSts:stsreg\/clock       statusicell9        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \SensorDataComTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \SensorDataComTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 9983155p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13335
-------------------------------------   ----- 
End-of-path arrival time (ps)           13335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell13    760    760  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell14      0    760  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell14   1210   1970  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell15      0   1970  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell15   2740   4710  9974930  RISE       1
\SensorDataComTimer:TimerUDB:timer_enable\/main_4      macrocell68      8625  13335  9983155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:timer_enable\/clock_0         macrocell68         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \FreeRunningTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \FreeRunningTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9984103p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15397
-------------------------------------   ----- 
End-of-path arrival time (ps)           15397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/clock          datapathcell16      0      0  RISE       1

Data path
pin name                                             model name      delay     AT    slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -------  ----  ------
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell16    760    760  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell17      0    760  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell17   1210   1970  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell18      0   1970  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell18   1210   3180  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell19      0   3180  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell19   2740   5920  9974290  RISE       1
\FreeRunningTimer:TimerUDB:status_tc\/main_1         macrocell23      3800   9720  9984103  RISE       1
\FreeRunningTimer:TimerUDB:status_tc\/q              macrocell23      3350  13070  9984103  RISE       1
\FreeRunningTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell8     2327  15397  9984103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreeRunningTimer:TimerUDB:rstSts:stsreg\/clock            statusicell8        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 9984150p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9790
-------------------------------------   ---- 
End-of-path arrival time (ps)           9790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell13      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell13    760    760  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell14      0    760  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell14   1210   1970  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell15      0   1970  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell15   2740   4710  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell14   5080   9790  9984150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/clock        datapathcell14      0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 9984187p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9753
-------------------------------------   ---- 
End-of-path arrival time (ps)           9753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/clock          datapathcell16      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell16    760    760  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell17      0    760  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell17   1210   1970  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell18      0   1970  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell18   1210   3180  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell19      0   3180  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell19   2740   5920  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell17   3833   9753  9984187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/clock          datapathcell17      0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \SensorDataComTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \SensorDataComTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9984189p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15311
-------------------------------------   ----- 
End-of-path arrival time (ps)           15311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell13    760    760  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell14      0    760  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell14   1210   1970  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell15      0   1970  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell15   2740   4710  9974930  RISE       1
\SensorDataComTimer:TimerUDB:status_tc\/main_1         macrocell22      4951   9661  9984189  RISE       1
\SensorDataComTimer:TimerUDB:status_tc\/q              macrocell22      3350  13011  9984189  RISE       1
\SensorDataComTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell7     2300  15311  9984189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:rstSts:stsreg\/clock          statusicell7        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 9984190p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9750
-------------------------------------   ---- 
End-of-path arrival time (ps)           9750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/clock          datapathcell16      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell16    760    760  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell17      0    760  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell17   1210   1970  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell18      0   1970  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell18   1210   3180  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell19      0   3180  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell19   2740   5920  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell16   3830   9750  9984190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/clock          datapathcell16      0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 9984277p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9663
-------------------------------------   ---- 
End-of-path arrival time (ps)           9663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/clock     datapathcell20      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT    slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell20    760    760  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell21      0    760  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell21   1210   1970  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell22      0   1970  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell22   2740   4710  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell21   4953   9663  9984277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/clock     datapathcell21      0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorDataComTimer:TimerUDB:timer_enable\/q
Path End       : \SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 9984309p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9631
-------------------------------------   ---- 
End-of-path arrival time (ps)           9631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:timer_enable\/clock_0         macrocell68         0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\SensorDataComTimer:TimerUDB:timer_enable\/q             macrocell68      1250   1250  9981009  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/cs_addr_1  datapathcell14   8381   9631  9984309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/clock        datapathcell14      0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 9984423p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9517
-------------------------------------   ---- 
End-of-path arrival time (ps)           9517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell13      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell13    760    760  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell14      0    760  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell14   1210   1970  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell15      0   1970  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell15   2740   4710  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell15   4807   9517  9984423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/clock        datapathcell15      0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorDataComTimer:TimerUDB:timer_enable\/q
Path End       : \SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 9984718p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9222
-------------------------------------   ---- 
End-of-path arrival time (ps)           9222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:timer_enable\/clock_0         macrocell68         0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\SensorDataComTimer:TimerUDB:timer_enable\/q             macrocell68      1250   1250  9981009  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/cs_addr_1  datapathcell15   7972   9222  9984718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/clock        datapathcell15      0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12/q
Path End       : \SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_2
Capture Clock  : \SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 9985111p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8829
-------------------------------------   ---- 
End-of-path arrival time (ps)           8829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_12/clock_0                                             macrocell67         0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_12/q                                                 macrocell67      1250   1250  9978511  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_2  datapathcell13   7579   8829  9985111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell13      0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 9985244p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8696
-------------------------------------   ---- 
End-of-path arrival time (ps)           8696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/clock     datapathcell20      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT    slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell20    760    760  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell21      0    760  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell21   1210   1970  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell22      0   1970  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell22   2740   4710  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell20   3986   8696  9985244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/clock     datapathcell20      0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_12/main_1
Capture Clock  : Net_12/clock_0
Path slack     : 9985369p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11121
-------------------------------------   ----- 
End-of-path arrival time (ps)           11121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell13    760    760  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell14      0    760  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell14   1210   1970  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell15      0   1970  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell15   2740   4710  9974930  RISE       1
Net_12/main_1                                          macrocell67      6411  11121  9985369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_12/clock_0                                             macrocell67         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 9985436p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8504
-------------------------------------   ---- 
End-of-path arrival time (ps)           8504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/clock          datapathcell16      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell16    760    760  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell17      0    760  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell17   1210   1970  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell18      0   1970  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell18   1210   3180  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell19      0   3180  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell19   2740   5920  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell18   2584   8504  9985436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/clock          datapathcell18      0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9985439p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8501
-------------------------------------   ---- 
End-of-path arrival time (ps)           8501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/clock          datapathcell16      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell16    760    760  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell17      0    760  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell17   1210   1970  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell18      0   1970  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell18   1210   3180  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell19      0   3180  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell19   2740   5920  9974290  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell19   2581   8501  9985439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/clock          datapathcell19      0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12/q
Path End       : \SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/cs_addr_2
Capture Clock  : \SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 9986166p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7774
-------------------------------------   ---- 
End-of-path arrival time (ps)           7774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_12/clock_0                                             macrocell67         0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_12/q                                                 macrocell67      1250   1250  9978511  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/cs_addr_2  datapathcell15   6524   7774  9986166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/clock        datapathcell15      0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorDataComTimer:TimerUDB:timer_enable\/q
Path End       : \SensorDataComTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \SensorDataComTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 9986296p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10194
-------------------------------------   ----- 
End-of-path arrival time (ps)           10194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:timer_enable\/clock_0         macrocell68         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\SensorDataComTimer:TimerUDB:timer_enable\/q       macrocell68   1250   1250  9981009  RISE       1
\SensorDataComTimer:TimerUDB:trig_disable\/main_1  macrocell69   8944  10194  9986296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:trig_disable\/clock_0         macrocell69         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12/q
Path End       : \SensorDataComTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \SensorDataComTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 9986326p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10164
-------------------------------------   ----- 
End-of-path arrival time (ps)           10164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_12/clock_0                                             macrocell67         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
Net_12/q                                           macrocell67   1250   1250  9978511  RISE       1
\SensorDataComTimer:TimerUDB:timer_enable\/main_0  macrocell68   8914  10164  9986326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:timer_enable\/clock_0         macrocell68         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3719/q
Path End       : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/cs_addr_2
Capture Clock  : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 9986494p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7446
-------------------------------------   ---- 
End-of-path arrival time (ps)           7446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3719/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name                                                    model name      delay     AT    slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_3719/q                                                  macrocell71      1250   1250  9981333  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/cs_addr_2  datapathcell22   6196   7446  9986494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/clock     datapathcell22      0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FlowSenseTimeOutTimer:TimerUDB:timer_enable\/q
Path End       : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 9986644p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7296
-------------------------------------   ---- 
End-of-path arrival time (ps)           7296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:timer_enable\/clock_0      macrocell72         0      0  RISE       1

Data path
pin name                                                    model name      delay     AT    slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\FlowSenseTimeOutTimer:TimerUDB:timer_enable\/q             macrocell72      1250   1250  9981484  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/cs_addr_1  datapathcell22   6046   7296  9986644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/clock     datapathcell22      0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorDataComTimer:TimerUDB:run_mode\/q
Path End       : \SensorDataComTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \SensorDataComTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 9986657p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9833
-------------------------------------   ---- 
End-of-path arrival time (ps)           9833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:run_mode\/clock_0             macrocell66         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\SensorDataComTimer:TimerUDB:run_mode\/q           macrocell66   1250   1250  9984569  RISE       1
\SensorDataComTimer:TimerUDB:trig_disable\/main_2  macrocell69   8583   9833  9986657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:trig_disable\/clock_0         macrocell69         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 9986698p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7242
-------------------------------------   ---- 
End-of-path arrival time (ps)           7242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/clock     datapathcell20      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT    slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell20    760    760  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell21      0    760  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell21   1210   1970  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell22      0   1970  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell22   2740   4710  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell22   2532   7242  9986698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/clock     datapathcell22      0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorDataComTimer:TimerUDB:run_mode\/q
Path End       : Net_12/main_0
Capture Clock  : Net_12/clock_0
Path slack     : 9986702p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9788
-------------------------------------   ---- 
End-of-path arrival time (ps)           9788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:run_mode\/clock_0             macrocell66         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\SensorDataComTimer:TimerUDB:run_mode\/q  macrocell66   1250   1250  9984569  RISE       1
Net_12/main_0                             macrocell67   8538   9788  9986702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_12/clock_0                                             macrocell67         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \FlowSenseTimeOutTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \FlowSenseTimeOutTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 9986715p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9775
-------------------------------------   ---- 
End-of-path arrival time (ps)           9775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/clock     datapathcell20      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT    slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell20    760    760  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell21      0    760  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell21   1210   1970  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell22      0   1970  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell22   2740   4710  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:trig_disable\/main_3      macrocell73      5065   9775  9986715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:trig_disable\/clock_0      macrocell73         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_3719/main_1
Capture Clock  : Net_3719/clock_0
Path slack     : 9986731p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9759
-------------------------------------   ---- 
End-of-path arrival time (ps)           9759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/clock     datapathcell20      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT    slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell20    760    760  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell21      0    760  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell21   1210   1970  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell22      0   1970  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell22   2740   4710  9978644  RISE       1
Net_3719/main_1                                           macrocell71      5049   9759  9986731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3719/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \FlowSenseTimeOutTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \FlowSenseTimeOutTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 9986731p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9759
-------------------------------------   ---- 
End-of-path arrival time (ps)           9759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/clock     datapathcell20      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT    slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell20    760    760  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell21      0    760  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell21   1210   1970  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell22      0   1970  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell22   2740   4710  9978644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:timer_enable\/main_4      macrocell72      5049   9759  9986731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:timer_enable\/clock_0      macrocell72         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12/q
Path End       : \SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/cs_addr_2
Capture Clock  : \SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 9986873p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7067
-------------------------------------   ---- 
End-of-path arrival time (ps)           7067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_12/clock_0                                             macrocell67         0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_12/q                                                 macrocell67      1250   1250  9978511  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/cs_addr_2  datapathcell14   5817   7067  9986873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/clock        datapathcell14      0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \SensorDataComTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \SensorDataComTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 9986959p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9531
-------------------------------------   ---- 
End-of-path arrival time (ps)           9531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell13    760    760  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell14      0    760  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell14   1210   1970  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell15      0   1970  9974930  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell15   2740   4710  9974930  RISE       1
\SensorDataComTimer:TimerUDB:trig_disable\/main_3      macrocell69      4821   9531  9986959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:trig_disable\/clock_0         macrocell69         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3719/q
Path End       : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/cs_addr_2
Capture Clock  : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 9987376p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6564
-------------------------------------   ---- 
End-of-path arrival time (ps)           6564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3719/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name                                                    model name      delay     AT    slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_3719/q                                                  macrocell71      1250   1250  9981333  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/cs_addr_2  datapathcell21   5314   6564  9987376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/clock     datapathcell21      0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FlowSenseTimeOutTimer:TimerUDB:timer_enable\/q
Path End       : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 9987526p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6414
-------------------------------------   ---- 
End-of-path arrival time (ps)           6414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:timer_enable\/clock_0      macrocell72         0      0  RISE       1

Data path
pin name                                                    model name      delay     AT    slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\FlowSenseTimeOutTimer:TimerUDB:timer_enable\/q             macrocell72      1250   1250  9981484  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/cs_addr_1  datapathcell21   5164   6414  9987526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\/clock     datapathcell21      0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3719/q
Path End       : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_2
Capture Clock  : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 9987933p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6007
-------------------------------------   ---- 
End-of-path arrival time (ps)           6007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3719/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name                                                    model name      delay     AT    slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_3719/q                                                  macrocell71      1250   1250  9981333  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_2  datapathcell20   4757   6007  9987933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/clock     datapathcell20      0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FlowSenseTimeOutTimer:TimerUDB:timer_enable\/q
Path End       : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 9988084p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5856
-------------------------------------   ---- 
End-of-path arrival time (ps)           5856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:timer_enable\/clock_0      macrocell72         0      0  RISE       1

Data path
pin name                                                    model name      delay     AT    slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\FlowSenseTimeOutTimer:TimerUDB:timer_enable\/q             macrocell72      1250   1250  9981484  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_1  datapathcell20   4606   5856  9988084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\/clock     datapathcell20      0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorDataComTimer:TimerUDB:trig_disable\/q
Path End       : \SensorDataComTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \SensorDataComTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 9988148p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8342
-------------------------------------   ---- 
End-of-path arrival time (ps)           8342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:trig_disable\/clock_0         macrocell69         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\SensorDataComTimer:TimerUDB:trig_disable\/q       macrocell69   1250   1250  9988148  RISE       1
\SensorDataComTimer:TimerUDB:timer_enable\/main_5  macrocell68   7092   8342  9988148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:timer_enable\/clock_0         macrocell68         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorDataComTimer:TimerUDB:timer_enable\/q
Path End       : \SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 9988670p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5270
-------------------------------------   ---- 
End-of-path arrival time (ps)           5270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:timer_enable\/clock_0         macrocell68         0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\SensorDataComTimer:TimerUDB:timer_enable\/q             macrocell68      1250   1250  9981009  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/cs_addr_1  datapathcell13   4020   5270  9988670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell13      0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreeRunningTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 9988733p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5207
-------------------------------------   ---- 
End-of-path arrival time (ps)           5207
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                       clockblockcell      0      0  RISE       1
\FreeRunningTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                        model name      delay     AT    slack  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\FreeRunningTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8     1210   1210  9979930  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell18   3997   5207  9988733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\/clock          datapathcell18      0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreeRunningTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9988736p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                       clockblockcell      0      0  RISE       1
\FreeRunningTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                        model name      delay     AT    slack  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\FreeRunningTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8     1210   1210  9979930  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell19   3994   5204  9988736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\/clock          datapathcell19      0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreeRunningTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 9989827p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4113
-------------------------------------   ---- 
End-of-path arrival time (ps)           4113
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                       clockblockcell      0      0  RISE       1
\FreeRunningTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                        model name      delay     AT    slack  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\FreeRunningTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8     1210   1210  9979930  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell17   2903   4113  9989827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\/clock          datapathcell17      0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreeRunningTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 9989830p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4110
-------------------------------------   ---- 
End-of-path arrival time (ps)           4110
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                       clockblockcell      0      0  RISE       1
\FreeRunningTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                        model name      delay     AT    slack  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\FreeRunningTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8     1210   1210  9979930  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell16   2900   4110  9989830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\/clock          datapathcell16      0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12/q
Path End       : \SensorDataComTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \SensorDataComTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 9989952p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6538
-------------------------------------   ---- 
End-of-path arrival time (ps)           6538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_12/clock_0                                             macrocell67         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
Net_12/q                                           macrocell67   1250   1250  9978511  RISE       1
\SensorDataComTimer:TimerUDB:trig_disable\/main_0  macrocell69   5288   6538  9989952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:trig_disable\/clock_0         macrocell69         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FlowSenseTimeOutTimer:TimerUDB:run_mode\/q
Path End       : \FlowSenseTimeOutTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \FlowSenseTimeOutTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 9990304p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6186
-------------------------------------   ---- 
End-of-path arrival time (ps)           6186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:run_mode\/clock_0          macrocell70         0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FlowSenseTimeOutTimer:TimerUDB:run_mode\/q           macrocell70   1250   1250  9989965  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:trig_disable\/main_2  macrocell73   4936   6186  9990304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:trig_disable\/clock_0      macrocell73         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FlowSenseTimeOutTimer:TimerUDB:run_mode\/q
Path End       : Net_3719/main_0
Capture Clock  : Net_3719/clock_0
Path slack     : 9990861p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5629
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:run_mode\/clock_0          macrocell70         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FlowSenseTimeOutTimer:TimerUDB:run_mode\/q  macrocell70   1250   1250  9989965  RISE       1
Net_3719/main_0                              macrocell71   4379   5629  9990861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3719/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FlowSenseTimeOutTimer:TimerUDB:run_mode\/q
Path End       : \FlowSenseTimeOutTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \FlowSenseTimeOutTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 9990861p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5629
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:run_mode\/clock_0          macrocell70         0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FlowSenseTimeOutTimer:TimerUDB:run_mode\/q           macrocell70   1250   1250  9989965  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:timer_enable\/main_3  macrocell72   4379   5629  9990861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:timer_enable\/clock_0      macrocell72         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorDataComTimer:TimerUDB:run_mode\/q
Path End       : \SensorDataComTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \SensorDataComTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 9991984p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:run_mode\/clock_0             macrocell66         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\SensorDataComTimer:TimerUDB:run_mode\/q           macrocell66   1250   1250  9984569  RISE       1
\SensorDataComTimer:TimerUDB:timer_enable\/main_3  macrocell68   3256   4506  9991984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:timer_enable\/clock_0         macrocell68         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorDataComTimer:TimerUDB:trig_disable\/q
Path End       : \SensorDataComTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \SensorDataComTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 9991990p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:trig_disable\/clock_0         macrocell69         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\SensorDataComTimer:TimerUDB:trig_disable\/q       macrocell69   1250   1250  9988148  RISE       1
\SensorDataComTimer:TimerUDB:trig_disable\/main_4  macrocell69   3250   4500  9991990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:trig_disable\/clock_0         macrocell69         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FlowSenseTimeOutTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \FlowSenseTimeOutTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \FlowSenseTimeOutTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 9992008p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                            clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell9        0      0  RISE       1

Data path
pin name                                                             model name    delay     AT    slack  edge  Fanout
-------------------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\FlowSenseTimeOutTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9   1210   1210  9992008  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:timer_enable\/main_1                 macrocell72    3272   4482  9992008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:timer_enable\/clock_0      macrocell72         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12/q
Path End       : \SensorDataComTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \SensorDataComTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9992212p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Recovery time                                                   0
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             10000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7788
-------------------------------------   ---- 
End-of-path arrival time (ps)           7788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_12/clock_0                                             macrocell67         0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
Net_12/q                                           macrocell67    1250   1250  9978511  RISE       1
\SensorDataComTimer:TimerUDB:rstSts:stsreg\/reset  statusicell7   6538   7788  9992212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:rstSts:stsreg\/clock          statusicell7        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3719/q
Path End       : \FlowSenseTimeOutTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \FlowSenseTimeOutTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 9992307p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3719/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
Net_3719/q                                            macrocell71   1250   1250  9981333  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:trig_disable\/main_0  macrocell73   2933   4183  9992307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:trig_disable\/clock_0      macrocell73         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3719/q
Path End       : \FlowSenseTimeOutTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \FlowSenseTimeOutTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 9992313p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3719/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
Net_3719/q                                            macrocell71   1250   1250  9981333  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:timer_enable\/main_0  macrocell72   2927   4177  9992313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:timer_enable\/clock_0      macrocell72         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FlowSenseTimeOutTimer:TimerUDB:timer_enable\/q
Path End       : \FlowSenseTimeOutTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \FlowSenseTimeOutTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 9992453p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:timer_enable\/clock_0      macrocell72         0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FlowSenseTimeOutTimer:TimerUDB:timer_enable\/q       macrocell72   1250   1250  9981484  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:trig_disable\/main_1  macrocell73   2787   4037  9992453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:trig_disable\/clock_0      macrocell73         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FlowSenseTimeOutTimer:TimerUDB:timer_enable\/q
Path End       : \FlowSenseTimeOutTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \FlowSenseTimeOutTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 9992475p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:timer_enable\/clock_0      macrocell72         0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FlowSenseTimeOutTimer:TimerUDB:timer_enable\/q       macrocell72   1250   1250  9981484  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:timer_enable\/main_2  macrocell72   2765   4015  9992475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:timer_enable\/clock_0      macrocell72         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FlowSenseTimeOutTimer:TimerUDB:trig_disable\/q
Path End       : \FlowSenseTimeOutTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \FlowSenseTimeOutTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 9992644p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:trig_disable\/clock_0      macrocell73         0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FlowSenseTimeOutTimer:TimerUDB:trig_disable\/q       macrocell73   1250   1250  9992644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:trig_disable\/main_4  macrocell73   2596   3846  9992644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:trig_disable\/clock_0      macrocell73         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FlowSenseTimeOutTimer:TimerUDB:trig_disable\/q
Path End       : \FlowSenseTimeOutTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \FlowSenseTimeOutTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 9992645p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:trig_disable\/clock_0      macrocell73         0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FlowSenseTimeOutTimer:TimerUDB:trig_disable\/q       macrocell73   1250   1250  9992644  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:timer_enable\/main_5  macrocell72   2595   3845  9992645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:timer_enable\/clock_0      macrocell72         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FlowSenseTimeOutTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \FlowSenseTimeOutTimer:TimerUDB:run_mode\/main_0
Capture Clock  : \FlowSenseTimeOutTimer:TimerUDB:run_mode\/clock_0
Path slack     : 9992933p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                            clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell9        0      0  RISE       1

Data path
pin name                                                             model name    delay     AT    slack  edge  Fanout
-------------------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\FlowSenseTimeOutTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9   1210   1210  9992008  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:run_mode\/main_0                     macrocell70    2347   3557  9992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:run_mode\/clock_0          macrocell70         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorDataComTimer:TimerUDB:timer_enable\/q
Path End       : \SensorDataComTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \SensorDataComTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 9992938p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:timer_enable\/clock_0         macrocell68         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\SensorDataComTimer:TimerUDB:timer_enable\/q       macrocell68   1250   1250  9981009  RISE       1
\SensorDataComTimer:TimerUDB:timer_enable\/main_2  macrocell68   2302   3552  9992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:timer_enable\/clock_0         macrocell68         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorDataComTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \SensorDataComTimer:TimerUDB:run_mode\/main_0
Capture Clock  : \SensorDataComTimer:TimerUDB:run_mode\/clock_0
Path slack     : 9992966p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                          model name    delay     AT    slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\SensorDataComTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  9992966  RISE       1
\SensorDataComTimer:TimerUDB:run_mode\/main_0                     macrocell66    2314   3524  9992966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:run_mode\/clock_0             macrocell66         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorDataComTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \SensorDataComTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \SensorDataComTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 9992966p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                          model name    delay     AT    slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\SensorDataComTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  9992966  RISE       1
\SensorDataComTimer:TimerUDB:timer_enable\/main_1                 macrocell68    2314   3524  9992966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorDataComTimer:TimerUDB:timer_enable\/clock_0         macrocell68         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3719/q
Path End       : \FlowSenseTimeOutTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \FlowSenseTimeOutTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9994236p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Recovery time                                       0
--------------------------------------------   -------- 
End-of-path required time (ps)                 10000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3719/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name                                              model name    delay     AT    slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -------  ----  ------
Net_3719/q                                            macrocell71    1250   1250  9981333  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:rstSts:stsreg\/reset  statusicell9   4514   5764  9994236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FlowSenseTimeOutTimer:TimerUDB:rstSts:stsreg\/clock       statusicell9        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_0\/q
Path End       : \ECSenseUART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \ECSenseUART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13018176p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -5360
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18130
-------------------------------------   ----- 
End-of-path arrival time (ps)           18130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_0\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_0\/q            macrocell75   1250   1250  13018176  RISE       1
\ECSenseUART:BUART:rx_counter_load\/main_1  macrocell25   9885  11135  13018176  RISE       1
\ECSenseUART:BUART:rx_counter_load\/q       macrocell25   3350  14485  13018176  RISE       1
\ECSenseUART:BUART:sRX:RxBitCounter\/load   count7cell    3645  18130  13018176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:tx_state_1\/q
Path End       : \SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13022632p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -6190
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12845
-------------------------------------   ----- 
End-of-path arrival time (ps)           12845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_1\/clock_0                 macrocell62         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT     slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:tx_state_1\/q                      macrocell62      1250   1250  13022632  RISE       1
\SensorComTxUART:BUART:counter_load_not\/main_0           macrocell19      5943   7193  13022632  RISE       1
\SensorComTxUART:BUART:counter_load_not\/q                macrocell19      3350  10543  13022632  RISE       1
\SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell12   2302  12845  13022632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell12      0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_0\/q
Path End       : \ECSenseUART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \ECSenseUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13025361p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10296
-------------------------------------   ----- 
End-of-path arrival time (ps)           10296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_0\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_0\/q                macrocell75      1250   1250  13018176  RISE       1
\ECSenseUART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell23   9046  10296  13025361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxShifter:u0\/clock                 datapathcell23      0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_0\/q
Path End       : \ECSenseUART:BUART:rx_state_2\/main_1
Capture Clock  : \ECSenseUART:BUART:rx_state_2\/clock_0
Path slack     : 13025557p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12600
-------------------------------------   ----- 
End-of-path arrival time (ps)           12600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_0\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_0\/q       macrocell75   1250   1250  13018176  RISE       1
\ECSenseUART:BUART:rx_state_2\/main_1  macrocell78  11350  12600  13025557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_2\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_0\/q
Path End       : \ECSenseUART:BUART:rx_status_3\/main_1
Capture Clock  : \ECSenseUART:BUART:rx_status_3\/clock_0
Path slack     : 13026343p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11814
-------------------------------------   ----- 
End-of-path arrival time (ps)           11814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_0\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_0\/q        macrocell75   1250   1250  13018176  RISE       1
\ECSenseUART:BUART:rx_status_3\/main_1  macrocell83  10564  11814  13026343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_status_3\/clock_0                    macrocell83         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_0\/q
Path End       : \ECSenseUART:BUART:rx_state_0\/main_1
Capture Clock  : \ECSenseUART:BUART:rx_state_0\/clock_0
Path slack     : 13026466p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11690
-------------------------------------   ----- 
End-of-path arrival time (ps)           11690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_0\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_0\/q       macrocell75   1250   1250  13018176  RISE       1
\ECSenseUART:BUART:rx_state_0\/main_1  macrocell75  10440  11690  13026466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_0\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_0\/q
Path End       : \ECSenseUART:BUART:rx_load_fifo\/main_1
Capture Clock  : \ECSenseUART:BUART:rx_load_fifo\/clock_0
Path slack     : 13026678p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11478
-------------------------------------   ----- 
End-of-path arrival time (ps)           11478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_0\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_0\/q         macrocell75   1250   1250  13018176  RISE       1
\ECSenseUART:BUART:rx_load_fifo\/main_1  macrocell76  10228  11478  13026678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_load_fifo\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \ECSenseUART:BUART:sRX:RxSts\/status_4
Capture Clock  : \ECSenseUART:BUART:sRX:RxSts\/clock
Path slack     : 13026989p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                 -500
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14178
-------------------------------------   ----- 
End-of-path arrival time (ps)           14178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxShifter:u0\/clock                 datapathcell23      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell23   3580   3580  13026989  RISE       1
\ECSenseUART:BUART:rx_status_4\/main_1                 macrocell27      2876   6456  13026989  RISE       1
\ECSenseUART:BUART:rx_status_4\/q                      macrocell27      3350   9806  13026989  RISE       1
\ECSenseUART:BUART:sRX:RxSts\/status_4                 statusicell10    4372  14178  13026989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxSts\/clock                        statusicell10       0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \SensorComTxUART:BUART:sTX:TxSts\/status_0
Capture Clock  : \SensorComTxUART:BUART:sTX:TxSts\/clock
Path slack     : 13027168p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                         -500
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13998
-------------------------------------   ----- 
End-of-path arrival time (ps)           13998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:sTX:TxShifter:u0\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  13027168  RISE       1
\SensorComTxUART:BUART:tx_status_0\/main_3                 macrocell20      4757   8337  13027168  RISE       1
\SensorComTxUART:BUART:tx_status_0\/q                      macrocell20      3350  11687  13027168  RISE       1
\SensorComTxUART:BUART:sTX:TxSts\/status_0                 statusicell6     2311  13998  13027168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:sTX:TxSts\/clock                    statusicell6        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_0\/q
Path End       : \ECSenseUART:BUART:rx_state_3\/main_1
Capture Clock  : \ECSenseUART:BUART:rx_state_3\/clock_0
Path slack     : 13027217p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10940
-------------------------------------   ----- 
End-of-path arrival time (ps)           10940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_0\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_0\/q       macrocell75   1250   1250  13018176  RISE       1
\ECSenseUART:BUART:rx_state_3\/main_1  macrocell77   9690  10940  13027217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_3\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:sRX:RxBitCounter\/count_5
Path End       : \ECSenseUART:BUART:rx_state_3\/main_6
Capture Clock  : \ECSenseUART:BUART:rx_state_3\/clock_0
Path slack     : 13027325p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10832
-------------------------------------   ----- 
End-of-path arrival time (ps)           10832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13027325  RISE       1
\ECSenseUART:BUART:rx_state_3\/main_6         macrocell77   8892  10832  13027325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_3\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:sRX:RxBitCounter\/count_5
Path End       : \ECSenseUART:BUART:rx_load_fifo\/main_6
Capture Clock  : \ECSenseUART:BUART:rx_load_fifo\/clock_0
Path slack     : 13027858p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10299
-------------------------------------   ----- 
End-of-path arrival time (ps)           10299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13027325  RISE       1
\ECSenseUART:BUART:rx_load_fifo\/main_6       macrocell76   8359  10299  13027858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_load_fifo\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:tx_state_1\/q
Path End       : \SensorComTxUART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \SensorComTxUART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13027900p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -6010
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7757
-------------------------------------   ---- 
End-of-path arrival time (ps)           7757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_1\/clock_0                 macrocell62         0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:tx_state_1\/q                macrocell62      1250   1250  13022632  RISE       1
\SensorComTxUART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell11   6507   7757  13027900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:sTX:TxShifter:u0\/clock             datapathcell11      0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_1\/q
Path End       : \ECSenseUART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \ECSenseUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028181p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7475
-------------------------------------   ---- 
End-of-path arrival time (ps)           7475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_1\/clock_0                     macrocell74         0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_1\/q                macrocell74      1250   1250  13022530  RISE       1
\ECSenseUART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell23   6225   7475  13028181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxShifter:u0\/clock                 datapathcell23      0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:sRX:RxBitCounter\/count_5
Path End       : \ECSenseUART:BUART:rx_state_2\/main_6
Capture Clock  : \ECSenseUART:BUART:rx_state_2\/clock_0
Path slack     : 13028252p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9905
-------------------------------------   ---- 
End-of-path arrival time (ps)           9905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13027325  RISE       1
\ECSenseUART:BUART:rx_state_2\/main_6         macrocell78   7965   9905  13028252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_2\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_1\/q
Path End       : \ECSenseUART:BUART:rx_load_fifo\/main_0
Capture Clock  : \ECSenseUART:BUART:rx_load_fifo\/clock_0
Path slack     : 13029047p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9110
-------------------------------------   ---- 
End-of-path arrival time (ps)           9110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_1\/clock_0                     macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_1\/q         macrocell74   1250   1250  13022530  RISE       1
\ECSenseUART:BUART:rx_load_fifo\/main_0  macrocell76   7860   9110  13029047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_load_fifo\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_1\/q
Path End       : \ECSenseUART:BUART:rx_state_3\/main_0
Capture Clock  : \ECSenseUART:BUART:rx_state_3\/clock_0
Path slack     : 13029058p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9098
-------------------------------------   ---- 
End-of-path arrival time (ps)           9098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_1\/clock_0                     macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_1\/q       macrocell74   1250   1250  13022530  RISE       1
\ECSenseUART:BUART:rx_state_3\/main_0  macrocell77   7848   9098  13029058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_3\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_bitclk_enable\/q
Path End       : \ECSenseUART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \ECSenseUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029104p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6553
-------------------------------------   ---- 
End-of-path arrival time (ps)           6553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_bitclk_enable\/clock_0               macrocell79         0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_bitclk_enable\/q          macrocell79      1250   1250  13029104  RISE       1
\ECSenseUART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell23   5303   6553  13029104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxShifter:u0\/clock                 datapathcell23      0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_3\/q
Path End       : \ECSenseUART:BUART:rx_state_2\/main_3
Capture Clock  : \ECSenseUART:BUART:rx_state_2\/clock_0
Path slack     : 13029260p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8897
-------------------------------------   ---- 
End-of-path arrival time (ps)           8897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_3\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_3\/q       macrocell77   1250   1250  13019939  RISE       1
\ECSenseUART:BUART:rx_state_2\/main_3  macrocell78   7647   8897  13029260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_2\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:sRX:RxBitCounter\/count_5
Path End       : \ECSenseUART:BUART:rx_state_0\/main_6
Capture Clock  : \ECSenseUART:BUART:rx_state_0\/clock_0
Path slack     : 13029577p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8580
-------------------------------------   ---- 
End-of-path arrival time (ps)           8580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13027325  RISE       1
\ECSenseUART:BUART:rx_state_0\/main_6         macrocell75   6640   8580  13029577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_0\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_3\/q
Path End       : \ECSenseUART:BUART:rx_status_3\/main_3
Capture Clock  : \ECSenseUART:BUART:rx_status_3\/clock_0
Path slack     : 13029699p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8458
-------------------------------------   ---- 
End-of-path arrival time (ps)           8458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_3\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_3\/q        macrocell77   1250   1250  13019939  RISE       1
\ECSenseUART:BUART:rx_status_3\/main_3  macrocell83   7208   8458  13029699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_status_3\/clock_0                    macrocell83         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \SensorComTxUART:BUART:tx_state_0\/main_3
Capture Clock  : \SensorComTxUART:BUART:tx_state_0\/clock_0
Path slack     : 13029854p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8302
-------------------------------------   ---- 
End-of-path arrival time (ps)           8302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:sTX:TxShifter:u0\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  13027168  RISE       1
\SensorComTxUART:BUART:tx_state_0\/main_3                  macrocell63      4722   8302  13029854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_0\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_1\/q
Path End       : \ECSenseUART:BUART:rx_state_0\/main_0
Capture Clock  : \ECSenseUART:BUART:rx_state_0\/clock_0
Path slack     : 13030109p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8047
-------------------------------------   ---- 
End-of-path arrival time (ps)           8047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_1\/clock_0                     macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_1\/q       macrocell74   1250   1250  13022530  RISE       1
\ECSenseUART:BUART:rx_state_0\/main_0  macrocell75   6797   8047  13030109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_0\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_bitclk_enable\/q
Path End       : \ECSenseUART:BUART:rx_load_fifo\/main_2
Capture Clock  : \ECSenseUART:BUART:rx_load_fifo\/clock_0
Path slack     : 13030139p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8018
-------------------------------------   ---- 
End-of-path arrival time (ps)           8018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_bitclk_enable\/clock_0               macrocell79         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_bitclk_enable\/q   macrocell79   1250   1250  13029104  RISE       1
\ECSenseUART:BUART:rx_load_fifo\/main_2  macrocell76   6768   8018  13030139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_load_fifo\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_0\/q
Path End       : \ECSenseUART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \ECSenseUART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030146p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8011
-------------------------------------   ---- 
End-of-path arrival time (ps)           8011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_0\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_0\/q               macrocell75   1250   1250  13018176  RISE       1
\ECSenseUART:BUART:rx_state_stop1_reg\/main_1  macrocell80   6761   8011  13030146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_stop1_reg\/clock_0             macrocell80         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_bitclk_enable\/q
Path End       : \ECSenseUART:BUART:rx_state_3\/main_2
Capture Clock  : \ECSenseUART:BUART:rx_state_3\/clock_0
Path slack     : 13030146p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8011
-------------------------------------   ---- 
End-of-path arrival time (ps)           8011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_bitclk_enable\/clock_0               macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_bitclk_enable\/q  macrocell79   1250   1250  13029104  RISE       1
\ECSenseUART:BUART:rx_state_3\/main_2   macrocell77   6761   8011  13030146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_3\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:pollcount_1\/q
Path End       : \ECSenseUART:BUART:rx_state_0\/main_8
Capture Clock  : \ECSenseUART:BUART:rx_state_0\/clock_0
Path slack     : 13030248p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7909
-------------------------------------   ---- 
End-of-path arrival time (ps)           7909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:pollcount_1\/clock_0                    macrocell81         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:pollcount_1\/q      macrocell81   1250   1250  13026217  RISE       1
\ECSenseUART:BUART:rx_state_0\/main_8  macrocell75   6659   7909  13030248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_0\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_3\/q
Path End       : \ECSenseUART:BUART:rx_load_fifo\/main_3
Capture Clock  : \ECSenseUART:BUART:rx_load_fifo\/clock_0
Path slack     : 13030339p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7818
-------------------------------------   ---- 
End-of-path arrival time (ps)           7818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_3\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_3\/q         macrocell77   1250   1250  13019939  RISE       1
\ECSenseUART:BUART:rx_load_fifo\/main_3  macrocell76   6568   7818  13030339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_load_fifo\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:tx_state_0\/q
Path End       : \SensorComTxUART:BUART:tx_state_1\/main_1
Capture Clock  : \SensorComTxUART:BUART:tx_state_1\/clock_0
Path slack     : 13030439p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7717
-------------------------------------   ---- 
End-of-path arrival time (ps)           7717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_0\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:tx_state_0\/q       macrocell63   1250   1250  13025406  RISE       1
\SensorComTxUART:BUART:tx_state_1\/main_1  macrocell62   6467   7717  13030439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_1\/clock_0                 macrocell62         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:tx_state_0\/q
Path End       : Net_3458/main_1
Capture Clock  : Net_3458/clock_0
Path slack     : 13030439p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7717
-------------------------------------   ---- 
End-of-path arrival time (ps)           7717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_0\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:tx_state_0\/q  macrocell63   1250   1250  13025406  RISE       1
Net_3458/main_1                       macrocell61   6467   7717  13030439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_3458/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \SensorComTxUART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \SensorComTxUART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030440p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -6010
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5217
-------------------------------------   ---- 
End-of-path arrival time (ps)           5217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell12      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  13025296  RISE       1
\SensorComTxUART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell11   5027   5217  13030440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:sTX:TxShifter:u0\/clock             datapathcell11      0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:tx_state_0\/q
Path End       : \SensorComTxUART:BUART:tx_bitclk\/main_1
Capture Clock  : \SensorComTxUART:BUART:tx_bitclk\/clock_0
Path slack     : 13030453p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7703
-------------------------------------   ---- 
End-of-path arrival time (ps)           7703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_0\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:tx_state_0\/q      macrocell63   1250   1250  13025406  RISE       1
\SensorComTxUART:BUART:tx_bitclk\/main_1  macrocell65   6453   7703  13030453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_bitclk\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_3\/q
Path End       : \ECSenseUART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \ECSenseUART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030613p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7544
-------------------------------------   ---- 
End-of-path arrival time (ps)           7544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_3\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_3\/q               macrocell77   1250   1250  13019939  RISE       1
\ECSenseUART:BUART:rx_state_stop1_reg\/main_2  macrocell80   6294   7544  13030613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_stop1_reg\/clock_0             macrocell80         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:tx_state_2\/q
Path End       : \SensorComTxUART:BUART:tx_state_0\/main_4
Capture Clock  : \SensorComTxUART:BUART:tx_state_0\/clock_0
Path slack     : 13030896p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7261
-------------------------------------   ---- 
End-of-path arrival time (ps)           7261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_2\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:tx_state_2\/q       macrocell64   1250   1250  13023117  RISE       1
\SensorComTxUART:BUART:tx_state_0\/main_4  macrocell63   6011   7261  13030896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_0\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : Net_3458/main_2
Capture Clock  : Net_3458/clock_0
Path slack     : 13030900p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7257
-------------------------------------   ---- 
End-of-path arrival time (ps)           7257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:sTX:TxShifter:u0\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell11   4370   4370  13030900  RISE       1
Net_3458/main_2                                   macrocell61      2887   7257  13030900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_3458/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:pollcount_0\/q
Path End       : \ECSenseUART:BUART:rx_state_0\/main_9
Capture Clock  : \ECSenseUART:BUART:rx_state_0\/clock_0
Path slack     : 13030953p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7203
-------------------------------------   ---- 
End-of-path arrival time (ps)           7203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:pollcount_0\/clock_0                    macrocell82         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:pollcount_0\/q      macrocell82   1250   1250  13025655  RISE       1
\ECSenseUART:BUART:rx_state_0\/main_9  macrocell75   5953   7203  13030953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_0\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_bitclk_enable\/q
Path End       : \ECSenseUART:BUART:rx_state_0\/main_2
Capture Clock  : \ECSenseUART:BUART:rx_state_0\/clock_0
Path slack     : 13031039p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7118
-------------------------------------   ---- 
End-of-path arrival time (ps)           7118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_bitclk_enable\/clock_0               macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_bitclk_enable\/q  macrocell79   1250   1250  13029104  RISE       1
\ECSenseUART:BUART:rx_state_0\/main_2   macrocell75   5868   7118  13031039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_0\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_2\/q
Path End       : \ECSenseUART:BUART:rx_load_fifo\/main_4
Capture Clock  : \ECSenseUART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031107p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7049
-------------------------------------   ---- 
End-of-path arrival time (ps)           7049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_2\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_2\/q         macrocell78   1250   1250  13022947  RISE       1
\ECSenseUART:BUART:rx_load_fifo\/main_4  macrocell76   5799   7049  13031107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_load_fifo\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_3\/q
Path End       : \ECSenseUART:BUART:rx_state_0\/main_3
Capture Clock  : \ECSenseUART:BUART:rx_state_0\/clock_0
Path slack     : 13031228p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6929
-------------------------------------   ---- 
End-of-path arrival time (ps)           6929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_3\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_3\/q       macrocell77   1250   1250  13019939  RISE       1
\ECSenseUART:BUART:rx_state_0\/main_3  macrocell75   5679   6929  13031228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_0\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:tx_state_0\/q
Path End       : \SensorComTxUART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \SensorComTxUART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031235p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -6010
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4421
-------------------------------------   ---- 
End-of-path arrival time (ps)           4421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_0\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:tx_state_0\/q                macrocell63      1250   1250  13025406  RISE       1
\SensorComTxUART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell11   3171   4421  13031235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:sTX:TxShifter:u0\/clock             datapathcell11      0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:pollcount_0\/q
Path End       : \ECSenseUART:BUART:pollcount_1\/main_3
Capture Clock  : \ECSenseUART:BUART:pollcount_1\/clock_0
Path slack     : 13031292p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6864
-------------------------------------   ---- 
End-of-path arrival time (ps)           6864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:pollcount_0\/clock_0                    macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:pollcount_0\/q       macrocell82   1250   1250  13025655  RISE       1
\ECSenseUART:BUART:pollcount_1\/main_3  macrocell81   5614   6864  13031292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:pollcount_1\/clock_0                    macrocell81         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:pollcount_0\/q
Path End       : \ECSenseUART:BUART:pollcount_0\/main_2
Capture Clock  : \ECSenseUART:BUART:pollcount_0\/clock_0
Path slack     : 13031292p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6864
-------------------------------------   ---- 
End-of-path arrival time (ps)           6864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:pollcount_0\/clock_0                    macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:pollcount_0\/q       macrocell82   1250   1250  13025655  RISE       1
\ECSenseUART:BUART:pollcount_0\/main_2  macrocell82   5614   6864  13031292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:pollcount_0\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:pollcount_0\/q
Path End       : \ECSenseUART:BUART:rx_status_3\/main_6
Capture Clock  : \ECSenseUART:BUART:rx_status_3\/clock_0
Path slack     : 13031292p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6864
-------------------------------------   ---- 
End-of-path arrival time (ps)           6864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:pollcount_0\/clock_0                    macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:pollcount_0\/q       macrocell82   1250   1250  13025655  RISE       1
\ECSenseUART:BUART:rx_status_3\/main_6  macrocell83   5614   6864  13031292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_status_3\/clock_0                    macrocell83         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:tx_state_0\/q
Path End       : \SensorComTxUART:BUART:tx_state_2\/main_1
Capture Clock  : \SensorComTxUART:BUART:tx_state_2\/clock_0
Path slack     : 13031298p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6859
-------------------------------------   ---- 
End-of-path arrival time (ps)           6859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_0\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:tx_state_0\/q       macrocell63   1250   1250  13025406  RISE       1
\SensorComTxUART:BUART:tx_state_2\/main_1  macrocell64   5609   6859  13031298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_2\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:tx_state_1\/q
Path End       : \SensorComTxUART:BUART:tx_state_0\/main_0
Capture Clock  : \SensorComTxUART:BUART:tx_state_0\/clock_0
Path slack     : 13031369p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6787
-------------------------------------   ---- 
End-of-path arrival time (ps)           6787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_1\/clock_0                 macrocell62         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:tx_state_1\/q       macrocell62   1250   1250  13022632  RISE       1
\SensorComTxUART:BUART:tx_state_0\/main_0  macrocell63   5537   6787  13031369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_0\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3458/q
Path End       : Net_3458/main_6
Capture Clock  : Net_3458/clock_0
Path slack     : 13031573p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_3458/clock_0                                           macrocell61         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
Net_3458/q       macrocell61   1250   1250  13031573  RISE       1
Net_3458/main_6  macrocell61   5334   6584  13031573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_3458/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_2\/q
Path End       : \ECSenseUART:BUART:rx_state_3\/main_4
Capture Clock  : \ECSenseUART:BUART:rx_state_3\/clock_0
Path slack     : 13031643p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6514
-------------------------------------   ---- 
End-of-path arrival time (ps)           6514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_2\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_2\/q       macrocell78   1250   1250  13022947  RISE       1
\ECSenseUART:BUART:rx_state_3\/main_4  macrocell77   5264   6514  13031643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_3\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \SensorComTxUART:BUART:tx_state_2\/main_2
Capture Clock  : \SensorComTxUART:BUART:tx_state_2\/clock_0
Path slack     : 13031699p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6458
-------------------------------------   ---- 
End-of-path arrival time (ps)           6458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell12      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  13025296  RISE       1
\SensorComTxUART:BUART:tx_state_2\/main_2               macrocell64      6268   6458  13031699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_2\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \SensorComTxUART:BUART:tx_bitclk\/main_2
Capture Clock  : \SensorComTxUART:BUART:tx_bitclk\/clock_0
Path slack     : 13031700p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6457
-------------------------------------   ---- 
End-of-path arrival time (ps)           6457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell12      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  13025296  RISE       1
\SensorComTxUART:BUART:tx_bitclk\/main_2                macrocell65      6267   6457  13031700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_bitclk\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \SensorComTxUART:BUART:tx_state_1\/main_2
Capture Clock  : \SensorComTxUART:BUART:tx_state_1\/clock_0
Path slack     : 13031718p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6439
-------------------------------------   ---- 
End-of-path arrival time (ps)           6439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell12      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  13025296  RISE       1
\SensorComTxUART:BUART:tx_state_1\/main_2               macrocell62      6249   6439  13031718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_1\/clock_0                 macrocell62         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_2\/q
Path End       : \ECSenseUART:BUART:rx_status_3\/main_4
Capture Clock  : \ECSenseUART:BUART:rx_status_3\/clock_0
Path slack     : 13031732p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6424
-------------------------------------   ---- 
End-of-path arrival time (ps)           6424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_2\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_2\/q        macrocell78   1250   1250  13022947  RISE       1
\ECSenseUART:BUART:rx_status_3\/main_4  macrocell83   5174   6424  13031732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_status_3\/clock_0                    macrocell83         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:sRX:RxBitCounter\/count_6
Path End       : \ECSenseUART:BUART:rx_load_fifo\/main_5
Capture Clock  : \ECSenseUART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031885p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6272
-------------------------------------   ---- 
End-of-path arrival time (ps)           6272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031885  RISE       1
\ECSenseUART:BUART:rx_load_fifo\/main_5       macrocell76   4332   6272  13031885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_load_fifo\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:sRX:RxBitCounter\/count_6
Path End       : \ECSenseUART:BUART:rx_state_3\/main_5
Capture Clock  : \ECSenseUART:BUART:rx_state_3\/clock_0
Path slack     : 13031896p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6260
-------------------------------------   ---- 
End-of-path arrival time (ps)           6260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031885  RISE       1
\ECSenseUART:BUART:rx_state_3\/main_5         macrocell77   4320   6260  13031896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_3\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:sRX:RxBitCounter\/count_4
Path End       : \ECSenseUART:BUART:rx_load_fifo\/main_7
Capture Clock  : \ECSenseUART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031899p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6258
-------------------------------------   ---- 
End-of-path arrival time (ps)           6258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031899  RISE       1
\ECSenseUART:BUART:rx_load_fifo\/main_7       macrocell76   4318   6258  13031899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_load_fifo\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:sRX:RxBitCounter\/count_4
Path End       : \ECSenseUART:BUART:rx_state_3\/main_7
Capture Clock  : \ECSenseUART:BUART:rx_state_3\/clock_0
Path slack     : 13031905p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6252
-------------------------------------   ---- 
End-of-path arrival time (ps)           6252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031899  RISE       1
\ECSenseUART:BUART:rx_state_3\/main_7         macrocell77   4312   6252  13031905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_3\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:tx_state_2\/q
Path End       : Net_3458/main_3
Capture Clock  : Net_3458/clock_0
Path slack     : 13031961p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6195
-------------------------------------   ---- 
End-of-path arrival time (ps)           6195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_2\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:tx_state_2\/q  macrocell64   1250   1250  13023117  RISE       1
Net_3458/main_3                       macrocell61   4945   6195  13031961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_3458/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:tx_state_1\/q
Path End       : Net_3458/main_0
Capture Clock  : Net_3458/clock_0
Path slack     : 13032144p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6013
-------------------------------------   ---- 
End-of-path arrival time (ps)           6013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_1\/clock_0                 macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:tx_state_1\/q  macrocell62   1250   1250  13022632  RISE       1
Net_3458/main_0                       macrocell61   4763   6013  13032144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_3458/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:tx_bitclk\/q
Path End       : Net_3458/main_5
Capture Clock  : Net_3458/clock_0
Path slack     : 13032260p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_bitclk\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:tx_bitclk\/q  macrocell65   1250   1250  13032260  RISE       1
Net_3458/main_5                      macrocell61   4646   5896  13032260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_3458/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_1\/q
Path End       : \ECSenseUART:BUART:rx_status_3\/main_0
Capture Clock  : \ECSenseUART:BUART:rx_status_3\/clock_0
Path slack     : 13032289p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_1\/clock_0                     macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_1\/q        macrocell74   1250   1250  13022530  RISE       1
\ECSenseUART:BUART:rx_status_3\/main_0  macrocell83   4618   5868  13032289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_status_3\/clock_0                    macrocell83         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:tx_bitclk\/q
Path End       : \SensorComTxUART:BUART:tx_state_0\/main_5
Capture Clock  : \SensorComTxUART:BUART:tx_state_0\/clock_0
Path slack     : 13032329p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5827
-------------------------------------   ---- 
End-of-path arrival time (ps)           5827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_bitclk\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:tx_bitclk\/q        macrocell65   1250   1250  13032260  RISE       1
\SensorComTxUART:BUART:tx_state_0\/main_5  macrocell63   4577   5827  13032329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_0\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:tx_state_2\/q
Path End       : \SensorComTxUART:BUART:tx_state_1\/main_3
Capture Clock  : \SensorComTxUART:BUART:tx_state_1\/clock_0
Path slack     : 13032507p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5650
-------------------------------------   ---- 
End-of-path arrival time (ps)           5650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_2\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:tx_state_2\/q       macrocell64   1250   1250  13023117  RISE       1
\SensorComTxUART:BUART:tx_state_1\/main_3  macrocell62   4400   5650  13032507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_1\/clock_0                 macrocell62         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \SensorComTxUART:BUART:tx_state_1\/main_4
Capture Clock  : \SensorComTxUART:BUART:tx_state_1\/clock_0
Path slack     : 13032650p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5507
-------------------------------------   ---- 
End-of-path arrival time (ps)           5507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell12      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell12    190    190  13032650  RISE       1
\SensorComTxUART:BUART:tx_state_1\/main_4               macrocell62      5317   5507  13032650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_1\/clock_0                 macrocell62         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : Net_3458/main_4
Capture Clock  : Net_3458/clock_0
Path slack     : 13032659p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5498
-------------------------------------   ---- 
End-of-path arrival time (ps)           5498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell12      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell12    190    190  13032650  RISE       1
Net_3458/main_4                                         macrocell61      5308   5498  13032659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_3458/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:tx_state_1\/q
Path End       : \SensorComTxUART:BUART:tx_state_2\/main_0
Capture Clock  : \SensorComTxUART:BUART:tx_state_2\/clock_0
Path slack     : 13032699p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5457
-------------------------------------   ---- 
End-of-path arrival time (ps)           5457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_1\/clock_0                 macrocell62         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:tx_state_1\/q       macrocell62   1250   1250  13022632  RISE       1
\SensorComTxUART:BUART:tx_state_2\/main_0  macrocell64   4207   5457  13032699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_2\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:tx_bitclk\/q
Path End       : \SensorComTxUART:BUART:tx_state_2\/main_5
Capture Clock  : \SensorComTxUART:BUART:tx_state_2\/clock_0
Path slack     : 13032814p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5343
-------------------------------------   ---- 
End-of-path arrival time (ps)           5343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_bitclk\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:tx_bitclk\/q        macrocell65   1250   1250  13032260  RISE       1
\SensorComTxUART:BUART:tx_state_2\/main_5  macrocell64   4093   5343  13032814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_2\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:tx_state_2\/q
Path End       : \SensorComTxUART:BUART:tx_state_2\/main_3
Capture Clock  : \SensorComTxUART:BUART:tx_state_2\/clock_0
Path slack     : 13032930p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5227
-------------------------------------   ---- 
End-of-path arrival time (ps)           5227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_2\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:tx_state_2\/q       macrocell64   1250   1250  13023117  RISE       1
\SensorComTxUART:BUART:tx_state_2\/main_3  macrocell64   3977   5227  13032930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_2\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:sRX:RxBitCounter\/count_6
Path End       : \ECSenseUART:BUART:rx_state_0\/main_5
Capture Clock  : \ECSenseUART:BUART:rx_state_0\/clock_0
Path slack     : 13032949p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5208
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031885  RISE       1
\ECSenseUART:BUART:rx_state_0\/main_5         macrocell75   3268   5208  13032949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_0\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:sRX:RxBitCounter\/count_4
Path End       : \ECSenseUART:BUART:rx_state_0\/main_7
Capture Clock  : \ECSenseUART:BUART:rx_state_0\/clock_0
Path slack     : 13032960p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5197
-------------------------------------   ---- 
End-of-path arrival time (ps)           5197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031899  RISE       1
\ECSenseUART:BUART:rx_state_0\/main_7         macrocell75   3257   5197  13032960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_0\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:sRX:RxBitCounter\/count_1
Path End       : \ECSenseUART:BUART:pollcount_1\/main_1
Capture Clock  : \ECSenseUART:BUART:pollcount_1\/clock_0
Path slack     : 13033002p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5154
-------------------------------------   ---- 
End-of-path arrival time (ps)           5154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033002  RISE       1
\ECSenseUART:BUART:pollcount_1\/main_1        macrocell81   3214   5154  13033002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:pollcount_1\/clock_0                    macrocell81         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:sRX:RxBitCounter\/count_1
Path End       : \ECSenseUART:BUART:pollcount_0\/main_1
Capture Clock  : \ECSenseUART:BUART:pollcount_0\/clock_0
Path slack     : 13033002p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5154
-------------------------------------   ---- 
End-of-path arrival time (ps)           5154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033002  RISE       1
\ECSenseUART:BUART:pollcount_0\/main_1        macrocell82   3214   5154  13033002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:pollcount_0\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:sRX:RxBitCounter\/count_2
Path End       : \ECSenseUART:BUART:pollcount_1\/main_0
Capture Clock  : \ECSenseUART:BUART:pollcount_1\/clock_0
Path slack     : 13033009p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5148
-------------------------------------   ---- 
End-of-path arrival time (ps)           5148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033009  RISE       1
\ECSenseUART:BUART:pollcount_1\/main_0        macrocell81   3208   5148  13033009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:pollcount_1\/clock_0                    macrocell81         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:sRX:RxBitCounter\/count_2
Path End       : \ECSenseUART:BUART:pollcount_0\/main_0
Capture Clock  : \ECSenseUART:BUART:pollcount_0\/clock_0
Path slack     : 13033009p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5148
-------------------------------------   ---- 
End-of-path arrival time (ps)           5148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033009  RISE       1
\ECSenseUART:BUART:pollcount_0\/main_0        macrocell82   3208   5148  13033009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:pollcount_0\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:tx_state_1\/q
Path End       : \SensorComTxUART:BUART:tx_bitclk\/main_0
Capture Clock  : \SensorComTxUART:BUART:tx_bitclk\/clock_0
Path slack     : 13033119p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5037
-------------------------------------   ---- 
End-of-path arrival time (ps)           5037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_1\/clock_0                 macrocell62         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:tx_state_1\/q      macrocell62   1250   1250  13022632  RISE       1
\SensorComTxUART:BUART:tx_bitclk\/main_0  macrocell65   3787   5037  13033119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_bitclk\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:tx_state_1\/q
Path End       : \SensorComTxUART:BUART:tx_state_1\/main_0
Capture Clock  : \SensorComTxUART:BUART:tx_state_1\/clock_0
Path slack     : 13033147p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_1\/clock_0                 macrocell62         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:tx_state_1\/q       macrocell62   1250   1250  13022632  RISE       1
\SensorComTxUART:BUART:tx_state_1\/main_0  macrocell62   3759   5009  13033147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_1\/clock_0                 macrocell62         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_bitclk_enable\/q
Path End       : \ECSenseUART:BUART:rx_status_3\/main_2
Capture Clock  : \ECSenseUART:BUART:rx_status_3\/clock_0
Path slack     : 13033162p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_bitclk_enable\/clock_0               macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_bitclk_enable\/q  macrocell79   1250   1250  13029104  RISE       1
\ECSenseUART:BUART:rx_status_3\/main_2  macrocell83   3745   4995  13033162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_status_3\/clock_0                    macrocell83         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_1\/q
Path End       : \ECSenseUART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \ECSenseUART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033197p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_1\/clock_0                     macrocell74         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_1\/q               macrocell74   1250   1250  13022530  RISE       1
\ECSenseUART:BUART:rx_state_stop1_reg\/main_0  macrocell80   3710   4960  13033197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_stop1_reg\/clock_0             macrocell80         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_2\/q
Path End       : \ECSenseUART:BUART:rx_state_0\/main_4
Capture Clock  : \ECSenseUART:BUART:rx_state_0\/clock_0
Path slack     : 13033204p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4952
-------------------------------------   ---- 
End-of-path arrival time (ps)           4952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_2\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_2\/q       macrocell78   1250   1250  13022947  RISE       1
\ECSenseUART:BUART:rx_state_0\/main_4  macrocell75   3702   4952  13033204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_0\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \SensorComTxUART:BUART:tx_state_2\/main_4
Capture Clock  : \SensorComTxUART:BUART:tx_state_2\/clock_0
Path slack     : 13033215p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4941
-------------------------------------   ---- 
End-of-path arrival time (ps)           4941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell12      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell12    190    190  13032650  RISE       1
\SensorComTxUART:BUART:tx_state_2\/main_4               macrocell64      4751   4941  13033215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_2\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:tx_state_2\/q
Path End       : \SensorComTxUART:BUART:tx_bitclk\/main_3
Capture Clock  : \SensorComTxUART:BUART:tx_bitclk\/clock_0
Path slack     : 13033458p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           4699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_2\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:tx_state_2\/q      macrocell64   1250   1250  13023117  RISE       1
\SensorComTxUART:BUART:tx_bitclk\/main_3  macrocell65   3449   4699  13033458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_bitclk\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:tx_bitclk\/q
Path End       : \SensorComTxUART:BUART:tx_state_1\/main_5
Capture Clock  : \SensorComTxUART:BUART:tx_state_1\/clock_0
Path slack     : 13033639p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_bitclk\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:tx_bitclk\/q        macrocell65   1250   1250  13032260  RISE       1
\SensorComTxUART:BUART:tx_state_1\/main_5  macrocell62   3268   4518  13033639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_1\/clock_0                 macrocell62         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_1\/q
Path End       : \ECSenseUART:BUART:rx_state_2\/main_0
Capture Clock  : \ECSenseUART:BUART:rx_state_2\/clock_0
Path slack     : 13033644p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_1\/clock_0                     macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_1\/q       macrocell74   1250   1250  13022530  RISE       1
\ECSenseUART:BUART:rx_state_2\/main_0  macrocell78   3262   4512  13033644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_2\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:tx_state_0\/q
Path End       : \SensorComTxUART:BUART:tx_state_0\/main_1
Capture Clock  : \SensorComTxUART:BUART:tx_state_0\/clock_0
Path slack     : 13033741p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4416
-------------------------------------   ---- 
End-of-path arrival time (ps)           4416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_0\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:tx_state_0\/q       macrocell63   1250   1250  13025406  RISE       1
\SensorComTxUART:BUART:tx_state_0\/main_1  macrocell63   3166   4416  13033741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_0\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:sRX:RxBitCounter\/count_6
Path End       : \ECSenseUART:BUART:rx_state_2\/main_5
Capture Clock  : \ECSenseUART:BUART:rx_state_2\/clock_0
Path slack     : 13033877p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4280
-------------------------------------   ---- 
End-of-path arrival time (ps)           4280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031885  RISE       1
\ECSenseUART:BUART:rx_state_2\/main_5         macrocell78   2340   4280  13033877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_2\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:sRX:RxBitCounter\/count_1
Path End       : \ECSenseUART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \ECSenseUART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033881p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033002  RISE       1
\ECSenseUART:BUART:rx_bitclk_enable\/main_1   macrocell79   2336   4276  13033881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_bitclk_enable\/clock_0               macrocell79         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:sRX:RxBitCounter\/count_2
Path End       : \ECSenseUART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \ECSenseUART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033881p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4275
-------------------------------------   ---- 
End-of-path arrival time (ps)           4275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033009  RISE       1
\ECSenseUART:BUART:rx_bitclk_enable\/main_0   macrocell79   2335   4275  13033881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_bitclk_enable\/clock_0               macrocell79         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:sRX:RxBitCounter\/count_4
Path End       : \ECSenseUART:BUART:rx_state_2\/main_7
Capture Clock  : \ECSenseUART:BUART:rx_state_2\/clock_0
Path slack     : 13033887p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031899  RISE       1
\ECSenseUART:BUART:rx_state_2\/main_7         macrocell78   2330   4270  13033887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_2\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:sRX:RxBitCounter\/count_0
Path End       : \ECSenseUART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \ECSenseUART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033890p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033890  RISE       1
\ECSenseUART:BUART:rx_bitclk_enable\/main_2   macrocell79   2327   4267  13033890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_bitclk_enable\/clock_0               macrocell79         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_bitclk_enable\/q
Path End       : \ECSenseUART:BUART:rx_state_2\/main_2
Capture Clock  : \ECSenseUART:BUART:rx_state_2\/clock_0
Path slack     : 13033971p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_bitclk_enable\/clock_0               macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_bitclk_enable\/q  macrocell79   1250   1250  13029104  RISE       1
\ECSenseUART:BUART:rx_state_2\/main_2   macrocell78   2936   4186  13033971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_2\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_last\/q
Path End       : \ECSenseUART:BUART:rx_state_2\/main_8
Capture Clock  : \ECSenseUART:BUART:rx_state_2\/clock_0
Path slack     : 13033980p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_last\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_last\/q          macrocell84   1250   1250  13033980  RISE       1
\ECSenseUART:BUART:rx_state_2\/main_8  macrocell78   2926   4176  13033980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_2\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_load_fifo\/q
Path End       : \ECSenseUART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \ECSenseUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13033987p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3130
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_load_fifo\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_load_fifo\/q            macrocell76      1250   1250  13029667  RISE       1
\ECSenseUART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell23   3300   4550  13033987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxShifter:u0\/clock                 datapathcell23      0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_2\/q
Path End       : \ECSenseUART:BUART:rx_state_2\/main_4
Capture Clock  : \ECSenseUART:BUART:rx_state_2\/clock_0
Path slack     : 13034131p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_2\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_2\/q       macrocell78   1250   1250  13022947  RISE       1
\ECSenseUART:BUART:rx_state_2\/main_4  macrocell78   2776   4026  13034131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_2\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_2\/q
Path End       : \ECSenseUART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \ECSenseUART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034131p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_2\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_2\/q               macrocell78   1250   1250  13022947  RISE       1
\ECSenseUART:BUART:rx_state_stop1_reg\/main_3  macrocell80   2775   4025  13034131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_stop1_reg\/clock_0             macrocell80         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \SensorComTxUART:BUART:tx_state_0\/main_2
Capture Clock  : \SensorComTxUART:BUART:tx_state_0\/clock_0
Path slack     : 13034169p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (SensorComTxUART_IntClock:R#1 vs. SensorComTxUART_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3988
-------------------------------------   ---- 
End-of-path arrival time (ps)           3988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell12      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  13025296  RISE       1
\SensorComTxUART:BUART:tx_state_0\/main_2               macrocell63      3798   3988  13034169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SensorComTxUART:BUART:tx_state_0\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:pollcount_1\/q
Path End       : \ECSenseUART:BUART:pollcount_1\/main_2
Capture Clock  : \ECSenseUART:BUART:pollcount_1\/clock_0
Path slack     : 13034617p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:pollcount_1\/clock_0                    macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:pollcount_1\/q       macrocell81   1250   1250  13026217  RISE       1
\ECSenseUART:BUART:pollcount_1\/main_2  macrocell81   2290   3540  13034617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:pollcount_1\/clock_0                    macrocell81         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:pollcount_1\/q
Path End       : \ECSenseUART:BUART:rx_status_3\/main_5
Capture Clock  : \ECSenseUART:BUART:rx_status_3\/clock_0
Path slack     : 13034617p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:pollcount_1\/clock_0                    macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:pollcount_1\/q       macrocell81   1250   1250  13026217  RISE       1
\ECSenseUART:BUART:rx_status_3\/main_5  macrocell83   2290   3540  13034617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_status_3\/clock_0                    macrocell83         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_state_3\/q
Path End       : \ECSenseUART:BUART:rx_state_3\/main_3
Capture Clock  : \ECSenseUART:BUART:rx_state_3\/clock_0
Path slack     : 13034671p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_3\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_state_3\/q       macrocell77   1250   1250  13019939  RISE       1
\ECSenseUART:BUART:rx_state_3\/main_3  macrocell77   2236   3486  13034671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_state_3\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ECSenseUART:BUART:rx_status_3\/q
Path End       : \ECSenseUART:BUART:sRX:RxSts\/status_3
Capture Clock  : \ECSenseUART:BUART:sRX:RxSts\/clock
Path slack     : 13037607p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (ECSenseUART_IntClock:R#1 vs. ECSenseUART_IntClock:R#2)   13041667
- Setup time                                                                 -500
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:rx_status_3\/clock_0                    macrocell83         0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\ECSenseUART:BUART:rx_status_3\/q       macrocell83     1250   1250  13037607  RISE       1
\ECSenseUART:BUART:sRX:RxSts\/status_3  statusicell10   2310   3560  13037607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\ECSenseUART:BUART:sRX:RxSts\/clock                        statusicell10       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

