#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Sep 21 20:08:43 2022
# Process ID: 200326
# Current directory: /nfs/nfs2/home/mvidali/E315/P2_EMA
# Command line: vivado vivado_project/vivado_project.xpr
# Log file: /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado.log
# Journal file: /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado.jou
#-----------------------------------------------------------
start_gui
open_project vivado_project/vivado_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 7325.133 ; gain = 51.094 ; free physical = 4201 ; free virtual = 13891
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_fpga.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/synth/design_fpga.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/sim/design_fpga.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/hdl/design_fpga_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_bitflip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_auto_pc_0/design_fpga_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_auto_us_0/design_fpga_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_auto_us_1/design_fpga_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_auto_pc_1/design_fpga_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_ema_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
Exporting to file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_system_ila_0_0/bd_0/hw_handoff/design_fpga_system_ila_0_0.hwh
Generated Block Design Tcl file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_system_ila_0_0/bd_0/hw_handoff/design_fpga_system_ila_0_0_bd.tcl
Generated Hardware Definition File /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_system_ila_0_0/bd_0/synth/design_fpga_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
Exporting to file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/hw_handoff/design_fpga.hwh
Generated Block Design Tcl file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/hw_handoff/design_fpga_bd.tcl
Generated Hardware Definition File /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/synth/design_fpga.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_fpga_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_fpga_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_fpga_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_fpga_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_fpga_axi_dma_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_fpga_axi_dma_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_fpga_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_fpga_rst_ps7_0_100M_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_fpga_system_ila_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_fpga_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_fpga_xbar_1
[Wed Sep 21 20:10:29 2022] Launched design_fpga_processing_system7_0_0_synth_1, design_fpga_axis_bitflip_0_0_synth_1, design_fpga_axi_dma_0_0_synth_1, design_fpga_xbar_0_synth_1, design_fpga_auto_pc_0_synth_1, design_fpga_rst_ps7_0_100M_0_synth_1, design_fpga_xbar_1_synth_1, design_fpga_auto_us_0_synth_1, design_fpga_auto_us_1_synth_1, design_fpga_auto_pc_1_synth_1, design_fpga_axis_ema_0_0_synth_1, design_fpga_axi_dma_1_0_synth_1, design_fpga_system_ila_0_0_synth_1, synth_1...
Run output will be captured here:
design_fpga_processing_system7_0_0_synth_1: /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.runs/design_fpga_processing_system7_0_0_synth_1/runme.log
design_fpga_axis_bitflip_0_0_synth_1: /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.runs/design_fpga_axis_bitflip_0_0_synth_1/runme.log
design_fpga_axi_dma_0_0_synth_1: /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.runs/design_fpga_axi_dma_0_0_synth_1/runme.log
design_fpga_xbar_0_synth_1: /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.runs/design_fpga_xbar_0_synth_1/runme.log
design_fpga_auto_pc_0_synth_1: /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.runs/design_fpga_auto_pc_0_synth_1/runme.log
design_fpga_rst_ps7_0_100M_0_synth_1: /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.runs/design_fpga_rst_ps7_0_100M_0_synth_1/runme.log
design_fpga_xbar_1_synth_1: /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.runs/design_fpga_xbar_1_synth_1/runme.log
design_fpga_auto_us_0_synth_1: /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.runs/design_fpga_auto_us_0_synth_1/runme.log
design_fpga_auto_us_1_synth_1: /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.runs/design_fpga_auto_us_1_synth_1/runme.log
design_fpga_auto_pc_1_synth_1: /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.runs/design_fpga_auto_pc_1_synth_1/runme.log
design_fpga_axis_ema_0_0_synth_1: /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.runs/design_fpga_axis_ema_0_0_synth_1/runme.log
design_fpga_axi_dma_1_0_synth_1: /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.runs/design_fpga_axi_dma_1_0_synth_1/runme.log
design_fpga_system_ila_0_0_synth_1: /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.runs/design_fpga_system_ila_0_0_synth_1/runme.log
synth_1: /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.runs/synth_1/runme.log
[Wed Sep 21 20:10:30 2022] Launched impl_1...
Run output will be captured here: /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:09 ; elapsed = 00:01:06 . Memory (MB): peak = 7747.473 ; gain = 227.242 ; free physical = 3768 ; free virtual = 13553
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 21 20:19:43 2022...
