#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Dec 11 19:18:21 2024
# Process ID: 10709
# Current directory: /home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/vivado.log
# Journal file: /home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/vivado.jou
# Running On        :eecs-digital-45
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :AMD Ryzen 7 2700X Eight-Core Processor
# CPU Frequency     :2200.000 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16688 MB
# Swap memory       :4294 MB
# Total Virtual     :20983 MB
# Available Virtual :19996 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 4
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
read_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1410.922 ; gain = 0.027 ; free physical = 12970 ; free virtual = 18695
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10731
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2140.637 ; gain = 404.711 ; free physical = 11950 ; free virtual = 17675
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/hdl/clk_wiz_0.v:65]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/hdl/clk_wiz_0_clk_wiz.v:65]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 15.625000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 78.125000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (0#1) [/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/hdl/clk_wiz_0_clk_wiz.v:65]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/hdl/clk_wiz_0.v:65]
INFO: [Synth 8-6157] synthesizing module 'keychain' [/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/hdl/keychain.sv:4]
	Parameter KEY_BYTES bound to: 4 - type: integer 
	Parameter MSG_BYTES bound to: 2 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'deserializer' [/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/hdl/deserializer.sv:4]
	Parameter MSG_BYTES bound to: 2 - type: integer 
	Parameter KEY_BYTES bound to: 4 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter INPUT_CLOCK_FREQ bound to: 10000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_receive' [/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/hdl/uart_receive.sv:4]
	Parameter INPUT_CLOCK_FREQ bound to: 10000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_receive' (0#1) [/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/hdl/uart_receive.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'deserializer' (0#1) [/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/hdl/deserializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'exponent_modulus' [/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/hdl/exponent_modulus.sv:4]
	Parameter MSG_BYTES bound to: 2 - type: integer 
	Parameter KEY_BYTES bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'modulus' [/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/hdl/modulus.sv:4]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'modulus' (0#1) [/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/hdl/modulus.sv:4]
INFO: [Synth 8-6157] synthesizing module 'simple_mult' [/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/hdl/simple_mult.sv:4]
	Parameter INPUT_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'simple_mult' (0#1) [/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/hdl/simple_mult.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/hdl/exponent_modulus.sv:115]
INFO: [Synth 8-6155] done synthesizing module 'exponent_modulus' (0#1) [/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/hdl/exponent_modulus.sv:4]
INFO: [Synth 8-6157] synthesizing module 'serializer' [/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/hdl/serializer.sv:4]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter INPUT_CLOCK_FREQ bound to: 10000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_transmit' [/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/hdl/uart_transmit.sv:4]
	Parameter INPUT_CLOCK_FREQ bound to: 10000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_transmit' (0#1) [/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/hdl/uart_transmit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'serializer' (0#1) [/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/hdl/serializer.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'keychain' (0#1) [/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/hdl/keychain.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/hdl/top_level.sv:4]
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2255.574 ; gain = 519.648 ; free physical = 11825 ; free virtual = 17551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2273.387 ; gain = 537.461 ; free physical = 11823 ; free virtual = 17550
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2273.387 ; gain = 537.461 ; free physical = 11823 ; free virtual = 17550
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2279.324 ; gain = 0.000 ; free physical = 11809 ; free virtual = 17535
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2419.137 ; gain = 0.000 ; free physical = 11785 ; free virtual = 17512
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2419.137 ; gain = 0.000 ; free physical = 11785 ; free virtual = 17512
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2419.137 ; gain = 683.211 ; free physical = 11783 ; free virtual = 17509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2419.137 ; gain = 683.211 ; free physical = 11783 ; free virtual = 17509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2419.137 ; gain = 683.211 ; free physical = 11783 ; free virtual = 17509
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_receive'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'simple_mult'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'exponent_modulus'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_transmit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 | 00000000000000000000000000000000
                   START |                           000010 | 00000000000000000000000000000001
                    WAIT |                           000100 | 00000000000000000000000000000010
                    DATA |                           001000 | 00000000000000000000000000000011
                    STOP |                           010000 | 00000000000000000000000000000100
                TRANSMIT |                           100000 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_receive'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                AWAITING |                                0 | 00000000000000000000000000000000
             MULTIPLYING |                                1 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'simple_mult'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                  iSTATE |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE1 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'exponent_modulus'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 | 00000000000000000000000000000000
                   START |                               01 | 00000000000000000000000000000001
                    DATA |                               10 | 00000000000000000000000000000010
                    STOP |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_transmit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2419.137 ; gain = 683.211 ; free physical = 11774 ; free virtual = 17501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 1     
	               80 Bit    Registers := 1     
	               64 Bit    Registers := 69    
	               32 Bit    Registers := 39    
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input  128 Bit        Muxes := 1     
	   2 Input   80 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 5     
	   5 Input   64 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   6 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	   6 Input    7 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 3     
	   5 Input    5 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 172   
	   6 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 41    
	   4 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:37 ; elapsed = 00:02:39 . Memory (MB): peak = 2419.137 ; gain = 683.211 ; free physical = 11795 ; free virtual = 17532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:43 ; elapsed = 00:02:46 . Memory (MB): peak = 2419.137 ; gain = 683.211 ; free physical = 11795 ; free virtual = 17531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:49 ; elapsed = 00:02:51 . Memory (MB): peak = 2433.137 ; gain = 697.211 ; free physical = 11732 ; free virtual = 17469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:51 ; elapsed = 00:02:54 . Memory (MB): peak = 2433.137 ; gain = 697.211 ; free physical = 11731 ; free virtual = 17468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:55 ; elapsed = 00:02:58 . Memory (MB): peak = 2433.137 ; gain = 697.211 ; free physical = 11730 ; free virtual = 17467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:55 ; elapsed = 00:02:58 . Memory (MB): peak = 2433.137 ; gain = 697.211 ; free physical = 11730 ; free virtual = 17467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:56 ; elapsed = 00:02:58 . Memory (MB): peak = 2433.137 ; gain = 697.211 ; free physical = 11730 ; free virtual = 17467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:56 ; elapsed = 00:02:58 . Memory (MB): peak = 2433.137 ; gain = 697.211 ; free physical = 11730 ; free virtual = 17467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:56 ; elapsed = 00:02:58 . Memory (MB): peak = 2433.137 ; gain = 697.211 ; free physical = 11730 ; free virtual = 17467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:56 ; elapsed = 00:02:58 . Memory (MB): peak = 2433.137 ; gain = 697.211 ; free physical = 11730 ; free virtual = 17466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |    97|
|3     |LUT1       |     5|
|4     |LUT2       |   509|
|5     |LUT3       |   395|
|6     |LUT4       |   238|
|7     |LUT5       |   311|
|8     |LUT6       |  1751|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |   645|
|11    |FDRE       |  6026|
|12    |FDSE       |     3|
|13    |IBUF       |     3|
|14    |OBUF       |    23|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:56 ; elapsed = 00:02:58 . Memory (MB): peak = 2433.137 ; gain = 697.211 ; free physical = 11731 ; free virtual = 17467
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:53 ; elapsed = 00:02:56 . Memory (MB): peak = 2433.137 ; gain = 551.461 ; free physical = 11731 ; free virtual = 17467
Synthesis Optimization Complete : Time (s): cpu = 00:02:56 ; elapsed = 00:02:59 . Memory (MB): peak = 2433.145 ; gain = 697.211 ; free physical = 11731 ; free virtual = 17467
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2433.145 ; gain = 0.000 ; free physical = 12012 ; free virtual = 17748
INFO: [Netlist 29-17] Analyzing 743 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2433.145 ; gain = 0.000 ; free physical = 12005 ; free virtual = 17742
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d61998be
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:06 ; elapsed = 00:03:06 . Memory (MB): peak = 2433.145 ; gain = 1022.223 ; free physical = 12005 ; free virtual = 17742
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2201.615; main = 1921.532; forked = 431.612
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3451.758; main = 2433.141; forked = 1018.617
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2465.152 ; gain = 0.000 ; free physical = 12000 ; free virtual = 17736
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2465.152 ; gain = 0.000 ; free physical = 12000 ; free virtual = 17736
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2465.152 ; gain = 0.000 ; free physical = 12000 ; free virtual = 17736
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2465.152 ; gain = 0.000 ; free physical = 12000 ; free virtual = 17736
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2465.152 ; gain = 0.000 ; free physical = 11999 ; free virtual = 17736
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2465.152 ; gain = 0.000 ; free physical = 11999 ; free virtual = 17736
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2465.152 ; gain = 0.000 ; free physical = 11999 ; free virtual = 17736
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2508.965 ; gain = 43.812 ; free physical = 11960 ; free virtual = 17697
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2543.652 ; gain = 34.688 ; free physical = 11935 ; free virtual = 17672

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 343afbb3f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2543.652 ; gain = 0.000 ; free physical = 11935 ; free virtual = 17672

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 343afbb3f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2770.652 ; gain = 0.000 ; free physical = 11676 ; free virtual = 17413

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 343afbb3f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2770.652 ; gain = 0.000 ; free physical = 11676 ; free virtual = 17413
Phase 1 Initialization | Checksum: 343afbb3f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2770.652 ; gain = 0.000 ; free physical = 11676 ; free virtual = 17413

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 343afbb3f

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2770.652 ; gain = 0.000 ; free physical = 11676 ; free virtual = 17413

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 343afbb3f

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2770.652 ; gain = 0.000 ; free physical = 11676 ; free virtual = 17413
Phase 2 Timer Update And Timing Data Collection | Checksum: 343afbb3f

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2770.652 ; gain = 0.000 ; free physical = 11676 ; free virtual = 17413

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 343afbb3f

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2770.652 ; gain = 0.000 ; free physical = 11676 ; free virtual = 17413
Retarget | Checksum: 343afbb3f
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 343afbb3f

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2770.652 ; gain = 0.000 ; free physical = 11676 ; free virtual = 17413
Constant propagation | Checksum: 343afbb3f
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 31c6e297e

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2770.652 ; gain = 0.000 ; free physical = 11676 ; free virtual = 17413
Sweep | Checksum: 31c6e297e
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 31c6e297e

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2770.652 ; gain = 0.000 ; free physical = 11676 ; free virtual = 17413
BUFG optimization | Checksum: 31c6e297e
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 31c6e297e

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2770.652 ; gain = 0.000 ; free physical = 11676 ; free virtual = 17413
Shift Register Optimization | Checksum: 31c6e297e
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 31c6e297e

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2770.652 ; gain = 0.000 ; free physical = 11676 ; free virtual = 17413
Post Processing Netlist | Checksum: 31c6e297e
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 25f31cc61

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2770.652 ; gain = 0.000 ; free physical = 11676 ; free virtual = 17413

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2770.652 ; gain = 0.000 ; free physical = 11676 ; free virtual = 17413
Phase 9.2 Verifying Netlist Connectivity | Checksum: 25f31cc61

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2770.652 ; gain = 0.000 ; free physical = 11676 ; free virtual = 17413
Phase 9 Finalization | Checksum: 25f31cc61

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2770.652 ; gain = 0.000 ; free physical = 11676 ; free virtual = 17413
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 25f31cc61

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2770.652 ; gain = 0.000 ; free physical = 11676 ; free virtual = 17413

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 25f31cc61

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2770.652 ; gain = 0.000 ; free physical = 11676 ; free virtual = 17413

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 25f31cc61

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.652 ; gain = 0.000 ; free physical = 11676 ; free virtual = 17413

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.652 ; gain = 0.000 ; free physical = 11676 ; free virtual = 17413
Ending Netlist Obfuscation Task | Checksum: 25f31cc61

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.652 ; gain = 0.000 ; free physical = 11676 ; free virtual = 17413
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.652 ; gain = 0.000 ; free physical = 11680 ; free virtual = 17417
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1d629a024

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.652 ; gain = 0.000 ; free physical = 11680 ; free virtual = 17417
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.652 ; gain = 0.000 ; free physical = 11680 ; free virtual = 17417

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b5a2c8fc

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2770.652 ; gain = 0.000 ; free physical = 11682 ; free virtual = 17419

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 290e6389c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2773.664 ; gain = 3.012 ; free physical = 11683 ; free virtual = 17421

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 290e6389c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2773.664 ; gain = 3.012 ; free physical = 11683 ; free virtual = 17421
Phase 1 Placer Initialization | Checksum: 290e6389c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2773.664 ; gain = 3.012 ; free physical = 11684 ; free virtual = 17421

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2addf0b9d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2773.664 ; gain = 3.012 ; free physical = 11684 ; free virtual = 17421

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 22675c7b2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2773.664 ; gain = 3.012 ; free physical = 11685 ; free virtual = 17422

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 22675c7b2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2773.664 ; gain = 3.012 ; free physical = 11685 ; free virtual = 17422

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1e2a2cd93

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2773.664 ; gain = 3.012 ; free physical = 11683 ; free virtual = 17420

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 88 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 42 nets or LUTs. Breaked 0 LUT, combined 42 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2773.664 ; gain = 0.000 ; free physical = 11684 ; free virtual = 17421

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             42  |                    42  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             42  |                    42  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 24232afb3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2773.664 ; gain = 3.012 ; free physical = 11685 ; free virtual = 17422
Phase 2.4 Global Placement Core | Checksum: 1e3bfd74c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2773.664 ; gain = 3.012 ; free physical = 11685 ; free virtual = 17422
Phase 2 Global Placement | Checksum: 1e3bfd74c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2773.664 ; gain = 3.012 ; free physical = 11685 ; free virtual = 17422

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18533b40d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2773.664 ; gain = 3.012 ; free physical = 11686 ; free virtual = 17423

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 199cbeb46

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2773.664 ; gain = 3.012 ; free physical = 11686 ; free virtual = 17423

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 27784e267

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2773.664 ; gain = 3.012 ; free physical = 11687 ; free virtual = 17424

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 214130762

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2773.664 ; gain = 3.012 ; free physical = 11687 ; free virtual = 17424

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 11db9af28

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2781.668 ; gain = 11.016 ; free physical = 11692 ; free virtual = 17429

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 193a103fd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2781.668 ; gain = 11.016 ; free physical = 11692 ; free virtual = 17429

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f650cf08

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2781.668 ; gain = 11.016 ; free physical = 11692 ; free virtual = 17429
Phase 3 Detail Placement | Checksum: 1f650cf08

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2781.668 ; gain = 11.016 ; free physical = 11692 ; free virtual = 17429

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 29dbdf137

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=87.772 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c3e7102d

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11693 ; free virtual = 17430
INFO: [Place 46-33] Processed net keychain/expmod/modulus_block/subtrahend[95]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2857e09ca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11694 ; free virtual = 17431
Phase 4.1.1.1 BUFG Insertion | Checksum: 29dbdf137

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2781.668 ; gain = 11.016 ; free physical = 11694 ; free virtual = 17431

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=87.772. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2781f765f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2781.668 ; gain = 11.016 ; free physical = 11694 ; free virtual = 17431

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2781.668 ; gain = 11.016 ; free physical = 11694 ; free virtual = 17431
Phase 4.1 Post Commit Optimization | Checksum: 2781f765f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2781.668 ; gain = 11.016 ; free physical = 11694 ; free virtual = 17431

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2781f765f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2781.668 ; gain = 11.016 ; free physical = 11694 ; free virtual = 17431

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2781f765f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2781.668 ; gain = 11.016 ; free physical = 11694 ; free virtual = 17431
Phase 4.3 Placer Reporting | Checksum: 2781f765f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2781.668 ; gain = 11.016 ; free physical = 11694 ; free virtual = 17431

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11694 ; free virtual = 17431

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2781.668 ; gain = 11.016 ; free physical = 11694 ; free virtual = 17431
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f839aa2f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2781.668 ; gain = 11.016 ; free physical = 11694 ; free virtual = 17431
Ending Placer Task | Checksum: 17c90115d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2781.668 ; gain = 11.016 ; free physical = 11694 ; free virtual = 17431
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2781.668 ; gain = 11.016 ; free physical = 11694 ; free virtual = 17431
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11691 ; free virtual = 17428
Wrote PlaceDB: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11682 ; free virtual = 17428
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11682 ; free virtual = 17428
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11682 ; free virtual = 17428
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11682 ; free virtual = 17428
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11682 ; free virtual = 17429
Write Physdb Complete: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11682 ; free virtual = 17429
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/obj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b84dda11 ConstDB: 0 ShapeSum: 19b10416 RouteDB: aa913336
Post Restoration Checksum: NetGraph: f0c99086 | NumContArr: 77b465ab | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2edcfeb6b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11695 ; free virtual = 17434

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2edcfeb6b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11695 ; free virtual = 17434

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2edcfeb6b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11695 ; free virtual = 17434
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 39a45c362

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11696 ; free virtual = 17435
INFO: [Route 35-416] Intermediate Timing Summary | WNS=88.071 | TNS=0.000  | WHS=-0.140 | THS=-13.818|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7662
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7662
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 3a3b16be3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11698 ; free virtual = 17437

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 3a3b16be3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11698 ; free virtual = 17437

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2856780ac

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11697 ; free virtual = 17437
Phase 4 Initial Routing | Checksum: 2856780ac

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11698 ; free virtual = 17438

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 606
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=70.080 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 25ff2b430

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11701 ; free virtual = 17440

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=70.080 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 24ab6904b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11700 ; free virtual = 17440
Phase 5 Rip-up And Reroute | Checksum: 24ab6904b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11700 ; free virtual = 17440

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24ab6904b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11700 ; free virtual = 17440
INFO: [Route 35-416] Intermediate Timing Summary | WNS=70.088 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 24ab6904b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11700 ; free virtual = 17440

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 24ab6904b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11700 ; free virtual = 17440
Phase 6 Delay and Skew Optimization | Checksum: 24ab6904b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11700 ; free virtual = 17440

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=70.088 | TNS=0.000  | WHS=0.052  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 29f8c0001

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11701 ; free virtual = 17441
Phase 7 Post Hold Fix | Checksum: 29f8c0001

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11701 ; free virtual = 17441

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.31412 %
  Global Horizontal Routing Utilization  = 2.88144 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 29f8c0001

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11701 ; free virtual = 17441

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 29f8c0001

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11701 ; free virtual = 17440

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2d398cc5f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11701 ; free virtual = 17440

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2d398cc5f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11701 ; free virtual = 17440

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=70.059 | TNS=0.000  | WHS=0.054  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 2bb6070f0

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11701 ; free virtual = 17440
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 19.68 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 813f46db

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11702 ; free virtual = 17441
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 813f46db

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11702 ; free virtual = 17441

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11702 ; free virtual = 17441
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11702 ; free virtual = 17442
Wrote PlaceDB: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11692 ; free virtual = 17439
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11692 ; free virtual = 17439
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11691 ; free virtual = 17439
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11691 ; free virtual = 17440
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11691 ; free virtual = 17440
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2781.668 ; gain = 0.000 ; free physical = 11691 ; free virtual = 17440
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/obj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/14870900992447f290f7a7324f598d5e/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 10575264 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 3003.445 ; gain = 201.672 ; free physical = 11512 ; free virtual = 17254
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 19:22:48 2024...
