// Seed: 1381826254
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input uwire id_0,
    output logic id_1,
    input supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wor id_5,
    input tri0 id_6,
    output tri id_7,
    output wand id_8,
    input wire id_9,
    input uwire id_10,
    input tri1 id_11,
    output tri id_12,
    input wand id_13
    , id_16,
    output tri0 id_14
);
  wire id_17;
  integer id_18 = 1;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18
  );
  assign id_7 = 1;
  reg id_19;
  always @(posedge id_0) begin : LABEL_0
    if (1) id_19 <= 1;
    else begin : LABEL_0
      if (1) begin : LABEL_0
        id_1 <= 1;
      end
    end
  end
endmodule
