
*** Running vivado
    with args -log FPGA_ADC_interface.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FPGA_ADC_interface.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source FPGA_ADC_interface.tcl -notrace
Command: synth_design -top FPGA_ADC_interface -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 804 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 366.586 ; gain = 98.168
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FPGA_ADC_interface' [C:/4th-year-project/FPGA_ADC_interface/FPGA_ADC_interface.srcs/sources_1/new/FPGA_ADC_interface.v:23]
WARNING: [Synth 8-3848] Net DATA in module/entity FPGA_ADC_interface does not have driver. [C:/4th-year-project/FPGA_ADC_interface/FPGA_ADC_interface.srcs/sources_1/new/FPGA_ADC_interface.v:39]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_ADC_interface' (1#1) [C:/4th-year-project/FPGA_ADC_interface/FPGA_ADC_interface.srcs/sources_1/new/FPGA_ADC_interface.v:23]
WARNING: [Synth 8-3330] design FPGA_ADC_interface has an empty top module
WARNING: [Synth 8-3917] design FPGA_ADC_interface has port CONVST driven by constant 1
WARNING: [Synth 8-3917] design FPGA_ADC_interface has port A[2] driven by constant 0
WARNING: [Synth 8-3917] design FPGA_ADC_interface has port A[1] driven by constant 0
WARNING: [Synth 8-3917] design FPGA_ADC_interface has port A[0] driven by constant 0
WARNING: [Synth 8-3917] design FPGA_ADC_interface has port DONE driven by constant 0
WARNING: [Synth 8-3917] design FPGA_ADC_interface has port VALID driven by constant 0
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DATA[7]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DATA[6]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DATA[5]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DATA[4]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DATA[3]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DATA[2]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DATA[1]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DATA[0]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DB[7]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DB[6]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DB[5]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DB[4]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DB[3]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DB[2]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DB[1]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DB[0]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port CLK_2MHZ
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port RESET
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 421.496 ; gain = 153.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 421.496 ; gain = 153.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 421.496 ; gain = 153.078
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 421.496 ; gain = 153.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design FPGA_ADC_interface has an empty top module
WARNING: [Synth 8-3917] design FPGA_ADC_interface has port CONVST driven by constant 1
WARNING: [Synth 8-3917] design FPGA_ADC_interface has port A[2] driven by constant 0
WARNING: [Synth 8-3917] design FPGA_ADC_interface has port A[1] driven by constant 0
WARNING: [Synth 8-3917] design FPGA_ADC_interface has port A[0] driven by constant 0
WARNING: [Synth 8-3917] design FPGA_ADC_interface has port DONE driven by constant 0
WARNING: [Synth 8-3917] design FPGA_ADC_interface has port VALID driven by constant 0
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DATA[7]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DATA[6]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DATA[5]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DATA[4]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DATA[3]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DATA[2]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DATA[1]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DATA[0]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DB[7]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DB[6]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DB[5]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DB[4]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DB[3]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DB[2]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DB[1]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port DB[0]
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port CLK_2MHZ
WARNING: [Synth 8-3331] design FPGA_ADC_interface has unconnected port RESET
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 521.719 ; gain = 253.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 521.719 ; gain = 253.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 521.719 ; gain = 253.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 521.719 ; gain = 253.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 521.719 ; gain = 253.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 521.719 ; gain = 253.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 521.719 ; gain = 253.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 521.719 ; gain = 253.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 521.719 ; gain = 253.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |IBUF  |     1|
|2     |OBUF  |     8|
|3     |OBUFT |     8|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    17|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 521.719 ; gain = 253.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 51 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 521.719 ; gain = 253.301
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 521.719 ; gain = 253.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 638.500 ; gain = 382.516
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/4th-year-project/FPGA_ADC_interface/FPGA_ADC_interface.runs/synth_1/FPGA_ADC_interface.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FPGA_ADC_interface_utilization_synth.rpt -pb FPGA_ADC_interface_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 638.500 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct 24 20:10:09 2018...
