/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [38:0] _03_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_33z;
  wire [8:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [19:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [30:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = in_data[68] ? celloutsig_0_2z : celloutsig_0_1z[1];
  assign celloutsig_0_23z = !(celloutsig_0_4z ? celloutsig_0_0z : celloutsig_0_16z[0]);
  assign celloutsig_1_0z = ~in_data[171];
  assign celloutsig_0_17z = ~((celloutsig_0_7z | _01_) & _02_);
  assign celloutsig_0_22z = ~((celloutsig_0_11z | celloutsig_0_20z[0]) & celloutsig_0_1z[2]);
  assign celloutsig_0_4z = celloutsig_0_3z ^ celloutsig_0_0z;
  assign celloutsig_1_5z = in_data[140] ^ celloutsig_1_1z[0];
  assign celloutsig_0_11z = celloutsig_0_9z ^ celloutsig_0_7z;
  reg [11:0] _12_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _12_ <= 12'h000;
    else _12_ <= celloutsig_0_44z[18:7];
  assign out_data[11:0] = _12_;
  reg [5:0] _13_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _13_ <= 6'h00;
    else _13_ <= { in_data[131:130], celloutsig_1_3z };
  assign out_data[101:96] = _13_;
  reg [38:0] _14_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _14_ <= 39'h0000000000;
    else _14_ <= { celloutsig_0_8z[8:2], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_8z };
  assign { _03_[38:31], _01_, _03_[29:22], _00_, _03_[20:5], _02_, _03_[3:0] } = _14_;
  assign celloutsig_0_6z = { in_data[60:45], celloutsig_0_3z } === { in_data[22:7], celloutsig_0_0z };
  assign celloutsig_0_38z = { celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_19z } % { 1'h1, celloutsig_0_1z[5:2], 1'h0, celloutsig_0_26z };
  assign celloutsig_0_72z = celloutsig_0_38z[8:2] % { 1'h1, celloutsig_0_44z[17:13], celloutsig_0_17z };
  assign celloutsig_0_44z = { in_data[80:64], celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_39z } % { 1'h1, celloutsig_0_18z[4:1], celloutsig_0_33z, celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_1_1z = { in_data[118:106], celloutsig_1_0z } % { 1'h1, in_data[146:135], in_data[96] };
  assign celloutsig_1_3z = { celloutsig_1_1z[8:7], celloutsig_1_2z, celloutsig_1_2z } % { 1'h1, in_data[170], celloutsig_1_2z, in_data[96] };
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z } % { 1'h1, in_data[84:83], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_13z = { _03_[8:5], _02_, _03_[3:0], celloutsig_0_11z } % { 1'h1, celloutsig_0_8z[7:0], celloutsig_0_3z };
  assign celloutsig_0_16z = celloutsig_0_13z[8:1] % { 1'h1, in_data[40:37], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_26z = { celloutsig_0_1z[2], celloutsig_0_25z, celloutsig_0_0z } % { 1'h1, celloutsig_0_15z[1:0] };
  assign celloutsig_0_1z = { in_data[40:36], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } * in_data[19:12];
  assign celloutsig_0_9z = & { celloutsig_0_5z, celloutsig_0_1z[5], celloutsig_0_0z };
  assign celloutsig_0_39z = | celloutsig_0_8z[8:3];
  assign celloutsig_0_7z = | { celloutsig_0_1z[7:6], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_18z = | { celloutsig_1_1z[12:11], celloutsig_1_5z, celloutsig_1_11z };
  assign celloutsig_0_25z = | { celloutsig_0_13z[5:4], celloutsig_0_21z, celloutsig_0_21z };
  assign celloutsig_0_2z = | celloutsig_0_1z[7:5];
  assign celloutsig_0_18z = { _03_[12:11], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_9z } << { celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_15z };
  assign celloutsig_0_20z = { celloutsig_0_14z[1:0], celloutsig_0_11z, celloutsig_0_17z } << celloutsig_0_18z[5:2];
  assign celloutsig_0_33z = celloutsig_0_1z[6:0] <<< { celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_14z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_4z } <<< { celloutsig_0_13z[4], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_15z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z } <<< { in_data[75:73], celloutsig_0_5z };
  assign celloutsig_1_4z = in_data[143:113] >>> { celloutsig_1_1z[13], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_8z = { in_data[35:28], celloutsig_0_5z } >>> in_data[19:11];
  assign celloutsig_0_5z = ~((in_data[9] & celloutsig_0_1z[1]) | in_data[52]);
  assign celloutsig_1_2z = ~((celloutsig_1_0z & celloutsig_1_0z) | celloutsig_1_0z);
  assign celloutsig_0_21z = ~((celloutsig_0_13z[8] & celloutsig_0_14z[3]) | celloutsig_0_10z[1]);
  assign celloutsig_0_0z = ~((in_data[90] & in_data[0]) | (in_data[73] & in_data[27]));
  assign celloutsig_1_11z = ~((celloutsig_1_2z & celloutsig_1_3z[2]) | (celloutsig_1_4z[21] & in_data[149]));
  assign celloutsig_0_19z = ~((in_data[17] & celloutsig_0_3z) | (celloutsig_0_18z[0] & celloutsig_0_15z[3]));
  assign { _03_[30], _03_[21], _03_[4] } = { _01_, _00_, _02_ };
  assign { out_data[128], out_data[38:32] } = { celloutsig_1_18z, celloutsig_0_72z };
endmodule
