library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity d_latch_tb is
end d_latch_tb;

architecture Behavioral of d_latch_tb is
component d_latch is
port(
    D,En:in std_logic;
    Q,QN:out std_logic
);
end component;

signal D_tb,En_tb:std_logic:='0';
signal Q_tb:std_logic:='0';
signal QN_tb:std_logic:='1';

begin
uut: d_latch port map(D=>D_tb,En=>En_tb,Q=>Q_tb,QN=>QN_tb);

En_tb<=not En_tb after 3ns;
D_tb<=not D_tb after 10ns;

end Behavioral;
