{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621520924789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621520924790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 20 19:58:44 2021 " "Processing started: Thu May 20 19:58:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621520924790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621520924790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB-proc -c IITB-proc " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB-proc -c IITB-proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621520924790 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621520925143 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1621520925143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behv " "Found design unit 1: controller-behv" {  } { { "controller.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/controller.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621520951582 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621520951582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621520951582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 8 4 " "Found 8 design units, including 4 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_prop-behv " "Found design unit 1: adder_prop-behv" {  } { { "ALU.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/ALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621520951583 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder-behv " "Found design unit 2: adder-behv" {  } { { "ALU.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/ALU.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621520951583 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 nand16-behv " "Found design unit 3: nand16-behv" {  } { { "ALU.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/ALU.vhd" 156 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621520951583 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ALU-behv " "Found design unit 4: ALU-behv" {  } { { "ALU.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/ALU.vhd" 186 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621520951583 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_prop " "Found entity 1: adder_prop" {  } { { "ALU.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/ALU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621520951583 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "ALU.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/ALU.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621520951583 ""} { "Info" "ISGN_ENTITY_NAME" "3 nand16 " "Found entity 3: nand16" {  } { { "ALU.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/ALU.vhd" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621520951583 ""} { "Info" "ISGN_ENTITY_NAME" "4 ALU " "Found entity 4: ALU" {  } { { "ALU.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/ALU.vhd" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621520951583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621520951583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behv " "Found design unit 1: memory-behv" {  } { { "memory.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/memory.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621520951586 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621520951586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621520951586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-behv " "Found design unit 1: RF-behv" {  } { { "RF.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/RF.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621520951587 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/RF.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621520951587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621520951587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behv " "Found design unit 1: datapath-behv" {  } { { "datapath.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/datapath.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621520951589 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621520951589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621520951589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitbproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitbproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iitbproc-behv " "Found design unit 1: iitbproc-behv" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621520951590 ""} { "Info" "ISGN_ENTITY_NAME" "1 iitbproc " "Found entity 1: iitbproc" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621520951590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621520951590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitbproc-tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitbproc-tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cputest-behv " "Found design unit 1: cputest-behv" {  } { { "iitbproc-tb.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc-tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621520951591 ""} { "Info" "ISGN_ENTITY_NAME" "1 cputest " "Found entity 1: cputest" {  } { { "iitbproc-tb.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc-tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621520951591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621520951591 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "iitbproc " "Elaborating entity \"iitbproc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621520951773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "iitbproc.vhd" "dp" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621520951790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:dp\|ALU:alu_instance " "Elaborating entity \"ALU\" for hierarchy \"datapath:dp\|ALU:alu_instance\"" {  } { { "datapath.vhd" "alu_instance" { Text "/home/anon/Desktop/IITB-proc/src/datapath.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621520951825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:dp\|ALU:alu_instance\|adder:add " "Elaborating entity \"adder\" for hierarchy \"datapath:dp\|ALU:alu_instance\|adder:add\"" {  } { { "ALU.vhd" "add" { Text "/home/anon/Desktop/IITB-proc/src/ALU.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621520951830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_prop datapath:dp\|ALU:alu_instance\|adder:add\|adder_prop:\\lvl1:15:GP1 " "Elaborating entity \"adder_prop\" for hierarchy \"datapath:dp\|ALU:alu_instance\|adder:add\|adder_prop:\\lvl1:15:GP1\"" {  } { { "ALU.vhd" "\\lvl1:15:GP1" { Text "/home/anon/Desktop/IITB-proc/src/ALU.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621520951862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand16 datapath:dp\|ALU:alu_instance\|nand16:logic " "Elaborating entity \"nand16\" for hierarchy \"datapath:dp\|ALU:alu_instance\|nand16:logic\"" {  } { { "ALU.vhd" "logic" { Text "/home/anon/Desktop/IITB-proc/src/ALU.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621520951905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:dp\|memory:memory_instance " "Elaborating entity \"memory\" for hierarchy \"datapath:dp\|memory:memory_instance\"" {  } { { "datapath.vhd" "memory_instance" { Text "/home/anon/Desktop/IITB-proc/src/datapath.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621520951912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF datapath:dp\|RF:rf_instance " "Elaborating entity \"RF\" for hierarchy \"datapath:dp\|RF:rf_instance\"" {  } { { "datapath.vhd" "rf_instance" { Text "/home/anon/Desktop/IITB-proc/src/datapath.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621520952363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:con " "Elaborating entity \"controller\" for hierarchy \"controller:con\"" {  } { { "iitbproc.vhd" "con" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621520952368 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state controller.vhd(63) " "VHDL Process Statement warning at controller.vhd(63): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/controller.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621520952369 "|iitbproc|controller:con"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir controller.vhd(74) " "VHDL Process Statement warning at controller.vhd(74): signal \"ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/controller.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621520952369 "|iitbproc|controller:con"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir controller.vhd(75) " "VHDL Process Statement warning at controller.vhd(75): signal \"ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/controller.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621520952369 "|iitbproc|controller:con"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir controller.vhd(76) " "VHDL Process Statement warning at controller.vhd(76): signal \"ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/controller.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621520952370 "|iitbproc|controller:con"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c controller.vhd(76) " "VHDL Process Statement warning at controller.vhd(76): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/controller.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621520952370 "|iitbproc|controller:con"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir controller.vhd(77) " "VHDL Process Statement warning at controller.vhd(77): signal \"ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/controller.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621520952370 "|iitbproc|controller:con"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z controller.vhd(77) " "VHDL Process Statement warning at controller.vhd(77): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/controller.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621520952370 "|iitbproc|controller:con"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir controller.vhd(79) " "VHDL Process Statement warning at controller.vhd(79): signal \"ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/controller.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621520952370 "|iitbproc|controller:con"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir controller.vhd(84) " "VHDL Process Statement warning at controller.vhd(84): signal \"ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/controller.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621520952370 "|iitbproc|controller:con"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir controller.vhd(87) " "VHDL Process Statement warning at controller.vhd(87): signal \"ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/controller.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621520952370 "|iitbproc|controller:con"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir controller.vhd(96) " "VHDL Process Statement warning at controller.vhd(96): signal \"ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/controller.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621520952370 "|iitbproc|controller:con"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir controller.vhd(104) " "VHDL Process Statement warning at controller.vhd(104): signal \"ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/controller.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621520952370 "|iitbproc|controller:con"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir controller.vhd(108) " "VHDL Process Statement warning at controller.vhd(108): signal \"ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/controller.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621520952370 "|iitbproc|controller:con"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir controller.vhd(114) " "VHDL Process Statement warning at controller.vhd(114): signal \"ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/controller.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621520952370 "|iitbproc|controller:con"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir controller.vhd(118) " "VHDL Process Statement warning at controller.vhd(118): signal \"ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/controller.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621520952370 "|iitbproc|controller:con"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir controller.vhd(122) " "VHDL Process Statement warning at controller.vhd(122): signal \"ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/controller.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621520952370 "|iitbproc|controller:con"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir controller.vhd(126) " "VHDL Process Statement warning at controller.vhd(126): signal \"ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/controller.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621520952371 "|iitbproc|controller:con"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir controller.vhd(134) " "VHDL Process Statement warning at controller.vhd(134): signal \"ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/controller.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621520952371 "|iitbproc|controller:con"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_imm controller.vhd(167) " "VHDL Process Statement warning at controller.vhd(167): signal \"z_imm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/controller.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621520952371 "|iitbproc|controller:con"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state controller.vhd(42) " "VHDL Process Statement warning at controller.vhd(42): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/controller.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621520952372 "|iitbproc|controller:con"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] controller.vhd(42) " "Inferred latch for \"next_state\[0\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621520952374 "|iitbproc|controller:con"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] controller.vhd(42) " "Inferred latch for \"next_state\[1\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621520952375 "|iitbproc|controller:con"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] controller.vhd(42) " "Inferred latch for \"next_state\[2\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621520952375 "|iitbproc|controller:con"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] controller.vhd(42) " "Inferred latch for \"next_state\[3\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621520952375 "|iitbproc|controller:con"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621520953745 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621520953745 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "35 " "Design contains 35 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[0\] " "No output dependent on input pin \"wa\[0\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|wa[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[1\] " "No output dependent on input pin \"wa\[1\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|wa[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[2\] " "No output dependent on input pin \"wa\[2\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|wa[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[3\] " "No output dependent on input pin \"wa\[3\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|wa[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[4\] " "No output dependent on input pin \"wa\[4\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|wa[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[5\] " "No output dependent on input pin \"wa\[5\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|wa[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[6\] " "No output dependent on input pin \"wa\[6\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|wa[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[7\] " "No output dependent on input pin \"wa\[7\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|wa[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[8\] " "No output dependent on input pin \"wa\[8\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|wa[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[9\] " "No output dependent on input pin \"wa\[9\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|wa[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[10\] " "No output dependent on input pin \"wa\[10\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|wa[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[11\] " "No output dependent on input pin \"wa\[11\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|wa[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[12\] " "No output dependent on input pin \"wa\[12\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|wa[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[13\] " "No output dependent on input pin \"wa\[13\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|wa[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[14\] " "No output dependent on input pin \"wa\[14\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|wa[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[15\] " "No output dependent on input pin \"wa\[15\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|wa[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[0\] " "No output dependent on input pin \"inst\[0\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|inst[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[1\] " "No output dependent on input pin \"inst\[1\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|inst[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[2\] " "No output dependent on input pin \"inst\[2\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|inst[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[3\] " "No output dependent on input pin \"inst\[3\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|inst[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[4\] " "No output dependent on input pin \"inst\[4\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|inst[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[5\] " "No output dependent on input pin \"inst\[5\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|inst[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[6\] " "No output dependent on input pin \"inst\[6\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|inst[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[7\] " "No output dependent on input pin \"inst\[7\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|inst[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[8\] " "No output dependent on input pin \"inst\[8\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|inst[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[9\] " "No output dependent on input pin \"inst\[9\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|inst[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[10\] " "No output dependent on input pin \"inst\[10\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|inst[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[11\] " "No output dependent on input pin \"inst\[11\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|inst[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[12\] " "No output dependent on input pin \"inst\[12\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|inst[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[13\] " "No output dependent on input pin \"inst\[13\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|inst[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[14\] " "No output dependent on input pin \"inst\[14\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|inst[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[15\] " "No output dependent on input pin \"inst\[15\]\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|inst[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_w " "No output dependent on input pin \"mem_w\"" {  } { { "iitbproc.vhd" "" { Text "/home/anon/Desktop/IITB-proc/src/iitbproc.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621520953936 "|iitbproc|mem_w"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1621520953936 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621520953942 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621520953942 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621520953942 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621520953953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 20 19:59:13 2021 " "Processing ended: Thu May 20 19:59:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621520953953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621520953953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621520953953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621520953953 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1621520955182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621520955185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 20 19:59:14 2021 " "Processing started: Thu May 20 19:59:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621520955185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1621520955185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IITB-proc -c IITB-proc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IITB-proc -c IITB-proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1621520955186 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1621520955269 ""}
{ "Info" "0" "" "Project  = IITB-proc" {  } {  } 0 0 "Project  = IITB-proc" 0 0 "Fitter" 0 0 1621520955270 ""}
{ "Info" "0" "" "Revision = IITB-proc" {  } {  } 0 0 "Revision = IITB-proc" 0 0 "Fitter" 0 0 1621520955270 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1621520955361 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Fitter" 0 -1 1621520955362 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "IITB-proc 10CL006YE144C6G " "Automatically selected device 10CL006YE144C6G for design IITB-proc" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1621520955572 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1621520955675 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1621520955675 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1621520955834 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1621520955839 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YE144C6G " "Device 10CL010YE144C6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1621520955896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YE144C6G " "Device 10CL016YE144C6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1621520955896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YE144C6G " "Device 10CL025YE144C6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1621520955896 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1621520955896 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/anon/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/anon/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/anon/Desktop/IITB-proc/src/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621520955900 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/anon/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/anon/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/anon/Desktop/IITB-proc/src/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621520955900 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/anon/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/anon/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/anon/Desktop/IITB-proc/src/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621520955900 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/anon/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/anon/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/anon/Desktop/IITB-proc/src/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621520955900 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/anon/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/anon/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/anon/Desktop/IITB-proc/src/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621520955900 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1621520955900 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1621520955902 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "35 35 " "No exact pin location assignment(s) for 35 pins of 35 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1621520956349 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IITB-proc.sdc " "Synopsys Design Constraints File file not found: 'IITB-proc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1621520956590 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1621520956592 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1621520956593 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1621520956595 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1621520956595 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1621520956596 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1621520956597 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1621520956600 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1621520956600 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1621520956601 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621520956612 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621520956619 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1621520956620 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1621520956621 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1621520956622 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1621520956625 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1621520956626 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1621520956626 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 2.5V 35 0 0 " "Number of I/O pins in group: 35 (unused VREF, 2.5V VCCIO, 35 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1621520956633 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1621520956633 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1621520956633 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 8 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621520956634 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621520956634 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621520956634 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 13 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621520956634 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621520956634 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 8 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621520956634 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 12 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621520956634 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621520956634 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1621520956634 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1621520956634 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621520956746 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1621520956759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1621520958618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621520958678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1621520958701 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1621520959059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621520959060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1621520959427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "/home/anon/Desktop/IITB-proc/src/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1621520960079 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1621520960079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1621520960123 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1621520960123 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1621520960123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621520960129 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1621520960522 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621520960529 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621520960825 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621520960825 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621520961420 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621520962101 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/anon/Desktop/IITB-proc/src/output_files/IITB-proc.fit.smsg " "Generated suppressed messages file /home/anon/Desktop/IITB-proc/src/output_files/IITB-proc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1621520962594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "562 " "Peak virtual memory: 562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621520962901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 20 19:59:22 2021 " "Processing ended: Thu May 20 19:59:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621520962901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621520962901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621520962901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1621520962901 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1621520965336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621520965336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 20 19:59:25 2021 " "Processing started: Thu May 20 19:59:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621520965336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1621520965336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IITB-proc -c IITB-proc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IITB-proc -c IITB-proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1621520965336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1621520965674 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1621520966259 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1621520966275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "344 " "Peak virtual memory: 344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621520966491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 20 19:59:26 2021 " "Processing ended: Thu May 20 19:59:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621520966491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621520966491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621520966491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1621520966491 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1621520966773 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1621520968118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621520968119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 20 19:59:27 2021 " "Processing started: Thu May 20 19:59:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621520968119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1621520968119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IITB-proc -c IITB-proc " "Command: quartus_sta IITB-proc -c IITB-proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1621520968119 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1621520968608 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1621520968893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Timing Analyzer" 0 -1 1621520968894 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1621520968986 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1621520968986 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IITB-proc.sdc " "Synopsys Design Constraints File file not found: 'IITB-proc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1621520969257 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1621520969258 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1621520969259 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1621520969260 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1621520969261 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1621520969261 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1621520969262 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1621520969265 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1621520969266 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621520969267 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621520969269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621520969270 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621520969271 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621520969273 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621520969274 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1621520969278 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1621520969346 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1621520970372 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1621520970443 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1621520970443 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1621520970444 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1621520970444 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621520970444 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621520970446 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621520970446 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621520970463 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621520970466 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621520970469 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1621520970479 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1621520970651 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1621520970652 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1621520970652 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1621520970652 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621520970653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621520970654 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621520970655 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621520970655 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621520970656 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1621520971119 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1621520971119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "399 " "Peak virtual memory: 399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621520971135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 20 19:59:31 2021 " "Processing ended: Thu May 20 19:59:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621520971135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621520971135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621520971135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1621520971135 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1621520972850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621520972850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 20 19:59:32 2021 " "Processing started: Thu May 20 19:59:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621520972850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1621520972850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off IITB-proc -c IITB-proc " "Command: quartus_eda --read_settings_files=off --write_settings_files=off IITB-proc -c IITB-proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1621520972850 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1621520973429 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IITB-proc.vho /home/anon/Desktop/IITB-proc/src/simulation/modelsim/ simulation " "Generated file IITB-proc.vho in folder \"/home/anon/Desktop/IITB-proc/src/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1621520973637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "592 " "Peak virtual memory: 592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621520973673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 20 19:59:33 2021 " "Processing ended: Thu May 20 19:59:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621520973673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621520973673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621520973673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1621520973673 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 70 s " "Quartus Prime Full Compilation was successful. 0 errors, 70 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1621520974047 ""}
