===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 26.0759 seconds

  ----Wall Time----  ----Name----
    3.5231 ( 13.5%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    Parse OMIR
    2.9704 ( 11.4%)    Parse modules
    0.5219 (  2.0%)    Verify circuit
   19.5299 ( 74.9%)  'firrtl.circuit' Pipeline
    0.4989 (  1.9%)    LowerFIRRTLAnnotations
    1.7522 (  6.7%)    'firrtl.module' Pipeline
    0.5585 (  2.1%)      DropName
    1.1937 (  4.6%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0581 (  0.2%)    'firrtl.module' Pipeline
    0.0581 (  0.2%)      LowerCHIRRTLPass
    0.0979 (  0.4%)    InferWidths
    0.4908 (  1.9%)    MemToRegOfVec
    0.6787 (  2.6%)    InferResets
    0.0514 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0704 (  0.3%)    WireDFT
    0.4266 (  1.6%)    'firrtl.module' Pipeline
    0.4266 (  1.6%)      FlattenMemory
    0.6106 (  2.3%)    LowerFIRRTLTypes
    0.6590 (  2.5%)    'firrtl.module' Pipeline
    0.6315 (  2.4%)      ExpandWhens
    0.0276 (  0.1%)      SFCCompat
    0.6054 (  2.3%)    Inliner
    0.6506 (  2.5%)    'firrtl.module' Pipeline
    0.6506 (  2.5%)      RandomizeRegisterInit
    0.3301 (  1.3%)    CheckCombCycles
    0.0508 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.4878 ( 21.0%)    'firrtl.module' Pipeline
    5.1925 ( 19.9%)      Canonicalizer
    0.2954 (  1.1%)      InferReadWrite
    0.1172 (  0.4%)    PrefixModules
    0.0533 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.9802 (  3.8%)    IMConstProp
    0.0502 (  0.2%)    AddSeqMemPorts
    0.0502 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3095 (  1.2%)    CreateSiFiveMetadata
    0.0246 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    GrandCentral
    0.0307 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.4174 (  1.6%)    SymbolDCE
    0.0496 (  0.2%)    BlackBoxReader
    0.0496 (  0.2%)      (A) circt::firrtl::InstanceGraph
    3.7897 ( 14.5%)    'firrtl.module' Pipeline
    0.2509 (  1.0%)      DropName
    3.5388 ( 13.6%)      Canonicalizer
    0.4513 (  1.7%)    IMDeadCodeElim
    0.0530 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    EmitOMIR
    0.0279 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1388 (  0.5%)    LowerXMR
    0.0206 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.4367 (  1.7%)  LowerFIRRTLToHW
    0.0119 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.7099 (  2.7%)  'hw.module' Pipeline
    0.1060 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1896 (  0.7%)    Canonicalizer
    0.0972 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.3170 (  1.2%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)  HWMemSimImpl
    0.6017 (  2.3%)  'hw.module' Pipeline
    0.1780 (  0.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.2233 (  0.9%)    Canonicalizer
    0.0927 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1077 (  0.4%)    HWCleanup
    0.1435 (  0.6%)  'hw.module' Pipeline
    0.0194 (  0.1%)    HWLegalizeModules
    0.1241 (  0.5%)    PrettifyVerilog
    0.1125 (  0.4%)  StripDebugInfoWithPred
    0.9662 (  3.7%)  ExportVerilog
    0.2927 (  1.1%)  'builtin.module' Pipeline
    0.2706 (  1.0%)    'hw.module' Pipeline
    0.2705 (  1.0%)      PrepareForEmission
   -0.2902 ( -1.1%)  Rest
   26.0759 (100.0%)  Total

{
  totalTime: 26.1,
  maxMemory: 585830400
}
