

================================================================
== Vitis HLS Report for 'axi_analytic_fft'
================================================================
* Date:           Wed May 22 00:16:42 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        AXI_analytic_fft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.400 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      517|      517|  5.170 us|  5.170 us|  518|  518|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop    |      515|      515|         5|          1|          1|   512|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    192|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    6|     286|    642|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     65|    -|
|Register         |        -|    -|     349|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    6|     635|   1027|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U1  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  321|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                             |                               |        0|   6|  286|  642|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_88_p2          |         +|   0|  0|  14|           9|           1|
    |icmp_ln22_1_fu_124_p2      |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln22_2_fu_136_p2      |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln22_fu_118_p2        |      icmp|   0|  0|  11|           9|           1|
    |icmp_ln35_fu_142_p2        |      icmp|   0|  0|  11|           9|           2|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |or_ln22_fu_130_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln174_1_fu_175_p3   |    select|   0|  0|  32|           1|           1|
    |select_ln174_fu_164_p3     |    select|   0|  0|  32|           1|           1|
    |select_ln22_1_fu_154_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln22_fu_148_p3      |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 192|          52|          94|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter4        |   9|          2|    1|          2|
    |ap_phi_mux_inc10_phi_fu_71_p4  |   9|          2|    9|         18|
    |in_data_V_TDATA_blk_n          |   9|          2|    1|          2|
    |inc10_reg_67                   |   9|          2|    9|         18|
    |out_data_V_TDATA_blk_n         |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  65|         14|   22|         46|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln35_reg_191         |   9|   0|    9|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |icmp_ln22_2_reg_214      |   1|   0|    1|          0|
    |icmp_ln35_reg_220        |   1|   0|    1|          0|
    |inc10_reg_67             |   9|   0|    9|          0|
    |or_ln22_reg_208          |   1|   0|    1|          0|
    |tmp_M_value_1_reg_202    |  32|   0|   32|          0|
    |tmp_M_value_reg_196      |  32|   0|   32|          0|
    |icmp_ln22_2_reg_214      |  64|  32|    1|          0|
    |or_ln22_reg_208          |  64|  32|    1|          0|
    |tmp_M_value_1_reg_202    |  64|  32|   32|          0|
    |tmp_M_value_reg_196      |  64|  32|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 349| 128|  159|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  axi_analytic_fft|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_hs|  axi_analytic_fft|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  axi_analytic_fft|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  axi_analytic_fft|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  axi_analytic_fft|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  axi_analytic_fft|  return value|
|in_data_V_TDATA    |   in|   64|        axis|         in_data_V|       pointer|
|in_data_V_TVALID   |   in|    1|        axis|         in_data_V|       pointer|
|in_data_V_TREADY   |  out|    1|        axis|         in_data_V|       pointer|
|out_data_V_TDATA   |  out|   64|        axis|        out_data_V|       pointer|
|out_data_V_TVALID  |  out|    1|        axis|        out_data_V|       pointer|
|out_data_V_TREADY  |   in|    1|        axis|        out_data_V|       pointer|
+-------------------+-----+-----+------------+------------------+--------------+

