<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>artix7</ProductFamily>
        <Part>xc7a200t-sbv484-2</Part>
        <TopModelName>kp_502_15</TopModelName>
        <TargetClockPeriod>14.00</TargetClockPeriod>
        <ClockUncertainty>1.00</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>11.240</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1</Best-caseLatency>
            <Average-caseLatency>1</Average-caseLatency>
            <Worst-caseLatency>1</Worst-caseLatency>
            <Best-caseRealTimeLatency>14.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>14.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>14.000 ns</Worst-caseRealTimeLatency>
            <Interval-min>2</Interval-min>
            <Interval-max>2</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>48</DSP>
            <FF>258</FF>
            <LUT>973</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>730</BRAM_18K>
            <DSP>740</DSP>
            <FF>269200</FF>
            <LUT>134600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>kp_502_15</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_deadlock</name>
            <Object>kp_502_15</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kp_502_15</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>kp_502_15</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>kp_502_15</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>kp_502_15</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>kp_502_15</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>kp_502_15</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>r_0</name>
            <Object>r_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_0_ap_vld</name>
            <Object>r_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_1</name>
            <Object>r_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_1_ap_vld</name>
            <Object>r_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_2</name>
            <Object>r_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_2_ap_vld</name>
            <Object>r_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_3</name>
            <Object>r_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_3_ap_vld</name>
            <Object>r_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_4</name>
            <Object>r_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_4_ap_vld</name>
            <Object>r_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_5</name>
            <Object>r_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_5_ap_vld</name>
            <Object>r_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_6</name>
            <Object>r_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_6_ap_vld</name>
            <Object>r_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_7</name>
            <Object>r_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_7_ap_vld</name>
            <Object>r_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_0</name>
            <Object>a_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_1</name>
            <Object>a_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_2</name>
            <Object>a_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_3</name>
            <Object>a_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_4</name>
            <Object>a_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_5</name>
            <Object>a_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_6</name>
            <Object>a_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_7</name>
            <Object>a_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_0</name>
            <Object>b_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_1</name>
            <Object>b_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_2</name>
            <Object>b_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_3</name>
            <Object>b_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_4</name>
            <Object>b_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_5</name>
            <Object>b_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_6</name>
            <Object>b_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_7</name>
            <Object>b_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c_0</name>
            <Object>c_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c_1</name>
            <Object>c_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c_2</name>
            <Object>c_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c_3</name>
            <Object>c_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c_4</name>
            <Object>c_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c_5</name>
            <Object>c_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c_6</name>
            <Object>c_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c_7</name>
            <Object>c_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_0</name>
            <Object>x_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_1</name>
            <Object>x_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_2</name>
            <Object>x_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_3</name>
            <Object>x_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_4</name>
            <Object>x_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_5</name>
            <Object>x_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_6</name>
            <Object>x_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_7</name>
            <Object>x_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>kp_502_15</ModuleName>
            <BindInstances>mul_32s_32s_32_1_1_U1 mul_ln11_1_fu_399_p1 mul_32s_32s_32_1_1_U9 r_0 mul_32s_32s_32_1_1_U2 mul_ln11_3_fu_416_p1 mul_32s_32s_32_1_1_U10 r_1 mul_32s_32s_32_1_1_U3 mul_ln11_5_fu_433_p1 mul_32s_32s_32_1_1_U11 r_2 mul_32s_32s_32_1_1_U4 mul_ln11_7_fu_450_p1 mul_32s_32s_32_1_1_U12 r_3 mul_32s_32s_32_1_1_U5 mul_ln11_9_fu_467_p1 mul_32s_32s_32_1_1_U13 r_4 mul_32s_32s_32_1_1_U6 mul_ln11_11_fu_484_p1 mul_32s_32s_32_1_1_U14 r_5 mul_32s_32s_32_1_1_U7 mul_ln11_13_fu_501_p1 mul_32s_32s_32_1_1_U15 r_6 mul_32s_32s_32_1_1_U8 mul_ln11_15_fu_518_p1 mul_32s_32s_32_1_1_U16 r_7</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>kp_502_15</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>14.00</TargetClockPeriod>
                    <ClockUncertainty>1.00</ClockUncertainty>
                    <EstimatedClockPeriod>11.240</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>14.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>14.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>14.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>258</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>973</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U1" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="mul_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mul_ln11_1_fu_399_p1" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="add_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U9" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="mul_ln11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_0" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="add_ln11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U2" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="mul_ln11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mul_ln11_3_fu_416_p1" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="add_ln11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U10" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="mul_ln11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_1" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="add_ln11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U3" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="mul_ln11_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mul_ln11_5_fu_433_p1" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="add_ln11_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U11" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="mul_ln11_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_2" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="add_ln11_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U4" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="mul_ln11_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mul_ln11_7_fu_450_p1" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="add_ln11_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U12" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="mul_ln11_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_3" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="add_ln11_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U5" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="mul_ln11_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mul_ln11_9_fu_467_p1" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="add_ln11_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U13" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="mul_ln11_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_4" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="add_ln11_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U6" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="mul_ln11_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mul_ln11_11_fu_484_p1" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="add_ln11_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U14" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="mul_ln11_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_5" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="add_ln11_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U7" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="mul_ln11_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mul_ln11_13_fu_501_p1" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="add_ln11_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U15" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="mul_ln11_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_6" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="add_ln11_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U8" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="mul_ln11_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mul_ln11_15_fu_518_p1" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="add_ln11_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U16" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="mul_ln11_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_7" SOURCE="./source/kp_502_15.cpp:11" URAM="0" VARIABLE="add_ln11_15"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="r" index="0" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="r_0" name="r_0" usage="data" direction="out"/>
                <hwRef type="port" interface="r_0_ap_vld" name="r_0_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="r_1" name="r_1" usage="data" direction="out"/>
                <hwRef type="port" interface="r_1_ap_vld" name="r_1_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="r_2" name="r_2" usage="data" direction="out"/>
                <hwRef type="port" interface="r_2_ap_vld" name="r_2_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="r_3" name="r_3" usage="data" direction="out"/>
                <hwRef type="port" interface="r_3_ap_vld" name="r_3_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="r_4" name="r_4" usage="data" direction="out"/>
                <hwRef type="port" interface="r_4_ap_vld" name="r_4_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="r_5" name="r_5" usage="data" direction="out"/>
                <hwRef type="port" interface="r_5_ap_vld" name="r_5_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="r_6" name="r_6" usage="data" direction="out"/>
                <hwRef type="port" interface="r_6_ap_vld" name="r_6_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="r_7" name="r_7" usage="data" direction="out"/>
                <hwRef type="port" interface="r_7_ap_vld" name="r_7_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="a" index="1" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="a_0" name="a_0" usage="data" direction="in"/>
                <hwRef type="port" interface="a_1" name="a_1" usage="data" direction="in"/>
                <hwRef type="port" interface="a_2" name="a_2" usage="data" direction="in"/>
                <hwRef type="port" interface="a_3" name="a_3" usage="data" direction="in"/>
                <hwRef type="port" interface="a_4" name="a_4" usage="data" direction="in"/>
                <hwRef type="port" interface="a_5" name="a_5" usage="data" direction="in"/>
                <hwRef type="port" interface="a_6" name="a_6" usage="data" direction="in"/>
                <hwRef type="port" interface="a_7" name="a_7" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="b" index="2" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="b_0" name="b_0" usage="data" direction="in"/>
                <hwRef type="port" interface="b_1" name="b_1" usage="data" direction="in"/>
                <hwRef type="port" interface="b_2" name="b_2" usage="data" direction="in"/>
                <hwRef type="port" interface="b_3" name="b_3" usage="data" direction="in"/>
                <hwRef type="port" interface="b_4" name="b_4" usage="data" direction="in"/>
                <hwRef type="port" interface="b_5" name="b_5" usage="data" direction="in"/>
                <hwRef type="port" interface="b_6" name="b_6" usage="data" direction="in"/>
                <hwRef type="port" interface="b_7" name="b_7" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="c" index="3" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="c_0" name="c_0" usage="data" direction="in"/>
                <hwRef type="port" interface="c_1" name="c_1" usage="data" direction="in"/>
                <hwRef type="port" interface="c_2" name="c_2" usage="data" direction="in"/>
                <hwRef type="port" interface="c_3" name="c_3" usage="data" direction="in"/>
                <hwRef type="port" interface="c_4" name="c_4" usage="data" direction="in"/>
                <hwRef type="port" interface="c_5" name="c_5" usage="data" direction="in"/>
                <hwRef type="port" interface="c_6" name="c_6" usage="data" direction="in"/>
                <hwRef type="port" interface="c_7" name="c_7" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="x" index="4" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="x_0" name="x_0" usage="data" direction="in"/>
                <hwRef type="port" interface="x_1" name="x_1" usage="data" direction="in"/>
                <hwRef type="port" interface="x_2" name="x_2" usage="data" direction="in"/>
                <hwRef type="port" interface="x_3" name="x_3" usage="data" direction="in"/>
                <hwRef type="port" interface="x_4" name="x_4" usage="data" direction="in"/>
                <hwRef type="port" interface="x_5" name="x_5" usage="data" direction="in"/>
                <hwRef type="port" interface="x_6" name="x_6" usage="data" direction="in"/>
                <hwRef type="port" interface="x_7" name="x_7" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="r_0" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="r_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>r_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="r_1" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="r_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>r_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="r_2" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="r_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>r_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="r_3" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="r_3">DATA</portMap>
            </portMaps>
            <ports>
                <port>r_3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="r_4" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="r_4">DATA</portMap>
            </portMaps>
            <ports>
                <port>r_4</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="r_5" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="r_5">DATA</portMap>
            </portMaps>
            <ports>
                <port>r_5</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="r_6" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="r_6">DATA</portMap>
            </portMaps>
            <ports>
                <port>r_6</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="r_7" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="r_7">DATA</portMap>
            </portMaps>
            <ports>
                <port>r_7</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="a_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="a_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="a_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_3" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="a_3">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_4" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="a_4">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_4</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_5" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="a_5">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_5</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_6" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="a_6">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_6</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_7" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="a_7">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_7</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="b_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="b_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="b_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_3" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="b_3">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_4" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="b_4">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_4</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_5" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="b_5">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_5</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_6" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="b_6">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_6</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_7" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="b_7">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_7</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="c_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>c_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="c"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c_1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="c_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>c_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="c"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="c_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>c_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="c"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c_3" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="c_3">DATA</portMap>
            </portMaps>
            <ports>
                <port>c_3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="c"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c_4" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="c_4">DATA</portMap>
            </portMaps>
            <ports>
                <port>c_4</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="c"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c_5" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="c_5">DATA</portMap>
            </portMaps>
            <ports>
                <port>c_5</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="c"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c_6" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="c_6">DATA</portMap>
            </portMaps>
            <ports>
                <port>c_6</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="c"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c_7" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="c_7">DATA</portMap>
            </portMaps>
            <ports>
                <port>c_7</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="c"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="x_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="x_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="x_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_3" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="x_3">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_4" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="x_4">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_4</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_5" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="x_5">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_5</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_6" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="x_6">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_6</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_7" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="x_7">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_7</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="x"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="a_0">ap_none, 32</column>
                    <column name="a_1">ap_none, 32</column>
                    <column name="a_2">ap_none, 32</column>
                    <column name="a_3">ap_none, 32</column>
                    <column name="a_4">ap_none, 32</column>
                    <column name="a_5">ap_none, 32</column>
                    <column name="a_6">ap_none, 32</column>
                    <column name="a_7">ap_none, 32</column>
                    <column name="b_0">ap_none, 32</column>
                    <column name="b_1">ap_none, 32</column>
                    <column name="b_2">ap_none, 32</column>
                    <column name="b_3">ap_none, 32</column>
                    <column name="b_4">ap_none, 32</column>
                    <column name="b_5">ap_none, 32</column>
                    <column name="b_6">ap_none, 32</column>
                    <column name="b_7">ap_none, 32</column>
                    <column name="c_0">ap_none, 32</column>
                    <column name="c_1">ap_none, 32</column>
                    <column name="c_2">ap_none, 32</column>
                    <column name="c_3">ap_none, 32</column>
                    <column name="c_4">ap_none, 32</column>
                    <column name="c_5">ap_none, 32</column>
                    <column name="c_6">ap_none, 32</column>
                    <column name="c_7">ap_none, 32</column>
                    <column name="r_0">ap_none, 32</column>
                    <column name="r_1">ap_none, 32</column>
                    <column name="r_2">ap_none, 32</column>
                    <column name="r_3">ap_none, 32</column>
                    <column name="r_4">ap_none, 32</column>
                    <column name="r_5">ap_none, 32</column>
                    <column name="r_6">ap_none, 32</column>
                    <column name="r_7">ap_none, 32</column>
                    <column name="x_0">ap_none, 32</column>
                    <column name="x_1">ap_none, 32</column>
                    <column name="x_2">ap_none, 32</column>
                    <column name="x_3">ap_none, 32</column>
                    <column name="x_4">ap_none, 32</column>
                    <column name="x_5">ap_none, 32</column>
                    <column name="x_6">ap_none, 32</column>
                    <column name="x_7">ap_none, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="r">out, int*</column>
                    <column name="a">in, int*</column>
                    <column name="b">in, int*</column>
                    <column name="c">in, int*</column>
                    <column name="x">in, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="r">r_0, port</column>
                    <column name="r">r_0_ap_vld, port</column>
                    <column name="r">r_1, port</column>
                    <column name="r">r_1_ap_vld, port</column>
                    <column name="r">r_2, port</column>
                    <column name="r">r_2_ap_vld, port</column>
                    <column name="r">r_3, port</column>
                    <column name="r">r_3_ap_vld, port</column>
                    <column name="r">r_4, port</column>
                    <column name="r">r_4_ap_vld, port</column>
                    <column name="r">r_5, port</column>
                    <column name="r">r_5_ap_vld, port</column>
                    <column name="r">r_6, port</column>
                    <column name="r">r_6_ap_vld, port</column>
                    <column name="r">r_7, port</column>
                    <column name="r">r_7_ap_vld, port</column>
                    <column name="a">a_0, port</column>
                    <column name="a">a_1, port</column>
                    <column name="a">a_2, port</column>
                    <column name="a">a_3, port</column>
                    <column name="a">a_4, port</column>
                    <column name="a">a_5, port</column>
                    <column name="a">a_6, port</column>
                    <column name="a">a_7, port</column>
                    <column name="b">b_0, port</column>
                    <column name="b">b_1, port</column>
                    <column name="b">b_2, port</column>
                    <column name="b">b_3, port</column>
                    <column name="b">b_4, port</column>
                    <column name="b">b_5, port</column>
                    <column name="b">b_6, port</column>
                    <column name="b">b_7, port</column>
                    <column name="c">c_0, port</column>
                    <column name="c">c_1, port</column>
                    <column name="c">c_2, port</column>
                    <column name="c">c_3, port</column>
                    <column name="c">c_4, port</column>
                    <column name="c">c_5, port</column>
                    <column name="c">c_6, port</column>
                    <column name="c">c_7, port</column>
                    <column name="x">x_0, port</column>
                    <column name="x">x_1, port</column>
                    <column name="x">x_2, port</column>
                    <column name="x">x_3, port</column>
                    <column name="x">x_4, port</column>
                    <column name="x">x_5, port</column>
                    <column name="x">x_6, port</column>
                    <column name="x">x_7, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="array_partition" location="./source/kp_502_15.cpp:6" status="valid" parentFunction="kp_502_15" variable="a" isDirective="1" options="variable=a cyclic factor=8 dim=1"/>
        <Pragma type="array_partition" location="./source/kp_502_15.cpp:6" status="valid" parentFunction="kp_502_15" variable="b" isDirective="1" options="variable=b cyclic factor=8 dim=1"/>
        <Pragma type="array_partition" location="./source/kp_502_15.cpp:6" status="valid" parentFunction="kp_502_15" variable="c" isDirective="1" options="variable=c cyclic factor=8 dim=1"/>
        <Pragma type="array_partition" location="./source/kp_502_15.cpp:6" status="valid" parentFunction="kp_502_15" variable="r" isDirective="1" options="variable=r cyclic factor=8 dim=1"/>
        <Pragma type="array_partition" location="./source/kp_502_15.cpp:6" status="valid" parentFunction="kp_502_15" variable="x" isDirective="1" options="variable=x cyclic factor=8 dim=1"/>
        <Pragma type="pipeline" location="./source/kp_502_15.cpp:10" status="valid" parentFunction="kp_502_15" variable="" isDirective="1" options="off"/>
        <Pragma type="unroll" location="./source/kp_502_15.cpp:10" status="valid" parentFunction="kp_502_15" variable="" isDirective="1" options="factor=8"/>
    </PragmaReport>
</profile>

