#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed May 28 15:50:09 2025
# Process ID: 101272
# Current directory: D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent101304 D:\ASUS-PC\Desktop\temporary\test\Vivado2021\2025.5.28-1\Mini_ctrl_brd_zynq\Mini_ctrl_brd_zynq.xpr
# Log file: D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/vivado.log
# Journal file: D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.xpr
open_bd_design {D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd}
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name Pro_FPGA_ctrl_v1_0_project -directory D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.tmp/Pro_FPGA_ctrl_v1_0_project d:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/ip_repo
copy_run -name impl_1_copy_1 [get_runs impl_1] -parent_run synth_1
set_property target_language VHDL [current_project]
open_bd_design {D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd}
export_ip_user_files -of_objects  [get_files D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/imports/sources_1/bd/system/hdl/system_wrapper.v] -no_script -reset -force -quiet
remove_files  D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/imports/sources_1/bd/system/hdl/system_wrapper.v
export_ip_user_files -of_objects  [get_files D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.gen/sources_1/bd/system/hdl/system_wrapper.v] -no_script -reset -force -quiet
remove_files  D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.gen/sources_1/bd/system/hdl/system_wrapper.v
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:Pro_FPGA_ctrl:1.0 [get_ips  system_Pro_FPGA_ctrl_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_Pro_FPGA_ctrl_0_2] -no_script -sync -force -quiet
generate_target all [get_files  D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all system_rst_ps7_0_125M_0] }
catch { config_ip_cache -export [get_ips -all system_Pro_FPGA_ctrl_0_2] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd]
launch_runs system_rst_ps7_0_125M_0_synth_1 system_processing_system7_0_0_synth_1 system_Pro_FPGA_ctrl_0_2_synth_1 system_auto_pc_0_synth_1 -jobs 28
wait_on_run system_rst_ps7_0_125M_0_synth_1
wait_on_run system_processing_system7_0_0_synth_1
wait_on_run system_Pro_FPGA_ctrl_0_2_synth_1
wait_on_run system_auto_pc_0_synth_1
export_simulation -of_objects [get_files D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd] -directory D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.ip_user_files/sim_scripts -ip_user_files_dir D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.ip_user_files -ipstatic_source_dir D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.cache/compile_simlib/modelsim} {questa=D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.cache/compile_simlib/questa} {riviera=D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.cache/compile_simlib/riviera} {activehdl=D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_Pro_FPGA_ctrl_0_2] }
export_ip_user_files -of_objects [get_files D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd]
launch_runs system_Pro_FPGA_ctrl_0_2_synth_1 -jobs 28
wait_on_run system_Pro_FPGA_ctrl_0_2_synth_1
export_simulation -of_objects [get_files D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd] -directory D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.ip_user_files/sim_scripts -ip_user_files_dir D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.ip_user_files -ipstatic_source_dir D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.cache/compile_simlib/modelsim} {questa=D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.cache/compile_simlib/questa} {riviera=D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.cache/compile_simlib/riviera} {activehdl=D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 28
wait_on_run impl_1
make_wrapper -files [get_files D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse d:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Mini_ctrl_brd_zynq.gen/sources_1/bd/system/hdl/system_wrapper.vhd
update_compile_order -fileset sources_1
reset_run synth_1
reset_run system_Pro_FPGA_ctrl_0_2_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 28
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/ASUS-PC/Desktop/temporary/test/Vivado2021/2025.5.28-1/Mini_ctrl_brd_zynq/Vitis/system_wrapper.xsa
