# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RTL_DESIGN.srcs/sources_1/new/controller.v" \
"../../../../RTL_DESIGN.srcs/sources_1/new/data_path.v" \
"../../../../RTL_DESIGN.srcs/sources_1/new/top_design_file.v" \
"../../../../RTL_DESIGN.srcs/sim_1/new/top_design_file_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
