<!DOCTYPE html>
<html lang="en">

<head>
  <link rel="shortcut icon" href="favicon.ico">
  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
  <meta name="description" content="">
  <meta name="author" content="">

  <title>Sujith Naapa Ramesh</title>

  <!-- Bootstrap core CSS -->
  <link href="vendor/bootstrap/css/bootstrap.min.css" rel="stylesheet">

  <!-- Custom fonts for this template -->
  <link href="https://fonts.googleapis.com/css?family=Saira+Extra+Condensed:500,700" rel="stylesheet">
  <link href="https://fonts.googleapis.com/css?family=Muli:400,400i,800,800i" rel="stylesheet">
  <link href="vendor/fontawesome-free/css/all.min.css" rel="stylesheet">

  <!-- Custom styles for this template -->
  <link href="css/resume.min.css" rel="stylesheet">

</head>

<body id="page-top">

  <nav class="navbar navbar-expand-lg navbar-dark bg-primary fixed-top" id="sideNav">
    <a class="navbar-brand js-scroll-trigger" href="#page-top">
      <span class="d-block d-lg-none">Sujith Naapa Ramesh</span>
      <span class="d-none d-lg-block">
        <img class="img-fluid img-profile rounded-circle mx-auto mb-2" src="img/profile.jpg" alt="">
      </span>
    </a>
    <button class="navbar-toggler" type="button" data-toggle="collapse" data-target="#navbarSupportedContent" aria-controls="navbarSupportedContent" aria-expanded="false" aria-label="Toggle navigation">
      <span class="navbar-toggler-icon"></span>
    </button>
    <div class="collapse navbar-collapse" id="navbarSupportedContent">
      <ul class="navbar-nav">
        <li class="nav-item">
          <a class="nav-link js-scroll-trigger" href="index.html#about">About</a>
        </li>
        <li class="nav-item">
          <a class="nav-link js-scroll-trigger" href="index.html#experience">Experience</a>
        </li>
        <li class="nav-item">
          <a class="nav-link js-scroll-trigger" href="index.html#education">Education</a>
        </li>
        <li class="nav-item">
          <a class="nav-link js-scroll-trigger" href="index.html#resume">Resume</a>
        </li>
        <li class="nav-item">
          <a class="nav-link js-scroll-trigger" href="index.html#projects">Projects</a>
        </li>
        <li class="nav-item">
          <a class="nav-link js-scroll-trigger" href="Blogs.html">Blog</a>
        </li>
      </ul>
    </div>
  </nav>

  <div class="container-fluid p-0">

    
  
  <!-- Portfolio Modals -->

  <!-- Portfolio Modal 1 -->
  <div class="portfolio-modal mfp-hide" id="portfolio-modal-1">
    <div class="portfolio-modal-dialog bg-white">
      <a class="close-button d-none d-md-block portfolio-modal-dismiss" href="index.html#projects">
        <i class="fa fa-3x fa-times"></i>
      </a>
      <div class="container text-center">
        <div class="row">
          <div class="col-lg-8 mx-auto">
            <h2 class="text-secondary text-uppercase mb-0">DAQLite</h2>
            <img class="img-fluid mb-5" src="img/portfolio/RISC-V.PNG" alt="">
            <p class="mb-5">For my Computer Architecture class, ECE 4750, me and two partners, Andrew Tsai and Julia Ng, designed a multicore RISC-V CPU in SystemVerilog. For the first part of the project, we built an iterative multiplier that was capable of multiplying 32-bit signed integers. Next, we implemented a five-stage pipeline processor that incorporated the iterative multiplier and used aggressive bypassing. Then we designed a FSM cache that was two-way set associative with write-back, write-allocate, and LRU replacement policies. Finally, we instantiated four cores with four associated instruction caches and combined four data caches together in a banked configuration. We then connected the four cores with their respective instruction caches, the banked data cache, and a test memory to build a functional multicore CPU that we could use to run microbenchmarks written in C. At every step of the process, my partners and I relied on the PyMTL framework to verify our SystemVerilog designs. We focused on unit tests, directed tests, and random tests to verify things like bypass, stall, and squash logic and cache transactions. We also evaluated our design for the number of cycles various tasks took and qualitatively evaluated the cycle time, area, and energy at all stages of the design process. Overall, this project was a huge success and introduced me to developing in SystemVerilog and Pre-Silicon Verification practices. This project further inspired me to take additional courses in Computer Architecture like Advanced Computer Architecture, ECE 5750, and Complex Digital ASIC Design, ECE 5745. </p>
			      <div class="social-icons">
				</a>
			</div>
			<br>
			<a class="btn btn-primary btn-lg rounded-pill portfolio-modal-dismiss" href="index.html#projects">
			  <i class="fa fa-close"></i>
              Close Project</a> 
          </div>
        </div>
      </div>
    </div>
  </div>

  </div>

  <!-- Bootstrap core JavaScript -->
  <script src="vendor/jquery/jquery.min.js"></script>
  <script src="vendor/bootstrap/js/bootstrap.bundle.min.js"></script>

  <!-- Plugin JavaScript -->
  <script src="vendor/jquery-easing/jquery.easing.min.js"></script>

  <!-- Custom scripts for this template -->
  <script src="js/resume.min.js"></script>
  
  

</body>

</html>
