Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : I2S
Version: R-2020.09
Date   : Thu Mar 16 07:59:36 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: in_valid (input port clocked by clk)
  Endpoint: out_left_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  in_valid (in)                            0.00       2.00 f
  U141/Y (NOR2BX2)                         0.29       2.29 f
  U142/Y (OR2X1)                           0.33       2.61 f
  U143/Y (NOR2X1)                          0.76       3.37 r
  U147/Y (AND2XL)                          0.28       3.65 r
  out_left_reg[0]/D (DFFRHQXL)             0.00       3.65 r
  data arrival time                                   3.65

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  out_left_reg[0]/CK (DFFRHQXL)            0.00       4.00 r
  library setup time                      -0.17       3.83
  data required time                                  3.83
  -----------------------------------------------------------
  data required time                                  3.83
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         0.18


1
