clk_5Mhz_sim_netlist.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/clk_5Mhz/clk_5Mhz_sim_netlist.v,incdir="../../../../project_1.srcs/sources_1/ip/clk_5Mhz"
glbl.v,Verilog,xil_defaultlib,glbl.v
