

================================================================
== Vitis HLS Report for 'RoPE_1'
================================================================
* Date:           Thu Oct  2 22:21:33 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.907 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      424|      424|  1.696 us|  1.696 us|  424|  424|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_pow_generic_float_s_fu_767  |pow_generic_float_s  |       11|       11|  44.000 ns|  44.000 ns|    1|    1|      yes|
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |      420|      420|        38|          1|          1|   384|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 38


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 1
  Pipeline-0 : II = 1, D = 38, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 42 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 4 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.84>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_Rope.cpp:16]   --->   Operation 43 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%pos_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pos_r" [kernel_Rope.cpp:4]   --->   Operation 44 'read' 'pos_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_conv = muxlogic i32 %pos_read"   --->   Operation 45 'muxlogic' 'muxLogicI0_to_conv' <Predicate = true> <Delay = 0.43>
ST_1 : Operation 46 [3/3] (2.40ns) (share mux size 4)   --->   "%conv = sitofp i32 %pos_read" [kernel_Rope.cpp:4]   --->   Operation 46 'sitofp' 'conv' <Predicate = true> <Delay = 2.40> <CoreInst = "Int2Float">   --->   Core 66 'Int2Float' <Latency = 2> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.39ns)   --->   "%store_ln16 = store i10 0, i10 %i" [kernel_Rope.cpp:16]   --->   Operation 47 'store' 'store_ln16' <Predicate = true> <Delay = 0.39>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 48 [2/3] (2.40ns) (share mux size 4)   --->   "%conv = sitofp i32 %pos_read" [kernel_Rope.cpp:4]   --->   Operation 48 'sitofp' 'conv' <Predicate = true> <Delay = 2.40> <CoreInst = "Int2Float">   --->   Core 66 'Int2Float' <Latency = 2> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.09>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %pos_r, i1 1, void @p_str"   --->   Operation 49 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln63 = specmemcore void @_ssdm_op_SpecMemCore, i13 %sin_K27, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:63->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 50 'specmemcore' 'specmemcore_ln63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln63 = specmemcore void @_ssdm_op_SpecMemCore, i13 %sin_K27, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:63->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 51 'specmemcore' 'specmemcore_ln63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln62 = specmemcore void @_ssdm_op_SpecMemCore, i21 %sin_K16, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:62->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 52 'specmemcore' 'specmemcore_ln62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln62 = specmemcore void @_ssdm_op_SpecMemCore, i21 %sin_K16, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:62->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 53 'specmemcore' 'specmemcore_ln62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln61 = specmemcore void @_ssdm_op_SpecMemCore, i29 %sin_K05, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:61->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 54 'specmemcore' 'specmemcore_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln61 = specmemcore void @_ssdm_op_SpecMemCore, i29 %sin_K05, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:61->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 55 'specmemcore' 'specmemcore_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln60 = specmemcore void @_ssdm_op_SpecMemCore, i14 %cos_K24, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:60->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 56 'specmemcore' 'specmemcore_ln60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln60 = specmemcore void @_ssdm_op_SpecMemCore, i14 %cos_K24, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:60->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 57 'specmemcore' 'specmemcore_ln60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln59 = specmemcore void @_ssdm_op_SpecMemCore, i22 %cos_K13, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:59->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 58 'specmemcore' 'specmemcore_ln59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln59 = specmemcore void @_ssdm_op_SpecMemCore, i22 %cos_K13, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:59->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 59 'specmemcore' 'specmemcore_ln59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln58 = specmemcore void @_ssdm_op_SpecMemCore, i28 %cos_K02, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:58->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 60 'specmemcore' 'specmemcore_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln58 = specmemcore void @_ssdm_op_SpecMemCore, i28 %cos_K02, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:58->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 61 'specmemcore' 'specmemcore_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln375 = specmemcore void @_ssdm_op_SpecMemCore, i100 %ref_4oPi_table_1001, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:375->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 62 'specmemcore' 'specmemcore_ln375' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln375 = specmemcore void @_ssdm_op_SpecMemCore, i100 %ref_4oPi_table_1001, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:375->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 63 'specmemcore' 'specmemcore_ln375' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 73 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 78 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 79 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/3] (0.09ns) (share mux size 4)   --->   "%conv = sitofp i32 %pos_read" [kernel_Rope.cpp:4]   --->   Operation 80 'sitofp' 'conv' <Predicate = true> <Delay = 0.09> <CoreInst = "Int2Float">   --->   Core 66 'Int2Float' <Latency = 2> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc" [kernel_Rope.cpp:16]   --->   Operation 81 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.11>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%i_24 = load i10 %i" [kernel_Rope.cpp:16]   --->   Operation 82 'load' 'i_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.59ns)   --->   "%icmp_ln16 = icmp_ult  i10 %i_24, i10 768" [kernel_Rope.cpp:16]   --->   Operation 83 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.end, void %for.inc.split_ifconv" [kernel_Rope.cpp:16]   --->   Operation 84 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.71ns)   --->   "%add_ln16 = add i10 %i_24, i10 2" [kernel_Rope.cpp:16]   --->   Operation 85 'add' 'add_ln16' <Predicate = (icmp_ln16)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.39ns)   --->   "%store_ln16 = store i10 %add_ln16, i10 %i" [kernel_Rope.cpp:16]   --->   Operation 86 'store' 'store_ln16' <Predicate = (icmp_ln16)> <Delay = 0.39>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc" [kernel_Rope.cpp:16]   --->   Operation 87 'br' 'br_ln16' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.84>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln16_1 = trunc i10 %i_24" [kernel_Rope.cpp:16]   --->   Operation 88 'trunc' 'trunc_ln16_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%head_dim = trunc i10 %i_24" [kernel_Rope.cpp:18]   --->   Operation 89 'trunc' 'head_dim' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i6 %head_dim" [kernel_Rope.cpp:18]   --->   Operation 90 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_conv1 = muxlogic i32 %zext_ln18"   --->   Operation 91 'muxlogic' 'muxLogicI0_to_conv1' <Predicate = true> <Delay = 0.43>
ST_5 : Operation 92 [3/3] (2.40ns) (share mux size 4)   --->   "%conv1 = sitofp i32 %zext_ln18" [kernel_Rope.cpp:19]   --->   Operation 92 'sitofp' 'conv1' <Predicate = true> <Delay = 2.40> <CoreInst = "Int2Float">   --->   Core 66 'Int2Float' <Latency = 2> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.36ns)   --->   "%switch_ln22 = switch i3 %trunc_ln16_1, void %arrayidx204.case.7, i3 0, void %arrayidx204.case.1, i3 2, void %arrayidx204.case.3, i3 4, void %arrayidx204.case.5" [kernel_Rope.cpp:22]   --->   Operation 93 'switch' 'switch_ln22' <Predicate = true> <Delay = 0.36>

State 6 <SV = 5> <Delay = 2.40>
ST_6 : Operation 94 [2/3] (2.40ns) (share mux size 4)   --->   "%conv1 = sitofp i32 %zext_ln18" [kernel_Rope.cpp:19]   --->   Operation 94 'sitofp' 'conv1' <Predicate = true> <Delay = 2.40> <CoreInst = "Int2Float">   --->   Core 66 'Int2Float' <Latency = 2> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.44>
ST_7 : Operation 95 [1/3] (0.09ns) (share mux size 4)   --->   "%conv1 = sitofp i32 %zext_ln18" [kernel_Rope.cpp:19]   --->   Operation 95 'sitofp' 'conv1' <Predicate = true> <Delay = 0.09> <CoreInst = "Int2Float">   --->   Core 66 'Int2Float' <Latency = 2> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (1.35ns) (share mux size 79)   --->   "%muxLogicI0_to_mul = muxlogic i32 %conv1"   --->   Operation 96 'muxlogic' 'muxLogicI0_to_mul' <Predicate = true> <Delay = 1.35>
ST_7 : Operation 97 [1/1] (1.35ns) (share mux size 79)   --->   "%muxLogicI1_to_mul = muxlogic i32 -2"   --->   Operation 97 'muxlogic' 'muxLogicI1_to_mul' <Predicate = true> <Delay = 1.35>

State 8 <SV = 7> <Delay = 2.48>
ST_8 : Operation 98 [1/1] (2.48ns) (share mux size 79)   --->   "%mul = fmul i32 %conv1, i32 -2" [kernel_Rope.cpp:19]   --->   Operation 98 'fmul' 'mul' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.35>
ST_9 : Operation 99 [1/1] (1.35ns) (share mux size 79)   --->   "%muxLogicI0_to_y_assign = muxlogic i32 %mul"   --->   Operation 99 'muxlogic' 'muxLogicI0_to_y_assign' <Predicate = true> <Delay = 1.35>
ST_9 : Operation 100 [1/1] (1.35ns) (share mux size 79)   --->   "%muxLogicI1_to_y_assign = muxlogic i32 0.015625"   --->   Operation 100 'muxlogic' 'muxLogicI1_to_y_assign' <Predicate = true> <Delay = 1.35>

State 10 <SV = 9> <Delay = 2.48>
ST_10 : Operation 101 [1/1] (2.48ns) (share mux size 79)   --->   "%y_assign = fmul i32 %mul, i32 0.015625" [kernel_Rope.cpp:19]   --->   Operation 101 'fmul' 'y_assign' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.23>
ST_11 : Operation 102 [13/13] (1.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 102 'call' 'tmp' <Predicate = (icmp_ln16)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 2.62>
ST_12 : Operation 103 [12/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 103 'call' 'tmp' <Predicate = (icmp_ln16)> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 2.62>
ST_13 : Operation 104 [11/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 104 'call' 'tmp' <Predicate = (icmp_ln16)> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 2.62>
ST_14 : Operation 105 [10/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 105 'call' 'tmp' <Predicate = (icmp_ln16)> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 2.62>
ST_15 : Operation 106 [9/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 106 'call' 'tmp' <Predicate = (icmp_ln16)> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 2.62>
ST_16 : Operation 107 [8/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 107 'call' 'tmp' <Predicate = (icmp_ln16)> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 2.62>
ST_17 : Operation 108 [7/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 108 'call' 'tmp' <Predicate = (icmp_ln16)> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 2.62>
ST_18 : Operation 109 [6/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 109 'call' 'tmp' <Predicate = (icmp_ln16)> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 2.62>
ST_19 : Operation 110 [5/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 110 'call' 'tmp' <Predicate = (icmp_ln16)> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 2.62>
ST_20 : Operation 111 [4/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 111 'call' 'tmp' <Predicate = (icmp_ln16)> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 2.62>
ST_21 : Operation 112 [3/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 112 'call' 'tmp' <Predicate = (icmp_ln16)> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 2.62>
ST_22 : Operation 113 [2/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 113 'call' 'tmp' <Predicate = (icmp_ln16)> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 2.54>
ST_23 : Operation 114 [1/13] (2.54ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 114 'call' 'tmp' <Predicate = (icmp_ln16)> <Delay = 2.54> <CoreType = "Generic">   --->   Generic Core

State 24 <SV = 23> <Delay = 1.35>
ST_24 : Operation 115 [1/1] (1.35ns) (share mux size 79)   --->   "%muxLogicI0_to_val = muxlogic i32 %conv"   --->   Operation 115 'muxlogic' 'muxLogicI0_to_val' <Predicate = true> <Delay = 1.35>
ST_24 : Operation 116 [1/1] (1.35ns) (share mux size 79)   --->   "%muxLogicI1_to_val = muxlogic i32 %tmp"   --->   Operation 116 'muxlogic' 'muxLogicI1_to_val' <Predicate = true> <Delay = 1.35>

State 25 <SV = 24> <Delay = 2.48>
ST_25 : Operation 117 [1/1] (2.48ns) (share mux size 79)   --->   "%val = fmul i32 %conv, i32 %tmp" [kernel_Rope.cpp:19]   --->   Operation 117 'fmul' 'val' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.87>
ST_26 : Operation 118 [1/1] (0.00ns)   --->   "%data = bitcast i32 %val" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:145->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 118 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 119 [1/1] (0.00ns)   --->   "%din_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 31" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:294->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:145->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 119 'bitselect' 'din_sign' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 120 [1/1] (0.00ns)   --->   "%din_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %data, i32 23" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:145->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 120 'partselect' 'din_exp' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 121 [1/1] (0.00ns)   --->   "%din_sig = trunc i32 %data" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:296->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:145->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 121 'trunc' 'din_sig' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 122 [1/1] (0.57ns)   --->   "%closepath = icmp_ult  i8 %din_exp, i8 126" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 122 'icmp' 'closepath' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 123 [1/1] (0.67ns)   --->   "%add_ln376 = add i8 %din_exp, i8 194" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 123 'add' 'add_ln376' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 124 [1/1] (0.36ns)   --->   "%addr = select i1 %closepath, i8 63, i8 %add_ln376" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 124 'select' 'addr' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 125 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %addr, i32 4, i32 7" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 125 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln378 = zext i4 %lshr_ln" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 126 'zext' 'zext_ln378' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 127 [1/1] (0.00ns)   --->   "%ref_4oPi_table_1001_addr = getelementptr i100 %ref_4oPi_table_1001, i64 0, i64 %zext_ln378" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 127 'getelementptr' 'ref_4oPi_table_1001_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 128 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_table_100 = muxlogic i4 %ref_4oPi_table_1001_addr"   --->   Operation 128 'muxlogic' 'muxLogicRAMAddr_to_table_100' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 129 [2/2] (0.83ns)   --->   "%table_100 = load i4 %ref_4oPi_table_1001_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 129 'load' 'table_100' <Predicate = true> <Delay = 0.83> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 100> <Depth = 13> <ROM>
ST_26 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln379 = trunc i8 %addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 130 'trunc' 'trunc_ln379' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 1.47>
ST_27 : Operation 131 [1/2] ( I:0.09ns O:0.09ns )   --->   "%table_100 = load i4 %ref_4oPi_table_1001_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 131 'load' 'table_100' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 100> <Depth = 13> <ROM>
ST_27 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln379 = zext i4 %trunc_ln379" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 132 'zext' 'zext_ln379' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 133 [1/1] (1.38ns)   --->   "%shl_ln379 = shl i100 %table_100, i100 %zext_ln379" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 133 'shl' 'shl_ln379' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 134 [1/1] (0.00ns)   --->   "%Med = partselect i80 @_ssdm_op_PartSelect.i80.i100.i32, i100 %shl_ln379, i32 20" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 134 'partselect' 'Med' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 2.66>
ST_28 : Operation 135 [1/1] (0.00ns)   --->   "%X = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %din_sig" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 135 'bitconcatenate' 'X' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln468 = zext i24 %X" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 136 'zext' 'zext_ln468' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 137 [1/1] (0.46ns) (share mux size 2)   --->   "%muxLogicI0_to_h = muxlogic i80 %Med"   --->   Operation 137 'muxlogic' 'muxLogicI0_to_h' <Predicate = true> <Delay = 0.46>
ST_28 : Operation 138 [1/1] (0.46ns) (share mux size 2)   --->   "%muxLogicI1_to_h = muxlogic i80 %zext_ln468"   --->   Operation 138 'muxlogic' 'muxLogicI1_to_h' <Predicate = true> <Delay = 0.46>
ST_28 : Operation 139 [2/2] (2.19ns) (share mux size 2)   --->   "%h = mul i80 %Med, i80 %zext_ln468" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 139 'mul' 'h' <Predicate = true> <Delay = 2.19> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 140 [1/1] (0.55ns)   --->   "%icmp_ln179 = icmp_eq  i8 %din_exp, i8 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 140 'icmp' 'icmp_ln179' <Predicate = true> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 141 [1/1] (0.70ns)   --->   "%icmp_ln179_1 = icmp_eq  i23 %din_sig, i23 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 141 'icmp' 'icmp_ln179_1' <Predicate = true> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 142 [1/1] (0.25ns)   --->   "%and_ln179 = and i1 %icmp_ln179, i1 %icmp_ln179_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 142 'and' 'and_ln179' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.68>
ST_29 : Operation 143 [1/2] (1.25ns) (share mux size 2)   --->   "%h = mul i80 %Med, i80 %zext_ln468" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 143 'mul' 'h' <Predicate = true> <Delay = 1.25> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 144 [1/1] (0.00ns)   --->   "%Mx_bits = partselect i58 @_ssdm_op_PartSelect.i58.i80.i32.i32, i80 %h, i32 19, i32 76" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:483->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 144 'partselect' 'Mx_bits' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i80.i32.i32, i80 %h, i32 77, i32 79" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:487->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 145 'partselect' 'trunc_ln' <Predicate = (!closepath)> <Delay = 0.00>
ST_29 : Operation 146 [1/1] (0.28ns)   --->   "%k = select i1 %closepath, i3 0, i3 %trunc_ln" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 146 'select' 'k' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln491 = trunc i3 %k" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:491->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 147 'trunc' 'trunc_ln491' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 148 [1/1] (1.00ns)   --->   "%Mx_bits_1 = sub i58 0, i58 %Mx_bits" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 148 'sub' 'Mx_bits_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 149 [1/1] (0.42ns)   --->   "%Mx_bits_3 = select i1 %trunc_ln491, i58 %Mx_bits_1, i58 %Mx_bits" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:491->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 149 'select' 'Mx_bits_3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32, i58 %Mx_bits_3, i32 29" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 150 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 2.02>
ST_30 : Operation 151 [1/1] (0.67ns)   --->   "%Ex = add i8 %din_exp, i8 131" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:454->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 151 'add' 'Ex' <Predicate = (closepath)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node Ex_1)   --->   "%select_ln453 = select i1 %closepath, i8 %Ex, i8 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:453->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 152 'select' 'select_ln453' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 153 [1/1] (0.00ns)   --->   "%t = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_4, i1 1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 153 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 154 [1/1] (0.90ns)   --->   "%Mx_zeros = ctlz i30 @llvm.ctlz.i30, i30 %t, i1 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:75->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 154 'ctlz' 'Mx_zeros' <Predicate = true> <Delay = 0.90> <CoreInst = "ctlz">   --->   Core 155 'ctlz' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln504 = zext i30 %Mx_zeros" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 155 'zext' 'zext_ln504' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 156 [1/1] (1.11ns)   --->   "%shl_ln504 = shl i58 %Mx_bits_3, i58 %zext_ln504" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 156 'shl' 'shl_ln504' <Predicate = true> <Delay = 1.11> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node Ex_1)   --->   "%trunc_ln505 = trunc i30 %Mx_zeros" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 157 'trunc' 'trunc_ln505' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 158 [1/1] (0.67ns) (out node of the LUT)   --->   "%Ex_1 = sub i8 %select_ln453, i8 %trunc_ln505" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 158 'sub' 'Ex_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Ex_1, i32 7" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 159 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_s = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %shl_ln504, i32 29, i32 57" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 160 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 161 [1/1] (0.55ns)   --->   "%icmp_ln186 = icmp_eq  i8 %din_exp, i8 255" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 161 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.45>
ST_31 : Operation 162 [1/1] (0.67ns)   --->   "%sub_ln506 = sub i8 0, i8 %Ex_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 162 'sub' 'sub_ln506' <Predicate = (tmp_16)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 163 [1/1] (0.36ns)   --->   "%select_ln506 = select i1 %tmp_16, i8 %sub_ln506, i8 %Ex_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 163 'select' 'select_ln506' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln506 = zext i8 %select_ln506" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 164 'zext' 'zext_ln506' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln506_1 = zext i29 %tmp_s" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 165 'zext' 'zext_ln506_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 166 [1/1] (1.00ns)   --->   "%lshr_ln506 = lshr i32 %zext_ln506_1, i32 %zext_ln506" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 166 'lshr' 'lshr_ln506' <Predicate = (tmp_16)> <Delay = 1.00> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 167 [1/1] (1.00ns)   --->   "%shl_ln506 = shl i32 %zext_ln506_1, i32 %zext_ln506" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 167 'shl' 'shl_ln506' <Predicate = (!tmp_16)> <Delay = 1.00> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 168 [1/1] (0.41ns)   --->   "%select_ln506_1 = select i1 %tmp_16, i32 %lshr_ln506, i32 %shl_ln506" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 168 'select' 'select_ln506_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 169 [1/1] (0.00ns)   --->   "%B = trunc i32 %select_ln506_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:67->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 169 'trunc' 'B' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 170 [1/1] (0.00ns)   --->   "%A = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %select_ln506_1, i32 22, i32 28" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:65->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 170 'partselect' 'A' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 171 [1/1] (0.00ns)   --->   "%B_trunc = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %select_ln506_1, i32 7, i32 21" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:68->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 171 'partselect' 'B_trunc' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 2.07>
ST_32 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i15 %B_trunc" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:69->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 172 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 173 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln69 = muxlogic i30 %zext_ln69"   --->   Operation 173 'muxlogic' 'muxLogicI0_to_mul_ln69' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 174 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln69 = muxlogic i30 %zext_ln69"   --->   Operation 174 'muxlogic' 'muxLogicI1_to_mul_ln69' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 175 [1/1] (2.07ns)   --->   "%mul_ln69 = mul i30 %zext_ln69, i30 %zext_ln69" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:69->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 175 'mul' 'mul_ln69' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i7 %A" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 176 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 177 [1/1] (0.00ns)   --->   "%cos_K02_addr = getelementptr i28 %cos_K02, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 177 'getelementptr' 'cos_K02_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 178 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_cos_K02_load = muxlogic i7 %cos_K02_addr"   --->   Operation 178 'muxlogic' 'muxLogicRAMAddr_to_cos_K02_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 179 [2/2] (0.87ns)   --->   "%cos_K02_load = load i7 %cos_K02_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 179 'load' 'cos_K02_load' <Predicate = true> <Delay = 0.87> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 28> <Depth = 128> <ROM>
ST_32 : Operation 180 [1/1] (0.00ns)   --->   "%cos_K13_addr = getelementptr i22 %cos_K13, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 180 'getelementptr' 'cos_K13_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 181 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_cos_K13_load = muxlogic i7 %cos_K13_addr"   --->   Operation 181 'muxlogic' 'muxLogicRAMAddr_to_cos_K13_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 182 [2/2] (0.87ns)   --->   "%cos_K13_load = load i7 %cos_K13_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 182 'load' 'cos_K13_load' <Predicate = true> <Delay = 0.87> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 22> <Depth = 128> <ROM>
ST_32 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln69, i32 15, i32 29" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 183 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 184 [1/1] (0.00ns)   --->   "%cos_K24_addr = getelementptr i14 %cos_K24, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 184 'getelementptr' 'cos_K24_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 185 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_cos_K24_load = muxlogic i7 %cos_K24_addr"   --->   Operation 185 'muxlogic' 'muxLogicRAMAddr_to_cos_K24_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 186 [2/2] (0.78ns)   --->   "%cos_K24_load = load i7 %cos_K24_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 186 'load' 'cos_K24_load' <Predicate = true> <Delay = 0.78> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 14> <Depth = 128> <ROM>
ST_32 : Operation 187 [1/1] (0.00ns)   --->   "%sin_K05_addr = getelementptr i29 %sin_K05, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:77->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 187 'getelementptr' 'sin_K05_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 188 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_sin_K05_load = muxlogic i7 %sin_K05_addr"   --->   Operation 188 'muxlogic' 'muxLogicRAMAddr_to_sin_K05_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 189 [2/2] (0.87ns)   --->   "%sin_K05_load = load i7 %sin_K05_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:77->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 189 'load' 'sin_K05_load' <Predicate = true> <Delay = 0.87> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 29> <Depth = 128> <ROM>
ST_32 : Operation 190 [1/1] (0.00ns)   --->   "%sin_K16_addr = getelementptr i21 %sin_K16, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 190 'getelementptr' 'sin_K16_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 191 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_sin_K16_load = muxlogic i7 %sin_K16_addr"   --->   Operation 191 'muxlogic' 'muxLogicRAMAddr_to_sin_K16_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 192 [2/2] (0.87ns)   --->   "%sin_K16_load = load i7 %sin_K16_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 192 'load' 'sin_K16_load' <Predicate = true> <Delay = 0.87> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 21> <Depth = 128> <ROM>
ST_32 : Operation 193 [1/1] (0.00ns)   --->   "%sin_K27_addr = getelementptr i13 %sin_K27, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 193 'getelementptr' 'sin_K27_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 194 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_sin_K27_load = muxlogic i7 %sin_K27_addr"   --->   Operation 194 'muxlogic' 'muxLogicRAMAddr_to_sin_K27_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 195 [2/2] (0.78ns)   --->   "%sin_K27_load = load i7 %sin_K27_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 195 'load' 'sin_K27_load' <Predicate = true> <Delay = 0.78> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 13> <Depth = 128> <ROM>

State 33 <SV = 32> <Delay = 2.14>
ST_33 : Operation 196 [1/2] ( I:0.09ns O:0.09ns )   --->   "%cos_K02_load = load i7 %cos_K02_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 196 'load' 'cos_K02_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 28> <Depth = 128> <ROM>
ST_33 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %cos_K02_load, i32 1, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 197 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i22 %B" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 198 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 199 [1/2] ( I:0.09ns O:0.09ns )   --->   "%cos_K13_load = load i7 %cos_K13_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 199 'load' 'cos_K13_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 22> <Depth = 128> <ROM>
ST_33 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i22 %cos_K13_load" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 200 'zext' 'zext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 201 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln73 = muxlogic i44 %zext_ln73_1"   --->   Operation 201 'muxlogic' 'muxLogicI0_to_mul_ln73' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 202 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln73 = muxlogic i44 %zext_ln73"   --->   Operation 202 'muxlogic' 'muxLogicI1_to_mul_ln73' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 203 [1/1] (2.05ns)   --->   "%mul_ln73 = mul i44 %zext_ln73_1, i44 %zext_ln73" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 203 'mul' 'mul_ln73' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i21 @_ssdm_op_PartSelect.i21.i44.i32.i32, i44 %mul_ln73, i32 23, i32 43" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 204 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i15 %tmp_3" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 205 'zext' 'zext_ln74_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 206 [1/2] ( I:0.09ns O:0.09ns )   --->   "%cos_K24_load = load i7 %cos_K24_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 206 'load' 'cos_K24_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 14> <Depth = 128> <ROM>
ST_33 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i14 %cos_K24_load" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 207 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 208 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln74 = muxlogic i29 %zext_ln74_1"   --->   Operation 208 'muxlogic' 'muxLogicI0_to_mul_ln74' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 209 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln74 = muxlogic i29 %zext_ln74"   --->   Operation 209 'muxlogic' 'muxLogicI1_to_mul_ln74' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 210 [1/1] (2.02ns)   --->   "%mul_ln74 = mul i29 %zext_ln74_1, i29 %zext_ln74" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 210 'mul' 'mul_ln74' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i13 @_ssdm_op_PartSelect.i13.i29.i32.i32, i29 %mul_ln74, i32 16, i32 28" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 211 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 212 [1/2] ( I:0.09ns O:0.09ns )   --->   "%sin_K05_load = load i7 %sin_K05_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:77->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 212 'load' 'sin_K05_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 29> <Depth = 128> <ROM>
ST_33 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i22 %B" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 213 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 214 [1/2] ( I:0.09ns O:0.09ns )   --->   "%sin_K16_load = load i7 %sin_K16_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 214 'load' 'sin_K16_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 21> <Depth = 128> <ROM>
ST_33 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i21 %sin_K16_load" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 215 'sext' 'sext_ln78' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 216 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln78 = muxlogic i43 %zext_ln78"   --->   Operation 216 'muxlogic' 'muxLogicI0_to_mul_ln78' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 217 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln78 = muxlogic i43 %sext_ln78"   --->   Operation 217 'muxlogic' 'muxLogicI1_to_mul_ln78' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 218 [1/1] (2.05ns)   --->   "%mul_ln78 = mul i43 %zext_ln78, i43 %sext_ln78" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 218 'mul' 'mul_ln78' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i20 @_ssdm_op_PartSelect.i20.i43.i32.i32, i43 %mul_ln78, i32 23, i32 42" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 219 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i15 %tmp_3" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 220 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 221 [1/2] ( I:0.09ns O:0.09ns )   --->   "%sin_K27_load = load i7 %sin_K27_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 221 'load' 'sin_K27_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 13> <Depth = 128> <ROM>
ST_33 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i13 %sin_K27_load" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 222 'sext' 'sext_ln79' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 223 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln79 = muxlogic i28 %zext_ln79"   --->   Operation 223 'muxlogic' 'muxLogicI0_to_mul_ln79' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 224 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln79 = muxlogic i28 %sext_ln79"   --->   Operation 224 'muxlogic' 'muxLogicI1_to_mul_ln79' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 225 [1/1] (2.02ns)   --->   "%mul_ln79 = mul i28 %zext_ln79, i28 %sext_ln79" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 225 'mul' 'mul_ln79' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i12 @_ssdm_op_PartSelect.i12.i28.i32.i32, i28 %mul_ln79, i32 16, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 226 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i28 @_ssdm_op_PartSelect.i28.i29.i32.i32, i29 %sin_K05_load, i32 1, i32 28" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 227 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 1.66>
ST_34 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i21 %tmp_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 228 'zext' 'zext_ln73_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i13 %tmp_6" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 229 'zext' 'zext_ln74_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75 = add i27 %trunc_ln1, i27 %zext_ln74_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 230 'add' 'add_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 231 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln75_1 = add i27 %add_ln75, i27 %zext_ln73_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 231 'add' 'add_ln75_1' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln80 = sext i20 %trunc_ln2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 232 'sext' 'sext_ln80' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln80_1 = sext i12 %trunc_ln3" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 233 'sext' 'sext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 234 [1/1] (0.80ns)   --->   "%add_ln80 = add i21 %sext_ln80, i21 %sext_ln80_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 234 'add' 'add_ln80' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln80_2 = sext i21 %add_ln80" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 235 'sext' 'sext_ln80_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 236 [1/1] (0.85ns)   --->   "%add_ln80_1 = add i28 %sext_ln80_2, i28 %trunc_ln4" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 236 'add' 'add_ln80_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.69>
ST_35 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i29 %tmp_s" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 237 'zext' 'zext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i28 %add_ln80_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 238 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 239 [1/1] (0.46ns) (share mux size 2)   --->   "%muxLogicI0_to_mul_ln80 = muxlogic i57 %zext_ln80_1"   --->   Operation 239 'muxlogic' 'muxLogicI0_to_mul_ln80' <Predicate = true> <Delay = 0.46>
ST_35 : Operation 240 [1/1] (0.46ns) (share mux size 2)   --->   "%muxLogicI1_to_mul_ln80 = muxlogic i57 %zext_ln80"   --->   Operation 240 'muxlogic' 'muxLogicI1_to_mul_ln80' <Predicate = true> <Delay = 0.46>
ST_35 : Operation 241 [2/2] (2.23ns) (share mux size 2)   --->   "%mul_ln80 = mul i57 %zext_ln80_1, i57 %zext_ln80" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 241 'mul' 'mul_ln80' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.10>
ST_36 : Operation 242 [1/1] (0.00ns)   --->   "%lshr_ln16_1 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i_24, i32 4, i32 9" [kernel_Rope.cpp:16]   --->   Operation 242 'partselect' 'lshr_ln16_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i6 %lshr_ln16_1" [kernel_Rope.cpp:16]   --->   Operation 243 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i27 %add_ln75_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 244 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 245 [1/1] (0.85ns)   --->   "%cos_result = sub i29 268435456, i29 %zext_ln75" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 245 'sub' 'cos_result' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 246 [1/2] (1.16ns) (share mux size 2)   --->   "%mul_ln80 = mul i57 %zext_ln80_1, i57 %zext_ln80" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 246 'mul' 'mul_ln80' <Predicate = true> <Delay = 1.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i28 @_ssdm_op_PartSelect.i28.i57.i32.i32, i57 %mul_ln80, i32 29, i32 56" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:158->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 247 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32, i29 %cos_result, i32 13" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:271->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 248 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 249 [1/1] (0.00ns)   --->   "%out_bits = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_5, i16 32768" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:273->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 249 'bitconcatenate' 'out_bits' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln276 = trunc i29 %cos_result" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:276->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 250 'trunc' 'trunc_ln276' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 251 [1/1] (0.93ns)   --->   "%c_3 = ctlz i32 @llvm.ctlz.i32, i32 %out_bits, i1 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:283->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 251 'ctlz' 'c_3' <Predicate = true> <Delay = 0.93> <CoreInst = "ctlz">   --->   Core 155 'ctlz' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln281 = trunc i32 %c_3" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:281->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 252 'trunc' 'trunc_ln281' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i15 @_ssdm_op_PartSelect.i15.i57.i32.i32, i57 %mul_ln80, i32 42, i32 56" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:271->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 253 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 254 [1/1] (0.00ns)   --->   "%out_bits_4 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i15.i16, i15 %tmp_7, i16 32768" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:273->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 254 'bitconcatenate' 'out_bits_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i31 %out_bits_4" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:273->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 255 'zext' 'zext_ln273' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i13 @_ssdm_op_PartSelect.i13.i57.i32.i32, i57 %mul_ln80, i32 29, i32 41" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:276->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 256 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 257 [1/1] (0.00ns)   --->   "%out_bits_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %tmp_8, i19 262144" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:278->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 257 'bitconcatenate' 'out_bits_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 258 [1/1] (0.93ns)   --->   "%c_4 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln273, i1 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:283->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 258 'ctlz' 'c_4' <Predicate = true> <Delay = 0.93> <CoreInst = "ctlz">   --->   Core 155 'ctlz' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln281_2 = trunc i32 %c_4" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:281->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 259 'trunc' 'trunc_ln281_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 260 [1/1] (0.93ns)   --->   "%c_2 = ctlz i32 @llvm.ctlz.i32, i32 %out_bits_5, i1 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:283->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 260 'ctlz' 'c_2' <Predicate = true> <Delay = 0.93> <CoreInst = "ctlz">   --->   Core 155 'ctlz' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln281_3 = trunc i32 %c_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:281->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 261 'trunc' 'trunc_ln281_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i27 @_ssdm_op_PartSelect.i27.i57.i32.i32, i57 %mul_ln80, i32 29, i32 55" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 262 'partselect' 'trunc_ln6' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_36 : Operation 263 [1/1] (0.71ns)   --->   "%icmp_ln306 = icmp_eq  i28 %trunc_ln5, i28 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 263 'icmp' 'icmp_ln306' <Predicate = true> <Delay = 0.71> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 264 [1/1] (0.00ns)   --->   "%in_1_addr = getelementptr i32 %in_1, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 264 'getelementptr' 'in_1_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 265 [1/1] (0.00ns)   --->   "%in_3_addr = getelementptr i32 %in_3, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 265 'getelementptr' 'in_3_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 266 [1/1] (0.00ns)   --->   "%in_5_addr = getelementptr i32 %in_5, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 266 'getelementptr' 'in_5_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 267 [1/1] (0.00ns)   --->   "%in_7_addr = getelementptr i32 %in_7, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 267 'getelementptr' 'in_7_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 268 [1/1] (0.00ns)   --->   "%in_9_addr = getelementptr i32 %in_9, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 268 'getelementptr' 'in_9_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 269 [1/1] (0.00ns)   --->   "%in_11_addr = getelementptr i32 %in_11, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 269 'getelementptr' 'in_11_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 270 [1/1] (0.00ns)   --->   "%in_13_addr = getelementptr i32 %in_13, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 270 'getelementptr' 'in_13_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 271 [1/1] (0.00ns)   --->   "%in_15_addr = getelementptr i32 %in_15, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 271 'getelementptr' 'in_15_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 272 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_1_load = muxlogic i6 %in_1_addr"   --->   Operation 272 'muxlogic' 'muxLogicRAMAddr_to_in_1_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 273 [2/2] (0.62ns) (share mux size 2)   --->   "%in_1_load = load i6 %in_1_addr" [kernel_Rope.cpp:22]   --->   Operation 273 'load' 'in_1_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 274 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_3_load = muxlogic i6 %in_3_addr"   --->   Operation 274 'muxlogic' 'muxLogicRAMAddr_to_in_3_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 275 [2/2] (0.62ns) (share mux size 2)   --->   "%in_3_load = load i6 %in_3_addr" [kernel_Rope.cpp:22]   --->   Operation 275 'load' 'in_3_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 276 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_5_load = muxlogic i6 %in_5_addr"   --->   Operation 276 'muxlogic' 'muxLogicRAMAddr_to_in_5_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 277 [2/2] (0.62ns) (share mux size 2)   --->   "%in_5_load = load i6 %in_5_addr" [kernel_Rope.cpp:22]   --->   Operation 277 'load' 'in_5_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 278 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_7_load = muxlogic i6 %in_7_addr"   --->   Operation 278 'muxlogic' 'muxLogicRAMAddr_to_in_7_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 279 [2/2] (0.62ns) (share mux size 2)   --->   "%in_7_load = load i6 %in_7_addr" [kernel_Rope.cpp:22]   --->   Operation 279 'load' 'in_7_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 280 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_9_load = muxlogic i6 %in_9_addr"   --->   Operation 280 'muxlogic' 'muxLogicRAMAddr_to_in_9_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 281 [2/2] (0.62ns) (share mux size 2)   --->   "%in_9_load = load i6 %in_9_addr" [kernel_Rope.cpp:22]   --->   Operation 281 'load' 'in_9_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 282 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_11_load = muxlogic i6 %in_11_addr"   --->   Operation 282 'muxlogic' 'muxLogicRAMAddr_to_in_11_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 283 [2/2] (0.62ns) (share mux size 2)   --->   "%in_11_load = load i6 %in_11_addr" [kernel_Rope.cpp:22]   --->   Operation 283 'load' 'in_11_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 284 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_13_load = muxlogic i6 %in_13_addr"   --->   Operation 284 'muxlogic' 'muxLogicRAMAddr_to_in_13_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 285 [2/2] (0.62ns) (share mux size 2)   --->   "%in_13_load = load i6 %in_13_addr" [kernel_Rope.cpp:22]   --->   Operation 285 'load' 'in_13_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 286 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_15_load = muxlogic i6 %in_15_addr"   --->   Operation 286 'muxlogic' 'muxLogicRAMAddr_to_in_15_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 287 [2/2] (0.62ns) (share mux size 2)   --->   "%in_15_load = load i6 %in_15_addr" [kernel_Rope.cpp:22]   --->   Operation 287 'load' 'in_15_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>

State 37 <SV = 36> <Delay = 2.54>
ST_37 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i10 %i_24" [kernel_Rope.cpp:16]   --->   Operation 288 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 289 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i_24, i32 3, i32 9" [kernel_Rope.cpp:16]   --->   Operation 289 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 290 [1/1] (0.00ns)   --->   "%out_bits_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln276, i19 262144" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:278->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 290 'bitconcatenate' 'out_bits_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 291 [1/1] (0.93ns)   --->   "%c_1 = ctlz i32 @llvm.ctlz.i32, i32 %out_bits_3, i1 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:283->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 291 'ctlz' 'c_1' <Predicate = true> <Delay = 0.93> <CoreInst = "ctlz">   --->   Core 155 'ctlz' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln281_1 = trunc i32 %c_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:281->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 292 'trunc' 'trunc_ln281_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln291 = zext i29 %cos_result" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 293 'zext' 'zext_ln291' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 294 [1/1] (1.06ns)   --->   "%shl_ln291 = shl i32 %zext_ln291, i32 %c_3" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 294 'shl' 'shl_ln291' <Predicate = true> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 295 [1/1] (0.00ns)   --->   "%in_shift_1 = trunc i32 %shl_ln291" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 295 'trunc' 'in_shift_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 296 [1/1] (0.54ns)   --->   "%icmp_ln292 = icmp_eq  i6 %trunc_ln281, i6 16" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 296 'icmp' 'icmp_ln292' <Predicate = true> <Delay = 0.54> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 297 [1/1] (0.66ns)   --->   "%shift_1 = add i6 %trunc_ln281_1, i6 16" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 297 'add' 'shift_1' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln291_1 = zext i28 %in_shift_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 298 'zext' 'zext_ln291_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 299 [1/1] (1.06ns)   --->   "%shl_ln291_1 = shl i32 %zext_ln291_1, i32 %c_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 299 'shl' 'shl_ln291_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node cos_results_exp_2)   --->   "%shift_2 = select i1 %icmp_ln292, i6 %shift_1, i6 %trunc_ln281" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 300 'select' 'shift_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node cos_results_exp_2)   --->   "%zext_ln287 = zext i6 %shift_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:287->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 301 'zext' 'zext_ln287' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node cos_results_exp_2)   --->   "%newexp_2 = xor i7 %zext_ln287, i7 127" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 302 'xor' 'newexp_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node cos_results_exp_2)   --->   "%out_exp = zext i7 %newexp_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 303 'zext' 'out_exp' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sig_1)   --->   "%tmp_12 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291_1, i32 5, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 304 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sig_1)   --->   "%tmp_13 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291, i32 5, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 305 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sig_1)   --->   "%significand = select i1 %icmp_ln292, i23 %tmp_12, i23 %tmp_13" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 306 'select' 'significand' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln163 = sext i8 %Ex_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 307 'sext' 'sext_ln163' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln291_3 = zext i27 %trunc_ln6" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 308 'zext' 'zext_ln291_3' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_37 : Operation 309 [1/1] (1.06ns)   --->   "%shl_ln291_2 = shl i32 %zext_ln291_3, i32 %c_4" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 309 'shl' 'shl_ln291_2' <Predicate = (!and_ln179)> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 310 [1/1] (0.00ns)   --->   "%in_shift_2 = trunc i32 %shl_ln291_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 310 'trunc' 'in_shift_2' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_37 : Operation 311 [1/1] (0.54ns)   --->   "%icmp_ln292_1 = icmp_eq  i6 %trunc_ln281_2, i6 16" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 311 'icmp' 'icmp_ln292_1' <Predicate = true> <Delay = 0.54> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 312 [1/1] (0.66ns)   --->   "%shift_4 = add i6 %trunc_ln281_3, i6 16" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 312 'add' 'shift_4' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln291_2 = zext i28 %in_shift_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 313 'zext' 'zext_ln291_2' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_37 : Operation 314 [1/1] (1.06ns)   --->   "%shl_ln291_3 = shl i32 %zext_ln291_2, i32 %c_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 314 'shl' 'shl_ln291_3' <Predicate = (!and_ln179)> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 315 [1/1] (0.32ns)   --->   "%shift_5 = select i1 %icmp_ln292_1, i6 %shift_4, i6 %trunc_ln281_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 315 'select' 'shift_5' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln287_1 = zext i6 %shift_5" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:287->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 316 'zext' 'zext_ln287_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln300 = add i9 %sext_ln163, i9 127" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 317 'add' 'add_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 318 [1/1] (0.89ns) (root node of TernaryAdder)   --->   "%newexp = sub i9 %add_ln300, i9 %zext_ln287_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 318 'sub' 'newexp' <Predicate = true> <Delay = 0.89> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node or_ln186)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %newexp, i32 8" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 319 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node or_ln186)   --->   "%or_ln306 = or i1 %tmp_17, i1 %icmp_ln306" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 320 'or' 'or_ln306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node sin_results_exp_1)   --->   "%empty = trunc i9 %newexp" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 321 'trunc' 'empty' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_37 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sig_1)   --->   "%tmp_14 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291_3, i32 5, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 322 'partselect' 'tmp_14' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_37 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sig_1)   --->   "%tmp_15 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291_2, i32 5, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 323 'partselect' 'tmp_15' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_37 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sig_1)   --->   "%empty_673 = select i1 %icmp_ln292_1, i23 %tmp_14, i23 %tmp_15" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 324 'select' 'empty_673' <Predicate = (!and_ln179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 325 [1/1] (0.00ns)   --->   "%index = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %din_sign, i3 %k" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:171->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 325 'bitconcatenate' 'index' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sign_2)   --->   "%sin_results_sign = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.16i1.i1.i4, i4 0, i1 0, i4 1, i1 0, i4 2, i1 1, i4 3, i1 0, i4 4, i1 1, i4 5, i1 1, i4 6, i1 0, i4 7, i1 1, i4 8, i1 1, i4 9, i1 0, i4 10, i1 1, i4 11, i1 1, i4 12, i1 0, i4 13, i1 1, i4 14, i1 0, i4 15, i1 0, i1 0, i4 %index" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:175->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 326 'sparsemux' 'sin_results_sign' <Predicate = true> <Delay = 0.00> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_37 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sign_2)   --->   "%cos_results_sign = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.16i1.i1.i4, i4 0, i1 0, i4 1, i1 0, i4 2, i1 0, i4 3, i1 1, i4 4, i1 1, i4 5, i1 1, i4 6, i1 1, i4 7, i1 0, i4 8, i1 0, i4 9, i1 1, i4 10, i1 1, i4 11, i1 1, i4 12, i1 1, i4 13, i1 0, i4 14, i1 0, i4 15, i1 0, i1 0, i4 %index" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:176->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 327 'sparsemux' 'cos_results_sign' <Predicate = true> <Delay = 0.00> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_37 : Operation 328 [1/1] (0.25ns)   --->   "%xor_ln186 = xor i1 %icmp_ln186, i1 1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 328 'xor' 'xor_ln186' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sign_2)   --->   "%sin_results_sign_1 = and i1 %sin_results_sign, i1 %xor_ln186" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 329 'and' 'sin_results_sign_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node sin_results_exp_1)   --->   "%select_ln186 = select i1 %icmp_ln186, i8 255, i8 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 330 'select' 'select_ln186' <Predicate = (!and_ln179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 331 [1/1] (0.25ns) (out node of the LUT)   --->   "%or_ln186 = or i1 %icmp_ln186, i1 %or_ln306" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 331 'or' 'or_ln186' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node sin_results_exp_1)   --->   "%sin_results_exp = select i1 %or_ln186, i8 %select_ln186, i8 %empty" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 332 'select' 'sin_results_exp' <Predicate = (!and_ln179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sig_1)   --->   "%select_ln186_2 = select i1 %icmp_ln186, i23 8388607, i23 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 333 'select' 'select_ln186_2' <Predicate = (!and_ln179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sig_1)   --->   "%sin_results_sig = select i1 %or_ln186, i23 %select_ln186_2, i23 %empty_673" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 334 'select' 'sin_results_sig' <Predicate = (!and_ln179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sign_2)   --->   "%cos_results_sign_1 = and i1 %cos_results_sign, i1 %xor_ln186" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 335 'and' 'cos_results_sign_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 336 [1/1] (0.65ns) (out node of the LUT)   --->   "%sin_results_sign_2 = select i1 %and_ln179, i1 %din_sign, i1 %sin_results_sign_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 336 'select' 'sin_results_sign_2' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 337 [1/1] (0.36ns) (out node of the LUT)   --->   "%sin_results_exp_1 = select i1 %and_ln179, i8 0, i8 %sin_results_exp" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 337 'select' 'sin_results_exp_1' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 338 [1/1] (0.40ns) (out node of the LUT)   --->   "%sin_results_sig_1 = select i1 %and_ln179, i23 0, i23 %sin_results_sig" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 338 'select' 'sin_results_sig_1' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 339 [1/1] (0.25ns)   --->   "%not_and_ln179 = xor i1 %and_ln179, i1 1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 339 'xor' 'not_and_ln179' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 340 [1/1] (0.65ns) (out node of the LUT)   --->   "%cos_results_sign_2 = and i1 %cos_results_sign_1, i1 %not_and_ln179" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 340 'and' 'cos_results_sign_2' <Predicate = true> <Delay = 0.65> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node cos_results_exp_2)   --->   "%cos_results_exp_1 = select i1 %and_ln179, i8 127, i8 255" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 341 'select' 'cos_results_exp_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 342 [1/1] (0.25ns)   --->   "%empty_674 = or i1 %and_ln179, i1 %icmp_ln186" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 342 'or' 'empty_674' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 343 [1/1] (0.36ns) (out node of the LUT)   --->   "%cos_results_exp_2 = select i1 %empty_674, i8 %cos_results_exp_1, i8 %out_exp" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 343 'select' 'cos_results_exp_2' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sig_1)   --->   "%cos_results_sig_1_cast = select i1 %not_and_ln179, i23 8388607, i23 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 344 'select' 'cos_results_sig_1_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 345 [1/1] (0.40ns) (out node of the LUT)   --->   "%cos_results_sig_1 = select i1 %empty_674, i23 %cos_results_sig_1_cast, i23 %significand" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 345 'select' 'cos_results_sig_1' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 346 [1/1] (0.54ns)   --->   "%tmp_9 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.8i1.i1.i3, i3 0, i1 0, i3 1, i1 1, i3 2, i1 1, i3 3, i1 0, i3 4, i1 0, i3 5, i1 1, i3 6, i1 1, i3 7, i1 0, i1 0, i3 %k" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 346 'sparsemux' 'tmp_9' <Predicate = true> <Delay = 0.54> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_37 : Operation 347 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_1_load = load i6 %in_1_addr" [kernel_Rope.cpp:22]   --->   Operation 347 'load' 'in_1_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_37 : Operation 348 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_3_load = load i6 %in_3_addr" [kernel_Rope.cpp:22]   --->   Operation 348 'load' 'in_3_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_37 : Operation 349 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_5_load = load i6 %in_5_addr" [kernel_Rope.cpp:22]   --->   Operation 349 'load' 'in_5_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_37 : Operation 350 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_7_load = load i6 %in_7_addr" [kernel_Rope.cpp:22]   --->   Operation 350 'load' 'in_7_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_37 : Operation 351 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_9_load = load i6 %in_9_addr" [kernel_Rope.cpp:22]   --->   Operation 351 'load' 'in_9_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_37 : Operation 352 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_11_load = load i6 %in_11_addr" [kernel_Rope.cpp:22]   --->   Operation 352 'load' 'in_11_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_37 : Operation 353 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_13_load = load i6 %in_13_addr" [kernel_Rope.cpp:22]   --->   Operation 353 'load' 'in_13_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_37 : Operation 354 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_15_load = load i6 %in_15_addr" [kernel_Rope.cpp:22]   --->   Operation 354 'load' 'in_15_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_37 : Operation 355 [1/1] (0.79ns)   --->   "%tmp_11 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i4, i4 0, i32 %in_1_load, i4 2, i32 %in_3_load, i4 4, i32 %in_5_load, i4 6, i32 %in_7_load, i4 8, i32 %in_9_load, i4 10, i32 %in_11_load, i4 12, i32 %in_13_load, i4 14, i32 %in_15_load, i32 <undef>, i4 %trunc_ln16" [kernel_Rope.cpp:22]   --->   Operation 355 'sparsemux' 'tmp_11' <Predicate = true> <Delay = 0.79> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.76>
ST_38 : Operation 356 [1/1] (0.00ns)   --->   "%t_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %cos_results_sign_2, i8 %cos_results_exp_2, i23 %cos_results_sig_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:196->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 356 'bitconcatenate' 't_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 357 [1/1] (0.00ns)   --->   "%t_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %sin_results_sign_2, i8 %sin_results_exp_1, i23 %sin_results_sig_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:197->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 357 'bitconcatenate' 't_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 358 [1/1] (0.00ns)   --->   "%s_out = bitcast i32 %t_5" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:196->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 358 'bitcast' 's_out' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 359 [1/1] (0.00ns)   --->   "%c_out = bitcast i32 %t_6" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:197->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 359 'bitcast' 'c_out' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 360 [1/1] (0.41ns)   --->   "%s_out_2 = select i1 %tmp_9, i32 %s_out, i32 %c_out" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 360 'select' 's_out_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 361 [1/1] (0.41ns)   --->   "%c_out_2 = select i1 %tmp_9, i32 %c_out, i32 %s_out" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 361 'select' 'c_out_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 362 [1/1] (0.00ns)   --->   "%in_0_addr = getelementptr i32 %in_0, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 362 'getelementptr' 'in_0_addr' <Predicate = (trunc_ln16 == 0)> <Delay = 0.00>
ST_38 : Operation 363 [1/1] (0.00ns)   --->   "%in_2_addr = getelementptr i32 %in_2, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 363 'getelementptr' 'in_2_addr' <Predicate = (trunc_ln16 == 2)> <Delay = 0.00>
ST_38 : Operation 364 [1/1] (0.00ns)   --->   "%in_4_addr = getelementptr i32 %in_4, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 364 'getelementptr' 'in_4_addr' <Predicate = (trunc_ln16 == 4)> <Delay = 0.00>
ST_38 : Operation 365 [1/1] (0.00ns)   --->   "%in_6_addr = getelementptr i32 %in_6, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 365 'getelementptr' 'in_6_addr' <Predicate = (trunc_ln16 == 6)> <Delay = 0.00>
ST_38 : Operation 366 [1/1] (0.00ns)   --->   "%in_8_addr = getelementptr i32 %in_8, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 366 'getelementptr' 'in_8_addr' <Predicate = (trunc_ln16 == 8)> <Delay = 0.00>
ST_38 : Operation 367 [1/1] (0.00ns)   --->   "%in_10_addr = getelementptr i32 %in_10, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 367 'getelementptr' 'in_10_addr' <Predicate = (trunc_ln16 == 10)> <Delay = 0.00>
ST_38 : Operation 368 [1/1] (0.00ns)   --->   "%in_12_addr = getelementptr i32 %in_12, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 368 'getelementptr' 'in_12_addr' <Predicate = (trunc_ln16 == 12)> <Delay = 0.00>
ST_38 : Operation 369 [1/1] (0.00ns)   --->   "%in_14_addr = getelementptr i32 %in_14, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 369 'getelementptr' 'in_14_addr' <Predicate = (trunc_ln16 == 14)> <Delay = 0.00>
ST_38 : Operation 370 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_0_load = muxlogic i6 %in_0_addr"   --->   Operation 370 'muxlogic' 'muxLogicRAMAddr_to_in_0_load' <Predicate = (trunc_ln16 == 0)> <Delay = 0.00>
ST_38 : Operation 371 [2/2] (0.62ns) (share mux size 2)   --->   "%in_0_load = load i6 %in_0_addr" [kernel_Rope.cpp:22]   --->   Operation 371 'load' 'in_0_load' <Predicate = (trunc_ln16 == 0)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_38 : Operation 372 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_2_load = muxlogic i6 %in_2_addr"   --->   Operation 372 'muxlogic' 'muxLogicRAMAddr_to_in_2_load' <Predicate = (trunc_ln16 == 2)> <Delay = 0.00>
ST_38 : Operation 373 [2/2] (0.62ns) (share mux size 2)   --->   "%in_2_load = load i6 %in_2_addr" [kernel_Rope.cpp:22]   --->   Operation 373 'load' 'in_2_load' <Predicate = (trunc_ln16 == 2)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_38 : Operation 374 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_4_load = muxlogic i6 %in_4_addr"   --->   Operation 374 'muxlogic' 'muxLogicRAMAddr_to_in_4_load' <Predicate = (trunc_ln16 == 4)> <Delay = 0.00>
ST_38 : Operation 375 [2/2] (0.62ns) (share mux size 2)   --->   "%in_4_load = load i6 %in_4_addr" [kernel_Rope.cpp:22]   --->   Operation 375 'load' 'in_4_load' <Predicate = (trunc_ln16 == 4)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_38 : Operation 376 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_6_load = muxlogic i6 %in_6_addr"   --->   Operation 376 'muxlogic' 'muxLogicRAMAddr_to_in_6_load' <Predicate = (trunc_ln16 == 6)> <Delay = 0.00>
ST_38 : Operation 377 [2/2] (0.62ns) (share mux size 2)   --->   "%in_6_load = load i6 %in_6_addr" [kernel_Rope.cpp:22]   --->   Operation 377 'load' 'in_6_load' <Predicate = (trunc_ln16 == 6)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_38 : Operation 378 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_8_load = muxlogic i6 %in_8_addr"   --->   Operation 378 'muxlogic' 'muxLogicRAMAddr_to_in_8_load' <Predicate = (trunc_ln16 == 8)> <Delay = 0.00>
ST_38 : Operation 379 [2/2] (0.62ns) (share mux size 2)   --->   "%in_8_load = load i6 %in_8_addr" [kernel_Rope.cpp:22]   --->   Operation 379 'load' 'in_8_load' <Predicate = (trunc_ln16 == 8)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_38 : Operation 380 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_10_load = muxlogic i6 %in_10_addr"   --->   Operation 380 'muxlogic' 'muxLogicRAMAddr_to_in_10_load' <Predicate = (trunc_ln16 == 10)> <Delay = 0.00>
ST_38 : Operation 381 [2/2] (0.62ns) (share mux size 2)   --->   "%in_10_load = load i6 %in_10_addr" [kernel_Rope.cpp:22]   --->   Operation 381 'load' 'in_10_load' <Predicate = (trunc_ln16 == 10)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_38 : Operation 382 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_12_load = muxlogic i6 %in_12_addr"   --->   Operation 382 'muxlogic' 'muxLogicRAMAddr_to_in_12_load' <Predicate = (trunc_ln16 == 12)> <Delay = 0.00>
ST_38 : Operation 383 [2/2] (0.62ns) (share mux size 2)   --->   "%in_12_load = load i6 %in_12_addr" [kernel_Rope.cpp:22]   --->   Operation 383 'load' 'in_12_load' <Predicate = (trunc_ln16 == 12)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_38 : Operation 384 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_14_load = muxlogic i6 %in_14_addr"   --->   Operation 384 'muxlogic' 'muxLogicRAMAddr_to_in_14_load' <Predicate = (trunc_ln16 == 14)> <Delay = 0.00>
ST_38 : Operation 385 [2/2] (0.62ns) (share mux size 2)   --->   "%in_14_load = load i6 %in_14_addr" [kernel_Rope.cpp:22]   --->   Operation 385 'load' 'in_14_load' <Predicate = (trunc_ln16 == 14)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_38 : Operation 386 [1/1] (1.35ns) (share mux size 79)   --->   "%muxLogicI0_to_mul7 = muxlogic i32 %tmp_11"   --->   Operation 386 'muxlogic' 'muxLogicI0_to_mul7' <Predicate = true> <Delay = 1.35>
ST_38 : Operation 387 [1/1] (1.35ns) (share mux size 79)   --->   "%muxLogicI1_to_mul7 = muxlogic i32 %s_out_2"   --->   Operation 387 'muxlogic' 'muxLogicI1_to_mul7' <Predicate = true> <Delay = 1.35>
ST_38 : Operation 388 [1/1] (1.35ns) (share mux size 79)   --->   "%muxLogicI0_to_mul2 = muxlogic i32 %tmp_11"   --->   Operation 388 'muxlogic' 'muxLogicI0_to_mul2' <Predicate = true> <Delay = 1.35>
ST_38 : Operation 389 [1/1] (1.35ns) (share mux size 79)   --->   "%muxLogicI1_to_mul2 = muxlogic i32 %c_out_2"   --->   Operation 389 'muxlogic' 'muxLogicI1_to_mul2' <Predicate = true> <Delay = 1.35>

State 39 <SV = 38> <Delay = 2.90>
ST_39 : Operation 390 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_0_load = load i6 %in_0_addr" [kernel_Rope.cpp:22]   --->   Operation 390 'load' 'in_0_load' <Predicate = (trunc_ln16 == 0)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_39 : Operation 391 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_2_load = load i6 %in_2_addr" [kernel_Rope.cpp:22]   --->   Operation 391 'load' 'in_2_load' <Predicate = (trunc_ln16 == 2)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_39 : Operation 392 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_4_load = load i6 %in_4_addr" [kernel_Rope.cpp:22]   --->   Operation 392 'load' 'in_4_load' <Predicate = (trunc_ln16 == 4)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_39 : Operation 393 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_6_load = load i6 %in_6_addr" [kernel_Rope.cpp:22]   --->   Operation 393 'load' 'in_6_load' <Predicate = (trunc_ln16 == 6)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_39 : Operation 394 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_8_load = load i6 %in_8_addr" [kernel_Rope.cpp:22]   --->   Operation 394 'load' 'in_8_load' <Predicate = (trunc_ln16 == 8)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_39 : Operation 395 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_10_load = load i6 %in_10_addr" [kernel_Rope.cpp:22]   --->   Operation 395 'load' 'in_10_load' <Predicate = (trunc_ln16 == 10)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_39 : Operation 396 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_12_load = load i6 %in_12_addr" [kernel_Rope.cpp:22]   --->   Operation 396 'load' 'in_12_load' <Predicate = (trunc_ln16 == 12)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_39 : Operation 397 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_14_load = load i6 %in_14_addr" [kernel_Rope.cpp:22]   --->   Operation 397 'load' 'in_14_load' <Predicate = (trunc_ln16 == 14)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_39 : Operation 398 [1/1] (0.79ns)   --->   "%tmp_10 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i4, i4 0, i32 %in_0_load, i4 2, i32 %in_2_load, i4 4, i32 %in_4_load, i4 6, i32 %in_6_load, i4 8, i32 %in_8_load, i4 10, i32 %in_10_load, i4 12, i32 %in_12_load, i4 14, i32 %in_14_load, i32 <undef>, i4 %trunc_ln16" [kernel_Rope.cpp:22]   --->   Operation 398 'sparsemux' 'tmp_10' <Predicate = true> <Delay = 0.79> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_39 : Operation 399 [1/1] (2.48ns) (share mux size 79)   --->   "%mul7 = fmul i32 %tmp_11, i32 %s_out_2" [kernel_Rope.cpp:22]   --->   Operation 399 'fmul' 'mul7' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 400 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicI0_to_sub = muxlogic i32 %tmp_10"   --->   Operation 400 'muxlogic' 'muxLogicI0_to_sub' <Predicate = true> <Delay = 0.42>
ST_39 : Operation 401 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicI1_to_sub = muxlogic i32 %c_out_2"   --->   Operation 401 'muxlogic' 'muxLogicI1_to_sub' <Predicate = true> <Delay = 0.42>
ST_39 : Operation 402 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicI2_to_sub = muxlogic i32 %mul7"   --->   Operation 402 'muxlogic' 'muxLogicI2_to_sub' <Predicate = true> <Delay = 0.42>
ST_39 : Operation 403 [1/1] (2.48ns) (share mux size 79)   --->   "%mul2 = fmul i32 %tmp_11, i32 %c_out_2" [kernel_Rope.cpp:23]   --->   Operation 403 'fmul' 'mul2' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 404 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicI0_to_add = muxlogic i32 %tmp_10"   --->   Operation 404 'muxlogic' 'muxLogicI0_to_add' <Predicate = true> <Delay = 0.42>
ST_39 : Operation 405 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicI1_to_add = muxlogic i32 %s_out_2"   --->   Operation 405 'muxlogic' 'muxLogicI1_to_add' <Predicate = true> <Delay = 0.42>
ST_39 : Operation 406 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicI2_to_add = muxlogic i32 %mul2"   --->   Operation 406 'muxlogic' 'muxLogicI2_to_add' <Predicate = true> <Delay = 0.42>

State 40 <SV = 39> <Delay = 2.86>
ST_40 : Operation 407 [2/2] (2.86ns) (share mux size 2)   --->   "%sub = fmsub i32 @_ssdm_op_FMSUB, i32 %tmp_10, i32 %c_out_2, i32 %mul7" [kernel_Rope.cpp:22]   --->   Operation 407 'fmsub' 'sub' <Predicate = true> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 408 [2/2] (2.86ns) (share mux size 2)   --->   "%add = fmadd i32 @_ssdm_op_FMADD, i32 %tmp_10, i32 %s_out_2, i32 %mul2" [kernel_Rope.cpp:23]   --->   Operation 408 'fmadd' 'add' <Predicate = true> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.00>
ST_41 : Operation 409 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107" [kernel_Rope.cpp:17]   --->   Operation 409 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 410 [1/1] (0.00ns)   --->   "%speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 384, i64 384, i64 384" [kernel_Rope.cpp:16]   --->   Operation 410 'speclooptripcount' 'speclooptripcount_ln16' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 411 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_83" [kernel_Rope.cpp:16]   --->   Operation 411 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i7 %lshr_ln1" [kernel_Rope.cpp:16]   --->   Operation 412 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 413 [1/1] (0.00ns)   --->   "%specmemcore_ln375 = specmemcore void @_ssdm_op_SpecMemCore, void @ref_4oPi_table_100, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:375->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 413 'specmemcore' 'specmemcore_ln375' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 414 [1/1] (0.00ns)   --->   "%specmemcore_ln58 = specmemcore void @_ssdm_op_SpecMemCore, void @second_order_float_cos_K0, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:58->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 414 'specmemcore' 'specmemcore_ln58' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 415 [1/1] (0.00ns)   --->   "%specmemcore_ln59 = specmemcore void @_ssdm_op_SpecMemCore, void @second_order_float_cos_K1, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:59->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 415 'specmemcore' 'specmemcore_ln59' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 416 [1/1] (0.00ns)   --->   "%specmemcore_ln60 = specmemcore void @_ssdm_op_SpecMemCore, void @second_order_float_cos_K2, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:60->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 416 'specmemcore' 'specmemcore_ln60' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 417 [1/1] (0.00ns)   --->   "%specmemcore_ln61 = specmemcore void @_ssdm_op_SpecMemCore, void @second_order_float_sin_K0, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:61->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 417 'specmemcore' 'specmemcore_ln61' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 418 [1/1] (0.00ns)   --->   "%specmemcore_ln62 = specmemcore void @_ssdm_op_SpecMemCore, void @second_order_float_sin_K1, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:62->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 418 'specmemcore' 'specmemcore_ln62' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 419 [1/1] (0.00ns)   --->   "%specmemcore_ln63 = specmemcore void @_ssdm_op_SpecMemCore, void @second_order_float_sin_K2, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:63->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 419 'specmemcore' 'specmemcore_ln63' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 420 [1/2] (0.28ns) (share mux size 2)   --->   "%sub = fmsub i32 @_ssdm_op_FMSUB, i32 %tmp_10, i32 %c_out_2, i32 %mul7" [kernel_Rope.cpp:22]   --->   Operation 420 'fmsub' 'sub' <Predicate = true> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 421 [1/1] (0.00ns)   --->   "%out_0_addr = getelementptr i32 %out_0, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:22]   --->   Operation 421 'getelementptr' 'out_0_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 422 [1/1] (0.00ns)   --->   "%out_2_addr = getelementptr i32 %out_2, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:22]   --->   Operation 422 'getelementptr' 'out_2_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 423 [1/1] (0.00ns)   --->   "%out_4_addr = getelementptr i32 %out_4, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:22]   --->   Operation 423 'getelementptr' 'out_4_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 424 [1/1] (0.00ns)   --->   "%out_6_addr = getelementptr i32 %out_6, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:22]   --->   Operation 424 'getelementptr' 'out_6_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 425 [1/2] (0.28ns) (share mux size 2)   --->   "%add = fmadd i32 @_ssdm_op_FMADD, i32 %tmp_10, i32 %s_out_2, i32 %mul2" [kernel_Rope.cpp:23]   --->   Operation 425 'fmadd' 'add' <Predicate = true> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 426 [1/1] (0.00ns)   --->   "%out_1_addr = getelementptr i32 %out_1, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:23]   --->   Operation 426 'getelementptr' 'out_1_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 427 [1/1] (0.00ns)   --->   "%out_3_addr = getelementptr i32 %out_3, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:23]   --->   Operation 427 'getelementptr' 'out_3_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 428 [1/1] (0.00ns)   --->   "%out_5_addr = getelementptr i32 %out_5, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:23]   --->   Operation 428 'getelementptr' 'out_5_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 429 [1/1] (0.00ns)   --->   "%out_7_addr = getelementptr i32 %out_7, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:23]   --->   Operation 429 'getelementptr' 'out_7_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 430 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln22 = muxlogic i32 %sub"   --->   Operation 430 'muxlogic' 'muxLogicRAMData_to_store_ln22' <Predicate = (trunc_ln16_1 == 4)> <Delay = 0.00>
ST_41 : Operation 431 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln22 = muxlogic i7 %out_4_addr"   --->   Operation 431 'muxlogic' 'muxLogicRAMAddr_to_store_ln22' <Predicate = (trunc_ln16_1 == 4)> <Delay = 0.00>
ST_41 : Operation 432 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln22 = store i32 %sub, i7 %out_4_addr" [kernel_Rope.cpp:22]   --->   Operation 432 'store' 'store_ln22' <Predicate = (trunc_ln16_1 == 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_41 : Operation 433 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln23 = muxlogic i32 %add"   --->   Operation 433 'muxlogic' 'muxLogicRAMData_to_store_ln23' <Predicate = (trunc_ln16_1 == 4)> <Delay = 0.00>
ST_41 : Operation 434 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln23 = muxlogic i7 %out_5_addr"   --->   Operation 434 'muxlogic' 'muxLogicRAMAddr_to_store_ln23' <Predicate = (trunc_ln16_1 == 4)> <Delay = 0.00>
ST_41 : Operation 435 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln23 = store i32 %add, i7 %out_5_addr" [kernel_Rope.cpp:23]   --->   Operation 435 'store' 'store_ln23' <Predicate = (trunc_ln16_1 == 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_41 : Operation 436 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx204.exit" [kernel_Rope.cpp:23]   --->   Operation 436 'br' 'br_ln23' <Predicate = (trunc_ln16_1 == 4)> <Delay = 0.00>
ST_41 : Operation 437 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln22 = muxlogic i32 %sub"   --->   Operation 437 'muxlogic' 'muxLogicRAMData_to_store_ln22' <Predicate = (trunc_ln16_1 == 2)> <Delay = 0.00>
ST_41 : Operation 438 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln22 = muxlogic i7 %out_2_addr"   --->   Operation 438 'muxlogic' 'muxLogicRAMAddr_to_store_ln22' <Predicate = (trunc_ln16_1 == 2)> <Delay = 0.00>
ST_41 : Operation 439 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln22 = store i32 %sub, i7 %out_2_addr" [kernel_Rope.cpp:22]   --->   Operation 439 'store' 'store_ln22' <Predicate = (trunc_ln16_1 == 2)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_41 : Operation 440 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln23 = muxlogic i32 %add"   --->   Operation 440 'muxlogic' 'muxLogicRAMData_to_store_ln23' <Predicate = (trunc_ln16_1 == 2)> <Delay = 0.00>
ST_41 : Operation 441 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln23 = muxlogic i7 %out_3_addr"   --->   Operation 441 'muxlogic' 'muxLogicRAMAddr_to_store_ln23' <Predicate = (trunc_ln16_1 == 2)> <Delay = 0.00>
ST_41 : Operation 442 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln23 = store i32 %add, i7 %out_3_addr" [kernel_Rope.cpp:23]   --->   Operation 442 'store' 'store_ln23' <Predicate = (trunc_ln16_1 == 2)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_41 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx204.exit" [kernel_Rope.cpp:23]   --->   Operation 443 'br' 'br_ln23' <Predicate = (trunc_ln16_1 == 2)> <Delay = 0.00>
ST_41 : Operation 444 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln22 = muxlogic i32 %sub"   --->   Operation 444 'muxlogic' 'muxLogicRAMData_to_store_ln22' <Predicate = (trunc_ln16_1 == 0)> <Delay = 0.00>
ST_41 : Operation 445 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln22 = muxlogic i7 %out_0_addr"   --->   Operation 445 'muxlogic' 'muxLogicRAMAddr_to_store_ln22' <Predicate = (trunc_ln16_1 == 0)> <Delay = 0.00>
ST_41 : Operation 446 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln22 = store i32 %sub, i7 %out_0_addr" [kernel_Rope.cpp:22]   --->   Operation 446 'store' 'store_ln22' <Predicate = (trunc_ln16_1 == 0)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_41 : Operation 447 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln23 = muxlogic i32 %add"   --->   Operation 447 'muxlogic' 'muxLogicRAMData_to_store_ln23' <Predicate = (trunc_ln16_1 == 0)> <Delay = 0.00>
ST_41 : Operation 448 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln23 = muxlogic i7 %out_1_addr"   --->   Operation 448 'muxlogic' 'muxLogicRAMAddr_to_store_ln23' <Predicate = (trunc_ln16_1 == 0)> <Delay = 0.00>
ST_41 : Operation 449 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln23 = store i32 %add, i7 %out_1_addr" [kernel_Rope.cpp:23]   --->   Operation 449 'store' 'store_ln23' <Predicate = (trunc_ln16_1 == 0)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_41 : Operation 450 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx204.exit" [kernel_Rope.cpp:23]   --->   Operation 450 'br' 'br_ln23' <Predicate = (trunc_ln16_1 == 0)> <Delay = 0.00>
ST_41 : Operation 451 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln22 = muxlogic i32 %sub"   --->   Operation 451 'muxlogic' 'muxLogicRAMData_to_store_ln22' <Predicate = (trunc_ln16_1 != 0 & trunc_ln16_1 != 2 & trunc_ln16_1 != 4)> <Delay = 0.00>
ST_41 : Operation 452 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln22 = muxlogic i7 %out_6_addr"   --->   Operation 452 'muxlogic' 'muxLogicRAMAddr_to_store_ln22' <Predicate = (trunc_ln16_1 != 0 & trunc_ln16_1 != 2 & trunc_ln16_1 != 4)> <Delay = 0.00>
ST_41 : Operation 453 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln22 = store i32 %sub, i7 %out_6_addr" [kernel_Rope.cpp:22]   --->   Operation 453 'store' 'store_ln22' <Predicate = (trunc_ln16_1 != 0 & trunc_ln16_1 != 2 & trunc_ln16_1 != 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_41 : Operation 454 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln23 = muxlogic i32 %add"   --->   Operation 454 'muxlogic' 'muxLogicRAMData_to_store_ln23' <Predicate = (trunc_ln16_1 != 0 & trunc_ln16_1 != 2 & trunc_ln16_1 != 4)> <Delay = 0.00>
ST_41 : Operation 455 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln23 = muxlogic i7 %out_7_addr"   --->   Operation 455 'muxlogic' 'muxLogicRAMAddr_to_store_ln23' <Predicate = (trunc_ln16_1 != 0 & trunc_ln16_1 != 2 & trunc_ln16_1 != 4)> <Delay = 0.00>
ST_41 : Operation 456 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln23 = store i32 %add, i7 %out_7_addr" [kernel_Rope.cpp:23]   --->   Operation 456 'store' 'store_ln23' <Predicate = (trunc_ln16_1 != 0 & trunc_ln16_1 != 2 & trunc_ln16_1 != 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_41 : Operation 457 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx204.exit" [kernel_Rope.cpp:23]   --->   Operation 457 'br' 'br_ln23' <Predicate = (trunc_ln16_1 != 0 & trunc_ln16_1 != 2 & trunc_ln16_1 != 4)> <Delay = 0.00>

State 42 <SV = 4> <Delay = 0.28>
ST_42 : Operation 458 [1/1] (0.28ns)   --->   "%ret_ln25 = ret" [kernel_Rope.cpp:25]   --->   Operation 458 'ret' 'ret_ln25' <Predicate = true> <Delay = 0.28>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pos_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_1001]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ cos_K02]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ cos_K13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ cos_K24]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_K05]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_K16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_K27]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                               (alloca           ) [ 0111111111111111111111111111111111111111110]
pos_read                        (read             ) [ 0011000000000000000000000000000000000000000]
muxLogicI0_to_conv              (muxlogic         ) [ 0000000000000000000000000000000000000000000]
store_ln16                      (store            ) [ 0000000000000000000000000000000000000000000]
specstablecontent_ln0           (specstablecontent) [ 0000000000000000000000000000000000000000000]
specmemcore_ln63                (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln63                (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln62                (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln62                (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln61                (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln61                (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln60                (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln60                (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln59                (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln59                (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln58                (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln58                (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln375               (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln375               (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 0000000000000000000000000000000000000000000]
conv                            (sitofp           ) [ 0000111111111111111111111111111111111111110]
br_ln16                         (br               ) [ 0000000000000000000000000000000000000000000]
i_24                            (load             ) [ 0000111111111111111111111111111111111100000]
icmp_ln16                       (icmp             ) [ 0000111111111111111111111111111111111111110]
br_ln16                         (br               ) [ 0000000000000000000000000000000000000000000]
add_ln16                        (add              ) [ 0000000000000000000000000000000000000000000]
store_ln16                      (store            ) [ 0000000000000000000000000000000000000000000]
br_ln16                         (br               ) [ 0000000000000000000000000000000000000000000]
trunc_ln16_1                    (trunc            ) [ 0000101111111111111111111111111111111111110]
head_dim                        (trunc            ) [ 0000000000000000000000000000000000000000000]
zext_ln18                       (zext             ) [ 0000101100000000000000000000000000000000000]
muxLogicI0_to_conv1             (muxlogic         ) [ 0000000000000000000000000000000000000000000]
switch_ln22                     (switch           ) [ 0000000000000000000000000000000000000000000]
conv1                           (sitofp           ) [ 0000100010000000000000000000000000000000000]
muxLogicI0_to_mul               (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI1_to_mul               (muxlogic         ) [ 0000000000000000000000000000000000000000000]
mul                             (fmul             ) [ 0000100001100000000000000000000000000000000]
muxLogicI0_to_y_assign          (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI1_to_y_assign          (muxlogic         ) [ 0000000000000000000000000000000000000000000]
y_assign                        (fmul             ) [ 0000100000011111111111110000000000000000000]
tmp                             (call             ) [ 0000100000000000000000001100000000000000000]
muxLogicI0_to_val               (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI1_to_val               (muxlogic         ) [ 0000000000000000000000000000000000000000000]
val                             (fmul             ) [ 0000100000000000000000000010000000000000000]
data                            (bitcast          ) [ 0000000000000000000000000000000000000000000]
din_sign                        (bitselect        ) [ 0000100000000000000000000001111111111100000]
din_exp                         (partselect       ) [ 0000100000000000000000000001111000000000000]
din_sig                         (trunc            ) [ 0000100000000000000000000001100000000000000]
closepath                       (icmp             ) [ 0000100000000000000000000001111000000000000]
add_ln376                       (add              ) [ 0000000000000000000000000000000000000000000]
addr                            (select           ) [ 0000000000000000000000000000000000000000000]
lshr_ln                         (partselect       ) [ 0000000000000000000000000000000000000000000]
zext_ln378                      (zext             ) [ 0000000000000000000000000000000000000000000]
ref_4oPi_table_1001_addr        (getelementptr    ) [ 0000100000000000000000000001000000000000000]
muxLogicRAMAddr_to_table_100    (muxlogic         ) [ 0000000000000000000000000000000000000000000]
trunc_ln379                     (trunc            ) [ 0000100000000000000000000001000000000000000]
table_100                       (load             ) [ 0000000000000000000000000000000000000000000]
zext_ln379                      (zext             ) [ 0000000000000000000000000000000000000000000]
shl_ln379                       (shl              ) [ 0000000000000000000000000000000000000000000]
Med                             (partselect       ) [ 0000100000000000000000000000110000000000000]
X                               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
zext_ln468                      (zext             ) [ 0000100000000000000000000000010000000000000]
muxLogicI0_to_h                 (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI1_to_h                 (muxlogic         ) [ 0000000000000000000000000000000000000000000]
icmp_ln179                      (icmp             ) [ 0000000000000000000000000000000000000000000]
icmp_ln179_1                    (icmp             ) [ 0000000000000000000000000000000000000000000]
and_ln179                       (and              ) [ 0000100000000000000000000000011111111100000]
h                               (mul              ) [ 0000000000000000000000000000000000000000000]
Mx_bits                         (partselect       ) [ 0000000000000000000000000000000000000000000]
trunc_ln                        (partselect       ) [ 0000000000000000000000000000000000000000000]
k                               (select           ) [ 0000100000000000000000000000001111111100000]
trunc_ln491                     (trunc            ) [ 0000000000000000000000000000000000000000000]
Mx_bits_1                       (sub              ) [ 0000000000000000000000000000000000000000000]
Mx_bits_3                       (select           ) [ 0000100000000000000000000000001000000000000]
tmp_4                           (partselect       ) [ 0000100000000000000000000000001000000000000]
Ex                              (add              ) [ 0000000000000000000000000000000000000000000]
select_ln453                    (select           ) [ 0000000000000000000000000000000000000000000]
t                               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
Mx_zeros                        (ctlz             ) [ 0000000000000000000000000000000000000000000]
zext_ln504                      (zext             ) [ 0000000000000000000000000000000000000000000]
shl_ln504                       (shl              ) [ 0000000000000000000000000000000000000000000]
trunc_ln505                     (trunc            ) [ 0000000000000000000000000000000000000000000]
Ex_1                            (sub              ) [ 0000100000000000000000000000000111111100000]
tmp_16                          (bitselect        ) [ 0000100000000000000000000000000100000000000]
tmp_s                           (partselect       ) [ 0000100000000000000000000000000111110000000]
icmp_ln186                      (icmp             ) [ 0000100000000000000000000000000111111100000]
sub_ln506                       (sub              ) [ 0000000000000000000000000000000000000000000]
select_ln506                    (select           ) [ 0000000000000000000000000000000000000000000]
zext_ln506                      (zext             ) [ 0000000000000000000000000000000000000000000]
zext_ln506_1                    (zext             ) [ 0000000000000000000000000000000000000000000]
lshr_ln506                      (lshr             ) [ 0000000000000000000000000000000000000000000]
shl_ln506                       (shl              ) [ 0000000000000000000000000000000000000000000]
select_ln506_1                  (select           ) [ 0000000000000000000000000000000000000000000]
B                               (trunc            ) [ 0000100000000000000000000000000011000000000]
A                               (partselect       ) [ 0000100000000000000000000000000010000000000]
B_trunc                         (partselect       ) [ 0000100000000000000000000000000010000000000]
zext_ln69                       (zext             ) [ 0000000000000000000000000000000000000000000]
muxLogicI0_to_mul_ln69          (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI1_to_mul_ln69          (muxlogic         ) [ 0000000000000000000000000000000000000000000]
mul_ln69                        (mul              ) [ 0000000000000000000000000000000000000000000]
zext_ln72                       (zext             ) [ 0000000000000000000000000000000000000000000]
cos_K02_addr                    (getelementptr    ) [ 0000100000000000000000000000000001000000000]
muxLogicRAMAddr_to_cos_K02_load (muxlogic         ) [ 0000000000000000000000000000000000000000000]
cos_K13_addr                    (getelementptr    ) [ 0000100000000000000000000000000001000000000]
muxLogicRAMAddr_to_cos_K13_load (muxlogic         ) [ 0000000000000000000000000000000000000000000]
tmp_3                           (partselect       ) [ 0000100000000000000000000000000001000000000]
cos_K24_addr                    (getelementptr    ) [ 0000100000000000000000000000000001000000000]
muxLogicRAMAddr_to_cos_K24_load (muxlogic         ) [ 0000000000000000000000000000000000000000000]
sin_K05_addr                    (getelementptr    ) [ 0000100000000000000000000000000001000000000]
muxLogicRAMAddr_to_sin_K05_load (muxlogic         ) [ 0000000000000000000000000000000000000000000]
sin_K16_addr                    (getelementptr    ) [ 0000100000000000000000000000000001000000000]
muxLogicRAMAddr_to_sin_K16_load (muxlogic         ) [ 0000000000000000000000000000000000000000000]
sin_K27_addr                    (getelementptr    ) [ 0000100000000000000000000000000001000000000]
muxLogicRAMAddr_to_sin_K27_load (muxlogic         ) [ 0000000000000000000000000000000000000000000]
cos_K02_load                    (load             ) [ 0000000000000000000000000000000000000000000]
trunc_ln1                       (partselect       ) [ 0000100000000000000000000000000000100000000]
zext_ln73                       (zext             ) [ 0000000000000000000000000000000000000000000]
cos_K13_load                    (load             ) [ 0000000000000000000000000000000000000000000]
zext_ln73_1                     (zext             ) [ 0000000000000000000000000000000000000000000]
muxLogicI0_to_mul_ln73          (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI1_to_mul_ln73          (muxlogic         ) [ 0000000000000000000000000000000000000000000]
mul_ln73                        (mul              ) [ 0000000000000000000000000000000000000000000]
tmp_2                           (partselect       ) [ 0000100000000000000000000000000000100000000]
zext_ln74_1                     (zext             ) [ 0000000000000000000000000000000000000000000]
cos_K24_load                    (load             ) [ 0000000000000000000000000000000000000000000]
zext_ln74                       (zext             ) [ 0000000000000000000000000000000000000000000]
muxLogicI0_to_mul_ln74          (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI1_to_mul_ln74          (muxlogic         ) [ 0000000000000000000000000000000000000000000]
mul_ln74                        (mul              ) [ 0000000000000000000000000000000000000000000]
tmp_6                           (partselect       ) [ 0000100000000000000000000000000000100000000]
sin_K05_load                    (load             ) [ 0000000000000000000000000000000000000000000]
zext_ln78                       (zext             ) [ 0000000000000000000000000000000000000000000]
sin_K16_load                    (load             ) [ 0000000000000000000000000000000000000000000]
sext_ln78                       (sext             ) [ 0000000000000000000000000000000000000000000]
muxLogicI0_to_mul_ln78          (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI1_to_mul_ln78          (muxlogic         ) [ 0000000000000000000000000000000000000000000]
mul_ln78                        (mul              ) [ 0000000000000000000000000000000000000000000]
trunc_ln2                       (partselect       ) [ 0000100000000000000000000000000000100000000]
zext_ln79                       (zext             ) [ 0000000000000000000000000000000000000000000]
sin_K27_load                    (load             ) [ 0000000000000000000000000000000000000000000]
sext_ln79                       (sext             ) [ 0000000000000000000000000000000000000000000]
muxLogicI0_to_mul_ln79          (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI1_to_mul_ln79          (muxlogic         ) [ 0000000000000000000000000000000000000000000]
mul_ln79                        (mul              ) [ 0000000000000000000000000000000000000000000]
trunc_ln3                       (partselect       ) [ 0000100000000000000000000000000000100000000]
trunc_ln4                       (partselect       ) [ 0000100000000000000000000000000000100000000]
zext_ln73_2                     (zext             ) [ 0000000000000000000000000000000000000000000]
zext_ln74_2                     (zext             ) [ 0000000000000000000000000000000000000000000]
add_ln75                        (add              ) [ 0000000000000000000000000000000000000000000]
add_ln75_1                      (add              ) [ 0000100000000000000000000000000000011000000]
sext_ln80                       (sext             ) [ 0000000000000000000000000000000000000000000]
sext_ln80_1                     (sext             ) [ 0000000000000000000000000000000000000000000]
add_ln80                        (add              ) [ 0000000000000000000000000000000000000000000]
sext_ln80_2                     (sext             ) [ 0000000000000000000000000000000000000000000]
add_ln80_1                      (add              ) [ 0000100000000000000000000000000000010000000]
zext_ln80_1                     (zext             ) [ 0000100000000000000000000000000000001000000]
zext_ln80                       (zext             ) [ 0000100000000000000000000000000000001000000]
muxLogicI0_to_mul_ln80          (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI1_to_mul_ln80          (muxlogic         ) [ 0000000000000000000000000000000000000000000]
lshr_ln16_1                     (partselect       ) [ 0000000000000000000000000000000000000000000]
zext_ln16_1                     (zext             ) [ 0000100000000000000000000000000000000110000]
zext_ln75                       (zext             ) [ 0000000000000000000000000000000000000000000]
cos_result                      (sub              ) [ 0000100000000000000000000000000000000100000]
mul_ln80                        (mul              ) [ 0000000000000000000000000000000000000000000]
trunc_ln5                       (partselect       ) [ 0000000000000000000000000000000000000000000]
tmp_5                           (partselect       ) [ 0000000000000000000000000000000000000000000]
out_bits                        (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
trunc_ln276                     (trunc            ) [ 0000100000000000000000000000000000000100000]
c_3                             (ctlz             ) [ 0000100000000000000000000000000000000100000]
trunc_ln281                     (trunc            ) [ 0000100000000000000000000000000000000100000]
tmp_7                           (partselect       ) [ 0000000000000000000000000000000000000000000]
out_bits_4                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
zext_ln273                      (zext             ) [ 0000000000000000000000000000000000000000000]
tmp_8                           (partselect       ) [ 0000000000000000000000000000000000000000000]
out_bits_5                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
c_4                             (ctlz             ) [ 0000100000000000000000000000000000000100000]
trunc_ln281_2                   (trunc            ) [ 0000100000000000000000000000000000000100000]
c_2                             (ctlz             ) [ 0000100000000000000000000000000000000100000]
trunc_ln281_3                   (trunc            ) [ 0000100000000000000000000000000000000100000]
trunc_ln6                       (partselect       ) [ 0000100000000000000000000000000000000100000]
icmp_ln306                      (icmp             ) [ 0000100000000000000000000000000000000100000]
in_1_addr                       (getelementptr    ) [ 0000100000000000000000000000000000000100000]
in_3_addr                       (getelementptr    ) [ 0000100000000000000000000000000000000100000]
in_5_addr                       (getelementptr    ) [ 0000100000000000000000000000000000000100000]
in_7_addr                       (getelementptr    ) [ 0000100000000000000000000000000000000100000]
in_9_addr                       (getelementptr    ) [ 0000100000000000000000000000000000000100000]
in_11_addr                      (getelementptr    ) [ 0000100000000000000000000000000000000100000]
in_13_addr                      (getelementptr    ) [ 0000100000000000000000000000000000000100000]
in_15_addr                      (getelementptr    ) [ 0000100000000000000000000000000000000100000]
muxLogicRAMAddr_to_in_1_load    (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_3_load    (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_5_load    (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_7_load    (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_9_load    (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_11_load   (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_13_load   (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_15_load   (muxlogic         ) [ 0000000000000000000000000000000000000000000]
trunc_ln16                      (trunc            ) [ 0000100000000000000000000000000000000011000]
lshr_ln1                        (partselect       ) [ 0000100000000000000000000000000000000011110]
out_bits_3                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
c_1                             (ctlz             ) [ 0000000000000000000000000000000000000000000]
trunc_ln281_1                   (trunc            ) [ 0000000000000000000000000000000000000000000]
zext_ln291                      (zext             ) [ 0000000000000000000000000000000000000000000]
shl_ln291                       (shl              ) [ 0000000000000000000000000000000000000000000]
in_shift_1                      (trunc            ) [ 0000000000000000000000000000000000000000000]
icmp_ln292                      (icmp             ) [ 0000000000000000000000000000000000000000000]
shift_1                         (add              ) [ 0000000000000000000000000000000000000000000]
zext_ln291_1                    (zext             ) [ 0000000000000000000000000000000000000000000]
shl_ln291_1                     (shl              ) [ 0000000000000000000000000000000000000000000]
shift_2                         (select           ) [ 0000000000000000000000000000000000000000000]
zext_ln287                      (zext             ) [ 0000000000000000000000000000000000000000000]
newexp_2                        (xor              ) [ 0000000000000000000000000000000000000000000]
out_exp                         (zext             ) [ 0000000000000000000000000000000000000000000]
tmp_12                          (partselect       ) [ 0000000000000000000000000000000000000000000]
tmp_13                          (partselect       ) [ 0000000000000000000000000000000000000000000]
significand                     (select           ) [ 0000000000000000000000000000000000000000000]
sext_ln163                      (sext             ) [ 0000000000000000000000000000000000000000000]
zext_ln291_3                    (zext             ) [ 0000000000000000000000000000000000000000000]
shl_ln291_2                     (shl              ) [ 0000000000000000000000000000000000000000000]
in_shift_2                      (trunc            ) [ 0000000000000000000000000000000000000000000]
icmp_ln292_1                    (icmp             ) [ 0000000000000000000000000000000000000000000]
shift_4                         (add              ) [ 0000000000000000000000000000000000000000000]
zext_ln291_2                    (zext             ) [ 0000000000000000000000000000000000000000000]
shl_ln291_3                     (shl              ) [ 0000000000000000000000000000000000000000000]
shift_5                         (select           ) [ 0000000000000000000000000000000000000000000]
zext_ln287_1                    (zext             ) [ 0000000000000000000000000000000000000000000]
add_ln300                       (add              ) [ 0000000000000000000000000000000000000000000]
newexp                          (sub              ) [ 0000000000000000000000000000000000000000000]
tmp_17                          (bitselect        ) [ 0000000000000000000000000000000000000000000]
or_ln306                        (or               ) [ 0000000000000000000000000000000000000000000]
empty                           (trunc            ) [ 0000000000000000000000000000000000000000000]
tmp_14                          (partselect       ) [ 0000000000000000000000000000000000000000000]
tmp_15                          (partselect       ) [ 0000000000000000000000000000000000000000000]
empty_673                       (select           ) [ 0000000000000000000000000000000000000000000]
index                           (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
sin_results_sign                (sparsemux        ) [ 0000000000000000000000000000000000000000000]
cos_results_sign                (sparsemux        ) [ 0000000000000000000000000000000000000000000]
xor_ln186                       (xor              ) [ 0000000000000000000000000000000000000000000]
sin_results_sign_1              (and              ) [ 0000000000000000000000000000000000000000000]
select_ln186                    (select           ) [ 0000000000000000000000000000000000000000000]
or_ln186                        (or               ) [ 0000000000000000000000000000000000000000000]
sin_results_exp                 (select           ) [ 0000000000000000000000000000000000000000000]
select_ln186_2                  (select           ) [ 0000000000000000000000000000000000000000000]
sin_results_sig                 (select           ) [ 0000000000000000000000000000000000000000000]
cos_results_sign_1              (and              ) [ 0000000000000000000000000000000000000000000]
sin_results_sign_2              (select           ) [ 0000100000000000000000000000000000000010000]
sin_results_exp_1               (select           ) [ 0000100000000000000000000000000000000010000]
sin_results_sig_1               (select           ) [ 0000100000000000000000000000000000000010000]
not_and_ln179                   (xor              ) [ 0000000000000000000000000000000000000000000]
cos_results_sign_2              (and              ) [ 0000100000000000000000000000000000000010000]
cos_results_exp_1               (select           ) [ 0000000000000000000000000000000000000000000]
empty_674                       (or               ) [ 0000000000000000000000000000000000000000000]
cos_results_exp_2               (select           ) [ 0000100000000000000000000000000000000010000]
cos_results_sig_1_cast          (select           ) [ 0000000000000000000000000000000000000000000]
cos_results_sig_1               (select           ) [ 0000100000000000000000000000000000000010000]
tmp_9                           (sparsemux        ) [ 0000100000000000000000000000000000000010000]
in_1_load                       (load             ) [ 0000000000000000000000000000000000000000000]
in_3_load                       (load             ) [ 0000000000000000000000000000000000000000000]
in_5_load                       (load             ) [ 0000000000000000000000000000000000000000000]
in_7_load                       (load             ) [ 0000000000000000000000000000000000000000000]
in_9_load                       (load             ) [ 0000000000000000000000000000000000000000000]
in_11_load                      (load             ) [ 0000000000000000000000000000000000000000000]
in_13_load                      (load             ) [ 0000000000000000000000000000000000000000000]
in_15_load                      (load             ) [ 0000000000000000000000000000000000000000000]
tmp_11                          (sparsemux        ) [ 0000100000000000000000000000000000000011000]
t_5                             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
t_6                             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
s_out                           (bitcast          ) [ 0000000000000000000000000000000000000000000]
c_out                           (bitcast          ) [ 0000000000000000000000000000000000000000000]
s_out_2                         (select           ) [ 0000100000000000000000000000000000000001110]
c_out_2                         (select           ) [ 0000100000000000000000000000000000000001110]
in_0_addr                       (getelementptr    ) [ 0000100000000000000000000000000000000001000]
in_2_addr                       (getelementptr    ) [ 0000100000000000000000000000000000000001000]
in_4_addr                       (getelementptr    ) [ 0000100000000000000000000000000000000001000]
in_6_addr                       (getelementptr    ) [ 0000100000000000000000000000000000000001000]
in_8_addr                       (getelementptr    ) [ 0000100000000000000000000000000000000001000]
in_10_addr                      (getelementptr    ) [ 0000100000000000000000000000000000000001000]
in_12_addr                      (getelementptr    ) [ 0000100000000000000000000000000000000001000]
in_14_addr                      (getelementptr    ) [ 0000100000000000000000000000000000000001000]
muxLogicRAMAddr_to_in_0_load    (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_2_load    (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_4_load    (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_6_load    (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_8_load    (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_10_load   (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_12_load   (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_14_load   (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI0_to_mul7              (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI1_to_mul7              (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI0_to_mul2              (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI1_to_mul2              (muxlogic         ) [ 0000000000000000000000000000000000000000000]
in_0_load                       (load             ) [ 0000000000000000000000000000000000000000000]
in_2_load                       (load             ) [ 0000000000000000000000000000000000000000000]
in_4_load                       (load             ) [ 0000000000000000000000000000000000000000000]
in_6_load                       (load             ) [ 0000000000000000000000000000000000000000000]
in_8_load                       (load             ) [ 0000000000000000000000000000000000000000000]
in_10_load                      (load             ) [ 0000000000000000000000000000000000000000000]
in_12_load                      (load             ) [ 0000000000000000000000000000000000000000000]
in_14_load                      (load             ) [ 0000000000000000000000000000000000000000000]
tmp_10                          (sparsemux        ) [ 0000100000000000000000000000000000000000110]
mul7                            (fmul             ) [ 0000100000000000000000000000000000000000110]
muxLogicI0_to_sub               (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI1_to_sub               (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI2_to_sub               (muxlogic         ) [ 0000000000000000000000000000000000000000000]
mul2                            (fmul             ) [ 0000100000000000000000000000000000000000110]
muxLogicI0_to_add               (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI1_to_add               (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicI2_to_add               (muxlogic         ) [ 0000000000000000000000000000000000000000000]
specpipeline_ln17               (specpipeline     ) [ 0000000000000000000000000000000000000000000]
speclooptripcount_ln16          (speclooptripcount) [ 0000000000000000000000000000000000000000000]
specloopname_ln16               (specloopname     ) [ 0000000000000000000000000000000000000000000]
zext_ln16                       (zext             ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln375               (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln58                (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln59                (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln60                (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln61                (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln62                (specmemcore      ) [ 0000000000000000000000000000000000000000000]
specmemcore_ln63                (specmemcore      ) [ 0000000000000000000000000000000000000000000]
sub                             (fmsub            ) [ 0000000000000000000000000000000000000000000]
out_0_addr                      (getelementptr    ) [ 0000000000000000000000000000000000000000000]
out_2_addr                      (getelementptr    ) [ 0000000000000000000000000000000000000000000]
out_4_addr                      (getelementptr    ) [ 0000000000000000000000000000000000000000000]
out_6_addr                      (getelementptr    ) [ 0000000000000000000000000000000000000000000]
add                             (fmadd            ) [ 0000000000000000000000000000000000000000000]
out_1_addr                      (getelementptr    ) [ 0000000000000000000000000000000000000000000]
out_3_addr                      (getelementptr    ) [ 0000000000000000000000000000000000000000000]
out_5_addr                      (getelementptr    ) [ 0000000000000000000000000000000000000000000]
out_7_addr                      (getelementptr    ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln22   (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln22   (muxlogic         ) [ 0000000000000000000000000000000000000000000]
store_ln22                      (store            ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln23   (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln23   (muxlogic         ) [ 0000000000000000000000000000000000000000000]
store_ln23                      (store            ) [ 0000000000000000000000000000000000000000000]
br_ln23                         (br               ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln22   (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln22   (muxlogic         ) [ 0000000000000000000000000000000000000000000]
store_ln22                      (store            ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln23   (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln23   (muxlogic         ) [ 0000000000000000000000000000000000000000000]
store_ln23                      (store            ) [ 0000000000000000000000000000000000000000000]
br_ln23                         (br               ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln22   (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln22   (muxlogic         ) [ 0000000000000000000000000000000000000000000]
store_ln22                      (store            ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln23   (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln23   (muxlogic         ) [ 0000000000000000000000000000000000000000000]
store_ln23                      (store            ) [ 0000000000000000000000000000000000000000000]
br_ln23                         (br               ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln22   (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln22   (muxlogic         ) [ 0000000000000000000000000000000000000000000]
store_ln22                      (store            ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln23   (muxlogic         ) [ 0000000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln23   (muxlogic         ) [ 0000000000000000000000000000000000000000000]
store_ln23                      (store            ) [ 0000000000000000000000000000000000000000000]
br_ln23                         (br               ) [ 0000000000000000000000000000000000000000000]
ret_ln25                        (ret              ) [ 0000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="in_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="in_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="in_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="in_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="in_8">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="in_9">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="in_10">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="in_11">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="in_12">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="in_13">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="in_14">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="in_15">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="pos_r">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pos_r"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="ref_4oPi_table_1001">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_1001"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="cos_K02">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_K02"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="cos_K13">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_K13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="cos_K24">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_K24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="sin_K05">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_K05"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="sin_K16">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_K16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="sin_K27">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_K27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_generic<float>"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i80.i100.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i58.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i29.i1"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i30"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i57.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i32"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i57.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i15.i16"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i57.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i13.i19"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i57.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.16i1.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8i1.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8float.float.i4"/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FMSUB"/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FMADD"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_107"/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_83"/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_100"/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_cos_K0"/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_cos_K1"/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_cos_K2"/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_K0"/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_K1"/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_K2"/></StgValue>
</bind>
</comp>

<comp id="354" class="1004" name="i_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="pos_read_read_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pos_read/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="ref_4oPi_table_1001_addr_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="100" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="4" slack="0"/>
<pin id="368" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_4oPi_table_1001_addr/26 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_access_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="0" index="1" bw="100" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="3" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_100/26 "/>
</bind>
</comp>

<comp id="377" class="1004" name="cos_K02_addr_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="28" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="7" slack="0"/>
<pin id="381" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cos_K02_addr/32 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_access_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="7" slack="0"/>
<pin id="386" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cos_K02_load/32 "/>
</bind>
</comp>

<comp id="390" class="1004" name="cos_K13_addr_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="22" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="7" slack="0"/>
<pin id="394" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cos_K13_addr/32 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_access_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="7" slack="0"/>
<pin id="399" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cos_K13_load/32 "/>
</bind>
</comp>

<comp id="403" class="1004" name="cos_K24_addr_gep_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="14" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="7" slack="0"/>
<pin id="407" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cos_K24_addr/32 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_access_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="7" slack="0"/>
<pin id="412" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="414" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cos_K24_load/32 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sin_K05_addr_gep_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="29" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="7" slack="0"/>
<pin id="420" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_K05_addr/32 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_access_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="0"/>
<pin id="425" dir="0" index="1" bw="29" slack="2147483647"/>
<pin id="426" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sin_K05_load/32 "/>
</bind>
</comp>

<comp id="429" class="1004" name="sin_K16_addr_gep_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="21" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="7" slack="0"/>
<pin id="433" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_K16_addr/32 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_access_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="7" slack="0"/>
<pin id="438" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="440" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sin_K16_load/32 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sin_K27_addr_gep_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="13" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="7" slack="0"/>
<pin id="446" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_K27_addr/32 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_access_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="7" slack="0"/>
<pin id="451" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="452" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="453" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sin_K27_load/32 "/>
</bind>
</comp>

<comp id="455" class="1004" name="in_1_addr_gep_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="0" index="2" bw="6" slack="0"/>
<pin id="459" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_1_addr/36 "/>
</bind>
</comp>

<comp id="462" class="1004" name="in_3_addr_gep_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="6" slack="0"/>
<pin id="466" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_3_addr/36 "/>
</bind>
</comp>

<comp id="469" class="1004" name="in_5_addr_gep_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="0" index="2" bw="6" slack="0"/>
<pin id="473" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_5_addr/36 "/>
</bind>
</comp>

<comp id="476" class="1004" name="in_7_addr_gep_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="0" index="2" bw="6" slack="0"/>
<pin id="480" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_7_addr/36 "/>
</bind>
</comp>

<comp id="483" class="1004" name="in_9_addr_gep_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="0" index="2" bw="6" slack="0"/>
<pin id="487" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_9_addr/36 "/>
</bind>
</comp>

<comp id="490" class="1004" name="in_11_addr_gep_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="0" index="2" bw="6" slack="0"/>
<pin id="494" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_11_addr/36 "/>
</bind>
</comp>

<comp id="497" class="1004" name="in_13_addr_gep_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="0" index="2" bw="6" slack="0"/>
<pin id="501" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_13_addr/36 "/>
</bind>
</comp>

<comp id="504" class="1004" name="in_15_addr_gep_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="0" index="2" bw="6" slack="0"/>
<pin id="508" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_15_addr/36 "/>
</bind>
</comp>

<comp id="511" class="1004" name="grp_access_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="6" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="514" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="515" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_1_load/36 "/>
</bind>
</comp>

<comp id="517" class="1004" name="grp_access_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="6" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="520" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="521" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_3_load/36 "/>
</bind>
</comp>

<comp id="523" class="1004" name="grp_access_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="6" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="526" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="527" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_5_load/36 "/>
</bind>
</comp>

<comp id="529" class="1004" name="grp_access_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="6" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="532" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="533" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_7_load/36 "/>
</bind>
</comp>

<comp id="535" class="1004" name="grp_access_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="6" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="538" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="539" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_9_load/36 "/>
</bind>
</comp>

<comp id="541" class="1004" name="grp_access_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="6" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="544" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="545" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_11_load/36 "/>
</bind>
</comp>

<comp id="547" class="1004" name="grp_access_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="6" slack="0"/>
<pin id="549" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="550" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="551" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_13_load/36 "/>
</bind>
</comp>

<comp id="553" class="1004" name="grp_access_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="6" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="556" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="557" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_15_load/36 "/>
</bind>
</comp>

<comp id="559" class="1004" name="in_0_addr_gep_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="0" index="2" bw="6" slack="2"/>
<pin id="563" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_0_addr/38 "/>
</bind>
</comp>

<comp id="566" class="1004" name="in_2_addr_gep_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="0" index="2" bw="6" slack="2"/>
<pin id="570" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_2_addr/38 "/>
</bind>
</comp>

<comp id="573" class="1004" name="in_4_addr_gep_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="0" index="2" bw="6" slack="2"/>
<pin id="577" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_4_addr/38 "/>
</bind>
</comp>

<comp id="580" class="1004" name="in_6_addr_gep_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="0" index="2" bw="6" slack="2"/>
<pin id="584" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_6_addr/38 "/>
</bind>
</comp>

<comp id="587" class="1004" name="in_8_addr_gep_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="0" index="2" bw="6" slack="2"/>
<pin id="591" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_8_addr/38 "/>
</bind>
</comp>

<comp id="594" class="1004" name="in_10_addr_gep_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="0" index="2" bw="6" slack="2"/>
<pin id="598" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_10_addr/38 "/>
</bind>
</comp>

<comp id="601" class="1004" name="in_12_addr_gep_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="0" index="2" bw="6" slack="2"/>
<pin id="605" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_12_addr/38 "/>
</bind>
</comp>

<comp id="608" class="1004" name="in_14_addr_gep_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="0" index="2" bw="6" slack="2"/>
<pin id="612" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_14_addr/38 "/>
</bind>
</comp>

<comp id="615" class="1004" name="grp_access_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="6" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="618" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="619" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_0_load/38 "/>
</bind>
</comp>

<comp id="621" class="1004" name="grp_access_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="6" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="624" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="625" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_2_load/38 "/>
</bind>
</comp>

<comp id="627" class="1004" name="grp_access_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="6" slack="0"/>
<pin id="629" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="630" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="631" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_4_load/38 "/>
</bind>
</comp>

<comp id="633" class="1004" name="grp_access_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="6" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="636" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="637" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_6_load/38 "/>
</bind>
</comp>

<comp id="639" class="1004" name="grp_access_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="6" slack="0"/>
<pin id="641" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="642" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="643" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_8_load/38 "/>
</bind>
</comp>

<comp id="645" class="1004" name="grp_access_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="6" slack="0"/>
<pin id="647" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="648" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="649" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_10_load/38 "/>
</bind>
</comp>

<comp id="651" class="1004" name="grp_access_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="6" slack="0"/>
<pin id="653" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="654" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="655" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_12_load/38 "/>
</bind>
</comp>

<comp id="657" class="1004" name="grp_access_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="6" slack="0"/>
<pin id="659" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="660" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="661" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_14_load/38 "/>
</bind>
</comp>

<comp id="663" class="1004" name="out_0_addr_gep_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="0" index="2" bw="7" slack="0"/>
<pin id="667" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_addr/41 "/>
</bind>
</comp>

<comp id="670" class="1004" name="out_2_addr_gep_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="0" index="2" bw="7" slack="0"/>
<pin id="674" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_2_addr/41 "/>
</bind>
</comp>

<comp id="677" class="1004" name="out_4_addr_gep_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="0"/>
<pin id="679" dir="0" index="1" bw="1" slack="0"/>
<pin id="680" dir="0" index="2" bw="7" slack="0"/>
<pin id="681" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_4_addr/41 "/>
</bind>
</comp>

<comp id="684" class="1004" name="out_6_addr_gep_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="0" index="2" bw="7" slack="0"/>
<pin id="688" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_6_addr/41 "/>
</bind>
</comp>

<comp id="691" class="1004" name="out_1_addr_gep_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="0"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="0" index="2" bw="7" slack="0"/>
<pin id="695" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_1_addr/41 "/>
</bind>
</comp>

<comp id="698" class="1004" name="out_3_addr_gep_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="0" index="2" bw="7" slack="0"/>
<pin id="702" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_3_addr/41 "/>
</bind>
</comp>

<comp id="705" class="1004" name="out_5_addr_gep_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="0" index="2" bw="7" slack="0"/>
<pin id="709" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_5_addr/41 "/>
</bind>
</comp>

<comp id="712" class="1004" name="out_7_addr_gep_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="0" index="2" bw="7" slack="0"/>
<pin id="716" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_7_addr/41 "/>
</bind>
</comp>

<comp id="719" class="1004" name="store_ln22_access_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="7" slack="0"/>
<pin id="721" dir="0" index="1" bw="32" slack="0"/>
<pin id="722" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="723" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/41 "/>
</bind>
</comp>

<comp id="725" class="1004" name="store_ln23_access_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="7" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="0"/>
<pin id="728" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="729" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/41 "/>
</bind>
</comp>

<comp id="731" class="1004" name="store_ln22_access_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="7" slack="0"/>
<pin id="733" dir="0" index="1" bw="32" slack="0"/>
<pin id="734" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="735" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/41 "/>
</bind>
</comp>

<comp id="737" class="1004" name="store_ln23_access_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="7" slack="0"/>
<pin id="739" dir="0" index="1" bw="32" slack="0"/>
<pin id="740" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="741" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/41 "/>
</bind>
</comp>

<comp id="743" class="1004" name="store_ln22_access_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="7" slack="0"/>
<pin id="745" dir="0" index="1" bw="32" slack="0"/>
<pin id="746" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="747" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/41 "/>
</bind>
</comp>

<comp id="749" class="1004" name="store_ln23_access_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="7" slack="0"/>
<pin id="751" dir="0" index="1" bw="32" slack="0"/>
<pin id="752" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="753" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/41 "/>
</bind>
</comp>

<comp id="755" class="1004" name="store_ln22_access_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="7" slack="0"/>
<pin id="757" dir="0" index="1" bw="32" slack="0"/>
<pin id="758" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="759" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/41 "/>
</bind>
</comp>

<comp id="761" class="1004" name="store_ln23_access_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="7" slack="0"/>
<pin id="763" dir="0" index="1" bw="32" slack="0"/>
<pin id="764" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="765" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/41 "/>
</bind>
</comp>

<comp id="767" class="1004" name="grp_pow_generic_float_s_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="0"/>
<pin id="769" dir="0" index="1" bw="32" slack="1"/>
<pin id="770" dir="0" index="2" bw="27" slack="0"/>
<pin id="771" dir="0" index="3" bw="8" slack="0"/>
<pin id="772" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="776" class="1004" name="grp_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="1"/>
<pin id="778" dir="0" index="1" bw="32" slack="0"/>
<pin id="779" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/8 "/>
</bind>
</comp>

<comp id="781" class="1004" name="grp_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="2"/>
<pin id="783" dir="0" index="1" bw="32" slack="0"/>
<pin id="784" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="y_assign/10 "/>
</bind>
</comp>

<comp id="786" class="1004" name="grp_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="22"/>
<pin id="788" dir="0" index="1" bw="32" slack="2"/>
<pin id="789" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="val/25 "/>
</bind>
</comp>

<comp id="790" class="1004" name="grp_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="2"/>
<pin id="792" dir="0" index="1" bw="32" slack="1"/>
<pin id="793" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul7/39 "/>
</bind>
</comp>

<comp id="794" class="1004" name="grp_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="2"/>
<pin id="796" dir="0" index="1" bw="32" slack="1"/>
<pin id="797" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2/39 "/>
</bind>
</comp>

<comp id="798" class="1004" name="grp_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="0"/>
<pin id="800" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv/1 conv1/5 "/>
</bind>
</comp>

<comp id="802" class="1004" name="grp_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="0"/>
<pin id="804" dir="0" index="1" bw="32" slack="1"/>
<pin id="805" dir="0" index="2" bw="32" slack="2"/>
<pin id="806" dir="0" index="3" bw="32" slack="1"/>
<pin id="807" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmadd(585) " fcode="fmadd"/>
<opset="add/40 "/>
</bind>
</comp>

<comp id="813" class="1004" name="grp_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="0"/>
<pin id="815" dir="0" index="1" bw="32" slack="1"/>
<pin id="816" dir="0" index="2" bw="32" slack="2"/>
<pin id="817" dir="0" index="3" bw="32" slack="1"/>
<pin id="818" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmsub(587) " fcode="fmsub"/>
<opset="sub/40 "/>
</bind>
</comp>

<comp id="824" class="1004" name="grp_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="29" slack="0"/>
<pin id="826" dir="0" index="1" bw="28" slack="0"/>
<pin id="827" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80/35 "/>
</bind>
</comp>

<comp id="828" class="1004" name="grp_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="80" slack="1"/>
<pin id="830" dir="0" index="1" bw="24" slack="0"/>
<pin id="831" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="h/28 "/>
</bind>
</comp>

<comp id="832" class="1004" name="grp_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="0"/>
<pin id="834" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln22/41 muxLogicRAMData_to_store_ln22/41 muxLogicRAMData_to_store_ln22/41 muxLogicRAMData_to_store_ln22/41 "/>
</bind>
</comp>

<comp id="836" class="1004" name="grp_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="0"/>
<pin id="838" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln23/41 muxLogicRAMData_to_store_ln23/41 muxLogicRAMData_to_store_ln23/41 muxLogicRAMData_to_store_ln23/41 "/>
</bind>
</comp>

<comp id="840" class="1004" name="muxLogicI0_to_conv_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="0"/>
<pin id="842" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_conv/1 "/>
</bind>
</comp>

<comp id="844" class="1004" name="store_ln16_store_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="10" slack="0"/>
<pin id="847" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="849" class="1004" name="i_24_load_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="10" slack="3"/>
<pin id="851" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_24/4 "/>
</bind>
</comp>

<comp id="852" class="1004" name="icmp_ln16_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="10" slack="0"/>
<pin id="854" dir="0" index="1" bw="10" slack="0"/>
<pin id="855" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="858" class="1004" name="add_ln16_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="10" slack="0"/>
<pin id="860" dir="0" index="1" bw="3" slack="0"/>
<pin id="861" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/4 "/>
</bind>
</comp>

<comp id="864" class="1004" name="store_ln16_store_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="10" slack="0"/>
<pin id="866" dir="0" index="1" bw="10" slack="3"/>
<pin id="867" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/4 "/>
</bind>
</comp>

<comp id="869" class="1004" name="trunc_ln16_1_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="10" slack="1"/>
<pin id="871" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16_1/5 "/>
</bind>
</comp>

<comp id="872" class="1004" name="head_dim_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="10" slack="1"/>
<pin id="874" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="head_dim/5 "/>
</bind>
</comp>

<comp id="875" class="1004" name="zext_ln18_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="6" slack="0"/>
<pin id="877" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/5 "/>
</bind>
</comp>

<comp id="880" class="1004" name="muxLogicI0_to_conv1_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="6" slack="0"/>
<pin id="882" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_conv1/5 "/>
</bind>
</comp>

<comp id="884" class="1004" name="switch_ln22_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="3" slack="0"/>
<pin id="886" dir="0" index="1" bw="1" slack="0"/>
<pin id="887" dir="0" index="2" bw="3" slack="0"/>
<pin id="888" dir="0" index="3" bw="3" slack="0"/>
<pin id="889" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln22/5 "/>
</bind>
</comp>

<comp id="894" class="1004" name="muxLogicI0_to_mul_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="0"/>
<pin id="896" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul/7 "/>
</bind>
</comp>

<comp id="898" class="1004" name="muxLogicI1_to_mul_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="0"/>
<pin id="900" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul/7 "/>
</bind>
</comp>

<comp id="902" class="1004" name="muxLogicI0_to_y_assign_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="1"/>
<pin id="904" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_y_assign/9 "/>
</bind>
</comp>

<comp id="905" class="1004" name="muxLogicI1_to_y_assign_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="0"/>
<pin id="907" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_y_assign/9 "/>
</bind>
</comp>

<comp id="909" class="1004" name="muxLogicI0_to_val_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="21"/>
<pin id="911" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_val/24 "/>
</bind>
</comp>

<comp id="912" class="1004" name="muxLogicI1_to_val_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="1"/>
<pin id="914" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_val/24 "/>
</bind>
</comp>

<comp id="915" class="1004" name="data_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="1"/>
<pin id="917" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/26 "/>
</bind>
</comp>

<comp id="918" class="1004" name="din_sign_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="0"/>
<pin id="920" dir="0" index="1" bw="32" slack="0"/>
<pin id="921" dir="0" index="2" bw="6" slack="0"/>
<pin id="922" dir="1" index="3" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="din_sign/26 "/>
</bind>
</comp>

<comp id="926" class="1004" name="din_exp_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="8" slack="0"/>
<pin id="928" dir="0" index="1" bw="32" slack="0"/>
<pin id="929" dir="0" index="2" bw="6" slack="0"/>
<pin id="930" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="din_exp/26 "/>
</bind>
</comp>

<comp id="934" class="1004" name="din_sig_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="0"/>
<pin id="936" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="din_sig/26 "/>
</bind>
</comp>

<comp id="938" class="1004" name="closepath_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="8" slack="0"/>
<pin id="940" dir="0" index="1" bw="8" slack="0"/>
<pin id="941" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="closepath/26 "/>
</bind>
</comp>

<comp id="944" class="1004" name="add_ln376_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="8" slack="0"/>
<pin id="946" dir="0" index="1" bw="7" slack="0"/>
<pin id="947" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln376/26 "/>
</bind>
</comp>

<comp id="950" class="1004" name="addr_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="0"/>
<pin id="952" dir="0" index="1" bw="7" slack="0"/>
<pin id="953" dir="0" index="2" bw="8" slack="0"/>
<pin id="954" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="addr/26 "/>
</bind>
</comp>

<comp id="958" class="1004" name="lshr_ln_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="4" slack="0"/>
<pin id="960" dir="0" index="1" bw="8" slack="0"/>
<pin id="961" dir="0" index="2" bw="4" slack="0"/>
<pin id="962" dir="0" index="3" bw="4" slack="0"/>
<pin id="963" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/26 "/>
</bind>
</comp>

<comp id="968" class="1004" name="zext_ln378_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="4" slack="0"/>
<pin id="970" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln378/26 "/>
</bind>
</comp>

<comp id="973" class="1004" name="muxLogicRAMAddr_to_table_100_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="4" slack="0"/>
<pin id="975" dir="1" index="1" bw="100" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_table_100/26 "/>
</bind>
</comp>

<comp id="977" class="1004" name="trunc_ln379_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="8" slack="0"/>
<pin id="979" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln379/26 "/>
</bind>
</comp>

<comp id="981" class="1004" name="zext_ln379_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="4" slack="1"/>
<pin id="983" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln379/27 "/>
</bind>
</comp>

<comp id="984" class="1004" name="shl_ln379_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="100" slack="0"/>
<pin id="986" dir="0" index="1" bw="4" slack="0"/>
<pin id="987" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln379/27 "/>
</bind>
</comp>

<comp id="990" class="1004" name="Med_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="80" slack="0"/>
<pin id="992" dir="0" index="1" bw="100" slack="0"/>
<pin id="993" dir="0" index="2" bw="6" slack="0"/>
<pin id="994" dir="1" index="3" bw="80" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Med/27 "/>
</bind>
</comp>

<comp id="998" class="1004" name="X_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="24" slack="0"/>
<pin id="1000" dir="0" index="1" bw="1" slack="0"/>
<pin id="1001" dir="0" index="2" bw="23" slack="2"/>
<pin id="1002" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="X/28 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="zext_ln468_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="24" slack="0"/>
<pin id="1007" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln468/28 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="muxLogicI0_to_h_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="80" slack="1"/>
<pin id="1012" dir="1" index="1" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_h/28 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="muxLogicI1_to_h_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="24" slack="0"/>
<pin id="1015" dir="1" index="1" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_h/28 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="icmp_ln179_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="8" slack="2"/>
<pin id="1019" dir="0" index="1" bw="1" slack="0"/>
<pin id="1020" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179/28 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="icmp_ln179_1_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="23" slack="2"/>
<pin id="1024" dir="0" index="1" bw="1" slack="0"/>
<pin id="1025" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_1/28 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="and_ln179_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="0"/>
<pin id="1029" dir="0" index="1" bw="1" slack="0"/>
<pin id="1030" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179/28 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="Mx_bits_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="58" slack="0"/>
<pin id="1035" dir="0" index="1" bw="80" slack="0"/>
<pin id="1036" dir="0" index="2" bw="6" slack="0"/>
<pin id="1037" dir="0" index="3" bw="8" slack="0"/>
<pin id="1038" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_bits/29 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="trunc_ln_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="3" slack="0"/>
<pin id="1045" dir="0" index="1" bw="80" slack="0"/>
<pin id="1046" dir="0" index="2" bw="8" slack="0"/>
<pin id="1047" dir="0" index="3" bw="8" slack="0"/>
<pin id="1048" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/29 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="k_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="3"/>
<pin id="1055" dir="0" index="1" bw="1" slack="0"/>
<pin id="1056" dir="0" index="2" bw="3" slack="0"/>
<pin id="1057" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k/29 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="trunc_ln491_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="3" slack="0"/>
<pin id="1062" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln491/29 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="Mx_bits_1_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="0"/>
<pin id="1066" dir="0" index="1" bw="58" slack="0"/>
<pin id="1067" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Mx_bits_1/29 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="Mx_bits_3_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="0"/>
<pin id="1072" dir="0" index="1" bw="58" slack="0"/>
<pin id="1073" dir="0" index="2" bw="58" slack="0"/>
<pin id="1074" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_bits_3/29 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="tmp_4_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="29" slack="0"/>
<pin id="1080" dir="0" index="1" bw="58" slack="0"/>
<pin id="1081" dir="0" index="2" bw="6" slack="0"/>
<pin id="1082" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/29 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="Ex_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="8" slack="4"/>
<pin id="1088" dir="0" index="1" bw="8" slack="0"/>
<pin id="1089" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Ex/30 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="select_ln453_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="4"/>
<pin id="1093" dir="0" index="1" bw="8" slack="0"/>
<pin id="1094" dir="0" index="2" bw="1" slack="0"/>
<pin id="1095" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln453/30 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="t_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="30" slack="0"/>
<pin id="1100" dir="0" index="1" bw="29" slack="1"/>
<pin id="1101" dir="0" index="2" bw="1" slack="0"/>
<pin id="1102" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/30 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="Mx_zeros_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="30" slack="0"/>
<pin id="1107" dir="0" index="1" bw="30" slack="0"/>
<pin id="1108" dir="0" index="2" bw="1" slack="0"/>
<pin id="1109" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="Mx_zeros/30 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="zext_ln504_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="30" slack="0"/>
<pin id="1115" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln504/30 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="shl_ln504_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="58" slack="1"/>
<pin id="1119" dir="0" index="1" bw="30" slack="0"/>
<pin id="1120" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln504/30 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="trunc_ln505_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="30" slack="0"/>
<pin id="1124" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln505/30 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="Ex_1_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="8" slack="0"/>
<pin id="1128" dir="0" index="1" bw="8" slack="0"/>
<pin id="1129" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Ex_1/30 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="tmp_16_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="0"/>
<pin id="1134" dir="0" index="1" bw="8" slack="0"/>
<pin id="1135" dir="0" index="2" bw="4" slack="0"/>
<pin id="1136" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/30 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="tmp_s_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="29" slack="0"/>
<pin id="1142" dir="0" index="1" bw="58" slack="0"/>
<pin id="1143" dir="0" index="2" bw="6" slack="0"/>
<pin id="1144" dir="0" index="3" bw="7" slack="0"/>
<pin id="1145" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/30 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="icmp_ln186_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="8" slack="4"/>
<pin id="1152" dir="0" index="1" bw="1" slack="0"/>
<pin id="1153" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186/30 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="sub_ln506_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="0"/>
<pin id="1157" dir="0" index="1" bw="8" slack="1"/>
<pin id="1158" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln506/31 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="select_ln506_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="1" slack="1"/>
<pin id="1162" dir="0" index="1" bw="8" slack="0"/>
<pin id="1163" dir="0" index="2" bw="8" slack="1"/>
<pin id="1164" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln506/31 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="zext_ln506_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="8" slack="0"/>
<pin id="1168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln506/31 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="zext_ln506_1_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="29" slack="1"/>
<pin id="1172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln506_1/31 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="lshr_ln506_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="29" slack="0"/>
<pin id="1175" dir="0" index="1" bw="8" slack="0"/>
<pin id="1176" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln506/31 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="shl_ln506_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="29" slack="0"/>
<pin id="1181" dir="0" index="1" bw="8" slack="0"/>
<pin id="1182" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln506/31 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="select_ln506_1_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="1" slack="1"/>
<pin id="1187" dir="0" index="1" bw="32" slack="0"/>
<pin id="1188" dir="0" index="2" bw="32" slack="0"/>
<pin id="1189" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln506_1/31 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="B_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="0"/>
<pin id="1194" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="B/31 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="A_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="7" slack="0"/>
<pin id="1198" dir="0" index="1" bw="32" slack="0"/>
<pin id="1199" dir="0" index="2" bw="6" slack="0"/>
<pin id="1200" dir="0" index="3" bw="6" slack="0"/>
<pin id="1201" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="A/31 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="B_trunc_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="15" slack="0"/>
<pin id="1208" dir="0" index="1" bw="32" slack="0"/>
<pin id="1209" dir="0" index="2" bw="4" slack="0"/>
<pin id="1210" dir="0" index="3" bw="6" slack="0"/>
<pin id="1211" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_trunc/31 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="zext_ln69_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="15" slack="1"/>
<pin id="1218" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/32 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="muxLogicI0_to_mul_ln69_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="15" slack="0"/>
<pin id="1221" dir="1" index="1" bw="30" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln69/32 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="muxLogicI1_to_mul_ln69_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="15" slack="0"/>
<pin id="1225" dir="1" index="1" bw="30" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln69/32 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="mul_ln69_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="15" slack="0"/>
<pin id="1229" dir="0" index="1" bw="15" slack="0"/>
<pin id="1230" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln69/32 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="zext_ln72_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="7" slack="1"/>
<pin id="1235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/32 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="muxLogicRAMAddr_to_cos_K02_load_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="7" slack="0"/>
<pin id="1244" dir="1" index="1" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_cos_K02_load/32 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="muxLogicRAMAddr_to_cos_K13_load_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="7" slack="0"/>
<pin id="1248" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_cos_K13_load/32 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="tmp_3_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="15" slack="0"/>
<pin id="1252" dir="0" index="1" bw="30" slack="0"/>
<pin id="1253" dir="0" index="2" bw="5" slack="0"/>
<pin id="1254" dir="0" index="3" bw="6" slack="0"/>
<pin id="1255" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/32 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="muxLogicRAMAddr_to_cos_K24_load_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="7" slack="0"/>
<pin id="1262" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_cos_K24_load/32 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="muxLogicRAMAddr_to_sin_K05_load_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="7" slack="0"/>
<pin id="1266" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_sin_K05_load/32 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="muxLogicRAMAddr_to_sin_K16_load_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="7" slack="0"/>
<pin id="1270" dir="1" index="1" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_sin_K16_load/32 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="muxLogicRAMAddr_to_sin_K27_load_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="7" slack="0"/>
<pin id="1274" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_sin_K27_load/32 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="trunc_ln1_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="27" slack="0"/>
<pin id="1278" dir="0" index="1" bw="28" slack="0"/>
<pin id="1279" dir="0" index="2" bw="1" slack="0"/>
<pin id="1280" dir="0" index="3" bw="6" slack="0"/>
<pin id="1281" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/33 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="zext_ln73_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="22" slack="2"/>
<pin id="1288" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/33 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="zext_ln73_1_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="22" slack="0"/>
<pin id="1291" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_1/33 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="muxLogicI0_to_mul_ln73_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="22" slack="0"/>
<pin id="1295" dir="1" index="1" bw="44" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln73/33 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="muxLogicI1_to_mul_ln73_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="22" slack="0"/>
<pin id="1299" dir="1" index="1" bw="44" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln73/33 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="mul_ln73_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="22" slack="0"/>
<pin id="1303" dir="0" index="1" bw="22" slack="0"/>
<pin id="1304" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73/33 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="tmp_2_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="21" slack="0"/>
<pin id="1309" dir="0" index="1" bw="44" slack="0"/>
<pin id="1310" dir="0" index="2" bw="6" slack="0"/>
<pin id="1311" dir="0" index="3" bw="7" slack="0"/>
<pin id="1312" dir="1" index="4" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/33 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="zext_ln74_1_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="15" slack="1"/>
<pin id="1319" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_1/33 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="zext_ln74_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="14" slack="0"/>
<pin id="1322" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/33 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="muxLogicI0_to_mul_ln74_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="15" slack="0"/>
<pin id="1326" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln74/33 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="muxLogicI1_to_mul_ln74_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="14" slack="0"/>
<pin id="1330" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln74/33 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="mul_ln74_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="15" slack="0"/>
<pin id="1334" dir="0" index="1" bw="14" slack="0"/>
<pin id="1335" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln74/33 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="tmp_6_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="13" slack="0"/>
<pin id="1340" dir="0" index="1" bw="29" slack="0"/>
<pin id="1341" dir="0" index="2" bw="6" slack="0"/>
<pin id="1342" dir="0" index="3" bw="6" slack="0"/>
<pin id="1343" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/33 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="zext_ln78_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="22" slack="2"/>
<pin id="1350" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/33 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="sext_ln78_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="21" slack="0"/>
<pin id="1353" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78/33 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="muxLogicI0_to_mul_ln78_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="22" slack="0"/>
<pin id="1357" dir="1" index="1" bw="43" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln78/33 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="muxLogicI1_to_mul_ln78_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="21" slack="0"/>
<pin id="1361" dir="1" index="1" bw="43" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln78/33 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="mul_ln78_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="22" slack="0"/>
<pin id="1365" dir="0" index="1" bw="21" slack="0"/>
<pin id="1366" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78/33 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="trunc_ln2_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="20" slack="0"/>
<pin id="1371" dir="0" index="1" bw="43" slack="0"/>
<pin id="1372" dir="0" index="2" bw="6" slack="0"/>
<pin id="1373" dir="0" index="3" bw="7" slack="0"/>
<pin id="1374" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/33 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="zext_ln79_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="15" slack="1"/>
<pin id="1381" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/33 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="sext_ln79_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="13" slack="0"/>
<pin id="1384" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79/33 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="muxLogicI0_to_mul_ln79_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="15" slack="0"/>
<pin id="1388" dir="1" index="1" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln79/33 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="muxLogicI1_to_mul_ln79_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="13" slack="0"/>
<pin id="1392" dir="1" index="1" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln79/33 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="mul_ln79_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="15" slack="0"/>
<pin id="1396" dir="0" index="1" bw="13" slack="0"/>
<pin id="1397" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln79/33 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="trunc_ln3_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="12" slack="0"/>
<pin id="1402" dir="0" index="1" bw="28" slack="0"/>
<pin id="1403" dir="0" index="2" bw="6" slack="0"/>
<pin id="1404" dir="0" index="3" bw="6" slack="0"/>
<pin id="1405" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/33 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="trunc_ln4_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="28" slack="0"/>
<pin id="1412" dir="0" index="1" bw="29" slack="0"/>
<pin id="1413" dir="0" index="2" bw="1" slack="0"/>
<pin id="1414" dir="0" index="3" bw="6" slack="0"/>
<pin id="1415" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/33 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="zext_ln73_2_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="21" slack="1"/>
<pin id="1422" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_2/34 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="zext_ln74_2_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="13" slack="1"/>
<pin id="1425" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_2/34 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="add_ln75_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="27" slack="1"/>
<pin id="1428" dir="0" index="1" bw="13" slack="0"/>
<pin id="1429" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/34 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="add_ln75_1_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="27" slack="0"/>
<pin id="1433" dir="0" index="1" bw="21" slack="0"/>
<pin id="1434" dir="1" index="2" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_1/34 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="sext_ln80_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="20" slack="1"/>
<pin id="1439" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80/34 "/>
</bind>
</comp>

<comp id="1440" class="1004" name="sext_ln80_1_fu_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="12" slack="1"/>
<pin id="1442" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_1/34 "/>
</bind>
</comp>

<comp id="1443" class="1004" name="add_ln80_fu_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="20" slack="0"/>
<pin id="1445" dir="0" index="1" bw="12" slack="0"/>
<pin id="1446" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/34 "/>
</bind>
</comp>

<comp id="1449" class="1004" name="sext_ln80_2_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="21" slack="0"/>
<pin id="1451" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_2/34 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="add_ln80_1_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="21" slack="0"/>
<pin id="1455" dir="0" index="1" bw="28" slack="1"/>
<pin id="1456" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_1/34 "/>
</bind>
</comp>

<comp id="1458" class="1004" name="zext_ln80_1_fu_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="29" slack="5"/>
<pin id="1460" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_1/35 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="zext_ln80_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="28" slack="1"/>
<pin id="1464" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/35 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="muxLogicI0_to_mul_ln80_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="29" slack="0"/>
<pin id="1468" dir="1" index="1" bw="57" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln80/35 "/>
</bind>
</comp>

<comp id="1470" class="1004" name="muxLogicI1_to_mul_ln80_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="28" slack="0"/>
<pin id="1472" dir="1" index="1" bw="57" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln80/35 "/>
</bind>
</comp>

<comp id="1474" class="1004" name="lshr_ln16_1_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="6" slack="0"/>
<pin id="1476" dir="0" index="1" bw="10" slack="32"/>
<pin id="1477" dir="0" index="2" bw="4" slack="0"/>
<pin id="1478" dir="0" index="3" bw="5" slack="0"/>
<pin id="1479" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln16_1/36 "/>
</bind>
</comp>

<comp id="1483" class="1004" name="zext_ln16_1_fu_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="6" slack="0"/>
<pin id="1485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/36 "/>
</bind>
</comp>

<comp id="1495" class="1004" name="zext_ln75_fu_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="27" slack="2"/>
<pin id="1497" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/36 "/>
</bind>
</comp>

<comp id="1498" class="1004" name="cos_result_fu_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="29" slack="0"/>
<pin id="1500" dir="0" index="1" bw="27" slack="0"/>
<pin id="1501" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="cos_result/36 "/>
</bind>
</comp>

<comp id="1504" class="1004" name="trunc_ln5_fu_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="28" slack="0"/>
<pin id="1506" dir="0" index="1" bw="57" slack="0"/>
<pin id="1507" dir="0" index="2" bw="6" slack="0"/>
<pin id="1508" dir="0" index="3" bw="7" slack="0"/>
<pin id="1509" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/36 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="tmp_5_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="16" slack="0"/>
<pin id="1516" dir="0" index="1" bw="29" slack="0"/>
<pin id="1517" dir="0" index="2" bw="5" slack="0"/>
<pin id="1518" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/36 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="out_bits_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="32" slack="0"/>
<pin id="1524" dir="0" index="1" bw="16" slack="0"/>
<pin id="1525" dir="0" index="2" bw="16" slack="0"/>
<pin id="1526" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_bits/36 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="trunc_ln276_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="29" slack="0"/>
<pin id="1532" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln276/36 "/>
</bind>
</comp>

<comp id="1534" class="1004" name="c_3_fu_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="32" slack="0"/>
<pin id="1536" dir="0" index="1" bw="32" slack="0"/>
<pin id="1537" dir="0" index="2" bw="1" slack="0"/>
<pin id="1538" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="c_3/36 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="trunc_ln281_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="32" slack="0"/>
<pin id="1544" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln281/36 "/>
</bind>
</comp>

<comp id="1546" class="1004" name="tmp_7_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="15" slack="0"/>
<pin id="1548" dir="0" index="1" bw="57" slack="0"/>
<pin id="1549" dir="0" index="2" bw="7" slack="0"/>
<pin id="1550" dir="0" index="3" bw="7" slack="0"/>
<pin id="1551" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/36 "/>
</bind>
</comp>

<comp id="1556" class="1004" name="out_bits_4_fu_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="31" slack="0"/>
<pin id="1558" dir="0" index="1" bw="15" slack="0"/>
<pin id="1559" dir="0" index="2" bw="16" slack="0"/>
<pin id="1560" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_bits_4/36 "/>
</bind>
</comp>

<comp id="1564" class="1004" name="zext_ln273_fu_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="31" slack="0"/>
<pin id="1566" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln273/36 "/>
</bind>
</comp>

<comp id="1568" class="1004" name="tmp_8_fu_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="13" slack="0"/>
<pin id="1570" dir="0" index="1" bw="57" slack="0"/>
<pin id="1571" dir="0" index="2" bw="6" slack="0"/>
<pin id="1572" dir="0" index="3" bw="7" slack="0"/>
<pin id="1573" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/36 "/>
</bind>
</comp>

<comp id="1578" class="1004" name="out_bits_5_fu_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="32" slack="0"/>
<pin id="1580" dir="0" index="1" bw="13" slack="0"/>
<pin id="1581" dir="0" index="2" bw="19" slack="0"/>
<pin id="1582" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_bits_5/36 "/>
</bind>
</comp>

<comp id="1586" class="1004" name="c_4_fu_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="32" slack="0"/>
<pin id="1588" dir="0" index="1" bw="31" slack="0"/>
<pin id="1589" dir="0" index="2" bw="1" slack="0"/>
<pin id="1590" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="c_4/36 "/>
</bind>
</comp>

<comp id="1594" class="1004" name="trunc_ln281_2_fu_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="32" slack="0"/>
<pin id="1596" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln281_2/36 "/>
</bind>
</comp>

<comp id="1598" class="1004" name="c_2_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="32" slack="0"/>
<pin id="1600" dir="0" index="1" bw="32" slack="0"/>
<pin id="1601" dir="0" index="2" bw="1" slack="0"/>
<pin id="1602" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="c_2/36 "/>
</bind>
</comp>

<comp id="1606" class="1004" name="trunc_ln281_3_fu_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="32" slack="0"/>
<pin id="1608" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln281_3/36 "/>
</bind>
</comp>

<comp id="1610" class="1004" name="trunc_ln6_fu_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="27" slack="0"/>
<pin id="1612" dir="0" index="1" bw="57" slack="0"/>
<pin id="1613" dir="0" index="2" bw="6" slack="0"/>
<pin id="1614" dir="0" index="3" bw="7" slack="0"/>
<pin id="1615" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/36 "/>
</bind>
</comp>

<comp id="1620" class="1004" name="icmp_ln306_fu_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="28" slack="0"/>
<pin id="1622" dir="0" index="1" bw="1" slack="0"/>
<pin id="1623" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln306/36 "/>
</bind>
</comp>

<comp id="1626" class="1004" name="muxLogicRAMAddr_to_in_1_load_fu_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="6" slack="0"/>
<pin id="1628" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_1_load/36 "/>
</bind>
</comp>

<comp id="1630" class="1004" name="muxLogicRAMAddr_to_in_3_load_fu_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="6" slack="0"/>
<pin id="1632" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_3_load/36 "/>
</bind>
</comp>

<comp id="1634" class="1004" name="muxLogicRAMAddr_to_in_5_load_fu_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="6" slack="0"/>
<pin id="1636" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_5_load/36 "/>
</bind>
</comp>

<comp id="1638" class="1004" name="muxLogicRAMAddr_to_in_7_load_fu_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="6" slack="0"/>
<pin id="1640" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_7_load/36 "/>
</bind>
</comp>

<comp id="1642" class="1004" name="muxLogicRAMAddr_to_in_9_load_fu_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="6" slack="0"/>
<pin id="1644" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_9_load/36 "/>
</bind>
</comp>

<comp id="1646" class="1004" name="muxLogicRAMAddr_to_in_11_load_fu_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="6" slack="0"/>
<pin id="1648" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_11_load/36 "/>
</bind>
</comp>

<comp id="1650" class="1004" name="muxLogicRAMAddr_to_in_13_load_fu_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="6" slack="0"/>
<pin id="1652" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_13_load/36 "/>
</bind>
</comp>

<comp id="1654" class="1004" name="muxLogicRAMAddr_to_in_15_load_fu_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="6" slack="0"/>
<pin id="1656" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_15_load/36 "/>
</bind>
</comp>

<comp id="1658" class="1004" name="trunc_ln16_fu_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="10" slack="33"/>
<pin id="1660" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/37 "/>
</bind>
</comp>

<comp id="1661" class="1004" name="lshr_ln1_fu_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="7" slack="0"/>
<pin id="1663" dir="0" index="1" bw="10" slack="33"/>
<pin id="1664" dir="0" index="2" bw="3" slack="0"/>
<pin id="1665" dir="0" index="3" bw="5" slack="0"/>
<pin id="1666" dir="1" index="4" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/37 "/>
</bind>
</comp>

<comp id="1670" class="1004" name="out_bits_3_fu_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="32" slack="0"/>
<pin id="1672" dir="0" index="1" bw="13" slack="1"/>
<pin id="1673" dir="0" index="2" bw="19" slack="0"/>
<pin id="1674" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_bits_3/37 "/>
</bind>
</comp>

<comp id="1677" class="1004" name="c_1_fu_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="32" slack="0"/>
<pin id="1679" dir="0" index="1" bw="32" slack="0"/>
<pin id="1680" dir="0" index="2" bw="1" slack="0"/>
<pin id="1681" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="c_1/37 "/>
</bind>
</comp>

<comp id="1685" class="1004" name="trunc_ln281_1_fu_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="32" slack="0"/>
<pin id="1687" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln281_1/37 "/>
</bind>
</comp>

<comp id="1689" class="1004" name="zext_ln291_fu_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="29" slack="1"/>
<pin id="1691" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291/37 "/>
</bind>
</comp>

<comp id="1692" class="1004" name="shl_ln291_fu_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="29" slack="0"/>
<pin id="1694" dir="0" index="1" bw="32" slack="1"/>
<pin id="1695" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln291/37 "/>
</bind>
</comp>

<comp id="1697" class="1004" name="in_shift_1_fu_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="32" slack="0"/>
<pin id="1699" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in_shift_1/37 "/>
</bind>
</comp>

<comp id="1701" class="1004" name="icmp_ln292_fu_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="6" slack="1"/>
<pin id="1703" dir="0" index="1" bw="6" slack="0"/>
<pin id="1704" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln292/37 "/>
</bind>
</comp>

<comp id="1706" class="1004" name="shift_1_fu_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="6" slack="0"/>
<pin id="1708" dir="0" index="1" bw="6" slack="0"/>
<pin id="1709" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_1/37 "/>
</bind>
</comp>

<comp id="1712" class="1004" name="zext_ln291_1_fu_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="28" slack="0"/>
<pin id="1714" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291_1/37 "/>
</bind>
</comp>

<comp id="1716" class="1004" name="shl_ln291_1_fu_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="28" slack="0"/>
<pin id="1718" dir="0" index="1" bw="32" slack="0"/>
<pin id="1719" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln291_1/37 "/>
</bind>
</comp>

<comp id="1722" class="1004" name="shift_2_fu_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="1" slack="0"/>
<pin id="1724" dir="0" index="1" bw="6" slack="0"/>
<pin id="1725" dir="0" index="2" bw="6" slack="1"/>
<pin id="1726" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_2/37 "/>
</bind>
</comp>

<comp id="1729" class="1004" name="zext_ln287_fu_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="6" slack="0"/>
<pin id="1731" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln287/37 "/>
</bind>
</comp>

<comp id="1733" class="1004" name="newexp_2_fu_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="6" slack="0"/>
<pin id="1735" dir="0" index="1" bw="1" slack="0"/>
<pin id="1736" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="newexp_2/37 "/>
</bind>
</comp>

<comp id="1739" class="1004" name="out_exp_fu_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="7" slack="0"/>
<pin id="1741" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_exp/37 "/>
</bind>
</comp>

<comp id="1743" class="1004" name="tmp_12_fu_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="23" slack="0"/>
<pin id="1745" dir="0" index="1" bw="32" slack="0"/>
<pin id="1746" dir="0" index="2" bw="4" slack="0"/>
<pin id="1747" dir="0" index="3" bw="6" slack="0"/>
<pin id="1748" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/37 "/>
</bind>
</comp>

<comp id="1753" class="1004" name="tmp_13_fu_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="23" slack="0"/>
<pin id="1755" dir="0" index="1" bw="32" slack="0"/>
<pin id="1756" dir="0" index="2" bw="4" slack="0"/>
<pin id="1757" dir="0" index="3" bw="6" slack="0"/>
<pin id="1758" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/37 "/>
</bind>
</comp>

<comp id="1763" class="1004" name="significand_fu_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="1" slack="0"/>
<pin id="1765" dir="0" index="1" bw="23" slack="0"/>
<pin id="1766" dir="0" index="2" bw="23" slack="0"/>
<pin id="1767" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="significand/37 "/>
</bind>
</comp>

<comp id="1771" class="1004" name="sext_ln163_fu_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="8" slack="7"/>
<pin id="1773" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln163/37 "/>
</bind>
</comp>

<comp id="1774" class="1004" name="zext_ln291_3_fu_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="27" slack="1"/>
<pin id="1776" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291_3/37 "/>
</bind>
</comp>

<comp id="1777" class="1004" name="shl_ln291_2_fu_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="27" slack="0"/>
<pin id="1779" dir="0" index="1" bw="32" slack="1"/>
<pin id="1780" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln291_2/37 "/>
</bind>
</comp>

<comp id="1782" class="1004" name="in_shift_2_fu_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="32" slack="0"/>
<pin id="1784" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in_shift_2/37 "/>
</bind>
</comp>

<comp id="1786" class="1004" name="icmp_ln292_1_fu_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="6" slack="1"/>
<pin id="1788" dir="0" index="1" bw="6" slack="0"/>
<pin id="1789" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln292_1/37 "/>
</bind>
</comp>

<comp id="1791" class="1004" name="shift_4_fu_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="6" slack="1"/>
<pin id="1793" dir="0" index="1" bw="6" slack="0"/>
<pin id="1794" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_4/37 "/>
</bind>
</comp>

<comp id="1796" class="1004" name="zext_ln291_2_fu_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="28" slack="0"/>
<pin id="1798" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291_2/37 "/>
</bind>
</comp>

<comp id="1800" class="1004" name="shl_ln291_3_fu_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="28" slack="0"/>
<pin id="1802" dir="0" index="1" bw="32" slack="1"/>
<pin id="1803" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln291_3/37 "/>
</bind>
</comp>

<comp id="1805" class="1004" name="shift_5_fu_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="1" slack="0"/>
<pin id="1807" dir="0" index="1" bw="6" slack="0"/>
<pin id="1808" dir="0" index="2" bw="6" slack="1"/>
<pin id="1809" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_5/37 "/>
</bind>
</comp>

<comp id="1812" class="1004" name="zext_ln287_1_fu_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="6" slack="0"/>
<pin id="1814" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln287_1/37 "/>
</bind>
</comp>

<comp id="1816" class="1004" name="add_ln300_fu_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="8" slack="0"/>
<pin id="1818" dir="0" index="1" bw="8" slack="0"/>
<pin id="1819" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln300/37 "/>
</bind>
</comp>

<comp id="1822" class="1004" name="newexp_fu_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="9" slack="0"/>
<pin id="1824" dir="0" index="1" bw="6" slack="0"/>
<pin id="1825" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newexp/37 "/>
</bind>
</comp>

<comp id="1828" class="1004" name="tmp_17_fu_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="1" slack="0"/>
<pin id="1830" dir="0" index="1" bw="9" slack="0"/>
<pin id="1831" dir="0" index="2" bw="5" slack="0"/>
<pin id="1832" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/37 "/>
</bind>
</comp>

<comp id="1836" class="1004" name="or_ln306_fu_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="1" slack="0"/>
<pin id="1838" dir="0" index="1" bw="1" slack="1"/>
<pin id="1839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln306/37 "/>
</bind>
</comp>

<comp id="1841" class="1004" name="empty_fu_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="9" slack="0"/>
<pin id="1843" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/37 "/>
</bind>
</comp>

<comp id="1845" class="1004" name="tmp_14_fu_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="23" slack="0"/>
<pin id="1847" dir="0" index="1" bw="32" slack="0"/>
<pin id="1848" dir="0" index="2" bw="4" slack="0"/>
<pin id="1849" dir="0" index="3" bw="6" slack="0"/>
<pin id="1850" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/37 "/>
</bind>
</comp>

<comp id="1855" class="1004" name="tmp_15_fu_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="23" slack="0"/>
<pin id="1857" dir="0" index="1" bw="32" slack="0"/>
<pin id="1858" dir="0" index="2" bw="4" slack="0"/>
<pin id="1859" dir="0" index="3" bw="6" slack="0"/>
<pin id="1860" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/37 "/>
</bind>
</comp>

<comp id="1865" class="1004" name="empty_673_fu_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="1" slack="0"/>
<pin id="1867" dir="0" index="1" bw="23" slack="0"/>
<pin id="1868" dir="0" index="2" bw="23" slack="0"/>
<pin id="1869" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_673/37 "/>
</bind>
</comp>

<comp id="1873" class="1004" name="index_fu_1873">
<pin_list>
<pin id="1874" dir="0" index="0" bw="4" slack="0"/>
<pin id="1875" dir="0" index="1" bw="1" slack="11"/>
<pin id="1876" dir="0" index="2" bw="3" slack="8"/>
<pin id="1877" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="index/37 "/>
</bind>
</comp>

<comp id="1879" class="1004" name="sin_results_sign_fu_1879">
<pin_list>
<pin id="1880" dir="0" index="0" bw="1" slack="0"/>
<pin id="1881" dir="0" index="1" bw="4" slack="0"/>
<pin id="1882" dir="0" index="2" bw="1" slack="0"/>
<pin id="1883" dir="0" index="3" bw="4" slack="0"/>
<pin id="1884" dir="0" index="4" bw="1" slack="0"/>
<pin id="1885" dir="0" index="5" bw="4" slack="0"/>
<pin id="1886" dir="0" index="6" bw="1" slack="0"/>
<pin id="1887" dir="0" index="7" bw="4" slack="0"/>
<pin id="1888" dir="0" index="8" bw="1" slack="0"/>
<pin id="1889" dir="0" index="9" bw="4" slack="0"/>
<pin id="1890" dir="0" index="10" bw="1" slack="0"/>
<pin id="1891" dir="0" index="11" bw="4" slack="0"/>
<pin id="1892" dir="0" index="12" bw="1" slack="0"/>
<pin id="1893" dir="0" index="13" bw="4" slack="0"/>
<pin id="1894" dir="0" index="14" bw="1" slack="0"/>
<pin id="1895" dir="0" index="15" bw="4" slack="0"/>
<pin id="1896" dir="0" index="16" bw="1" slack="0"/>
<pin id="1897" dir="0" index="17" bw="4" slack="0"/>
<pin id="1898" dir="0" index="18" bw="1" slack="0"/>
<pin id="1899" dir="0" index="19" bw="4" slack="0"/>
<pin id="1900" dir="0" index="20" bw="1" slack="0"/>
<pin id="1901" dir="0" index="21" bw="4" slack="0"/>
<pin id="1902" dir="0" index="22" bw="1" slack="0"/>
<pin id="1903" dir="0" index="23" bw="4" slack="0"/>
<pin id="1904" dir="0" index="24" bw="1" slack="0"/>
<pin id="1905" dir="0" index="25" bw="4" slack="0"/>
<pin id="1906" dir="0" index="26" bw="1" slack="0"/>
<pin id="1907" dir="0" index="27" bw="4" slack="0"/>
<pin id="1908" dir="0" index="28" bw="1" slack="0"/>
<pin id="1909" dir="0" index="29" bw="4" slack="0"/>
<pin id="1910" dir="0" index="30" bw="1" slack="0"/>
<pin id="1911" dir="0" index="31" bw="4" slack="0"/>
<pin id="1912" dir="0" index="32" bw="1" slack="0"/>
<pin id="1913" dir="0" index="33" bw="1" slack="0"/>
<pin id="1914" dir="0" index="34" bw="4" slack="0"/>
<pin id="1915" dir="1" index="35" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sin_results_sign/37 "/>
</bind>
</comp>

<comp id="1951" class="1004" name="cos_results_sign_fu_1951">
<pin_list>
<pin id="1952" dir="0" index="0" bw="1" slack="0"/>
<pin id="1953" dir="0" index="1" bw="4" slack="0"/>
<pin id="1954" dir="0" index="2" bw="1" slack="0"/>
<pin id="1955" dir="0" index="3" bw="4" slack="0"/>
<pin id="1956" dir="0" index="4" bw="1" slack="0"/>
<pin id="1957" dir="0" index="5" bw="4" slack="0"/>
<pin id="1958" dir="0" index="6" bw="1" slack="0"/>
<pin id="1959" dir="0" index="7" bw="4" slack="0"/>
<pin id="1960" dir="0" index="8" bw="1" slack="0"/>
<pin id="1961" dir="0" index="9" bw="4" slack="0"/>
<pin id="1962" dir="0" index="10" bw="1" slack="0"/>
<pin id="1963" dir="0" index="11" bw="4" slack="0"/>
<pin id="1964" dir="0" index="12" bw="1" slack="0"/>
<pin id="1965" dir="0" index="13" bw="4" slack="0"/>
<pin id="1966" dir="0" index="14" bw="1" slack="0"/>
<pin id="1967" dir="0" index="15" bw="4" slack="0"/>
<pin id="1968" dir="0" index="16" bw="1" slack="0"/>
<pin id="1969" dir="0" index="17" bw="4" slack="0"/>
<pin id="1970" dir="0" index="18" bw="1" slack="0"/>
<pin id="1971" dir="0" index="19" bw="4" slack="0"/>
<pin id="1972" dir="0" index="20" bw="1" slack="0"/>
<pin id="1973" dir="0" index="21" bw="4" slack="0"/>
<pin id="1974" dir="0" index="22" bw="1" slack="0"/>
<pin id="1975" dir="0" index="23" bw="4" slack="0"/>
<pin id="1976" dir="0" index="24" bw="1" slack="0"/>
<pin id="1977" dir="0" index="25" bw="4" slack="0"/>
<pin id="1978" dir="0" index="26" bw="1" slack="0"/>
<pin id="1979" dir="0" index="27" bw="4" slack="0"/>
<pin id="1980" dir="0" index="28" bw="1" slack="0"/>
<pin id="1981" dir="0" index="29" bw="4" slack="0"/>
<pin id="1982" dir="0" index="30" bw="1" slack="0"/>
<pin id="1983" dir="0" index="31" bw="4" slack="0"/>
<pin id="1984" dir="0" index="32" bw="1" slack="0"/>
<pin id="1985" dir="0" index="33" bw="1" slack="0"/>
<pin id="1986" dir="0" index="34" bw="4" slack="0"/>
<pin id="1987" dir="1" index="35" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="cos_results_sign/37 "/>
</bind>
</comp>

<comp id="2023" class="1004" name="xor_ln186_fu_2023">
<pin_list>
<pin id="2024" dir="0" index="0" bw="1" slack="7"/>
<pin id="2025" dir="0" index="1" bw="1" slack="0"/>
<pin id="2026" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln186/37 "/>
</bind>
</comp>

<comp id="2028" class="1004" name="sin_results_sign_1_fu_2028">
<pin_list>
<pin id="2029" dir="0" index="0" bw="1" slack="0"/>
<pin id="2030" dir="0" index="1" bw="1" slack="0"/>
<pin id="2031" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sin_results_sign_1/37 "/>
</bind>
</comp>

<comp id="2034" class="1004" name="select_ln186_fu_2034">
<pin_list>
<pin id="2035" dir="0" index="0" bw="1" slack="7"/>
<pin id="2036" dir="0" index="1" bw="1" slack="0"/>
<pin id="2037" dir="0" index="2" bw="1" slack="0"/>
<pin id="2038" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186/37 "/>
</bind>
</comp>

<comp id="2041" class="1004" name="or_ln186_fu_2041">
<pin_list>
<pin id="2042" dir="0" index="0" bw="1" slack="7"/>
<pin id="2043" dir="0" index="1" bw="1" slack="0"/>
<pin id="2044" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln186/37 "/>
</bind>
</comp>

<comp id="2046" class="1004" name="sin_results_exp_fu_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="1" slack="0"/>
<pin id="2048" dir="0" index="1" bw="8" slack="0"/>
<pin id="2049" dir="0" index="2" bw="8" slack="0"/>
<pin id="2050" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sin_results_exp/37 "/>
</bind>
</comp>

<comp id="2054" class="1004" name="select_ln186_2_fu_2054">
<pin_list>
<pin id="2055" dir="0" index="0" bw="1" slack="7"/>
<pin id="2056" dir="0" index="1" bw="1" slack="0"/>
<pin id="2057" dir="0" index="2" bw="1" slack="0"/>
<pin id="2058" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186_2/37 "/>
</bind>
</comp>

<comp id="2061" class="1004" name="sin_results_sig_fu_2061">
<pin_list>
<pin id="2062" dir="0" index="0" bw="1" slack="0"/>
<pin id="2063" dir="0" index="1" bw="23" slack="0"/>
<pin id="2064" dir="0" index="2" bw="23" slack="0"/>
<pin id="2065" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sin_results_sig/37 "/>
</bind>
</comp>

<comp id="2069" class="1004" name="cos_results_sign_1_fu_2069">
<pin_list>
<pin id="2070" dir="0" index="0" bw="1" slack="0"/>
<pin id="2071" dir="0" index="1" bw="1" slack="0"/>
<pin id="2072" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="cos_results_sign_1/37 "/>
</bind>
</comp>

<comp id="2075" class="1004" name="sin_results_sign_2_fu_2075">
<pin_list>
<pin id="2076" dir="0" index="0" bw="1" slack="9"/>
<pin id="2077" dir="0" index="1" bw="1" slack="11"/>
<pin id="2078" dir="0" index="2" bw="1" slack="0"/>
<pin id="2079" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sin_results_sign_2/37 "/>
</bind>
</comp>

<comp id="2081" class="1004" name="sin_results_exp_1_fu_2081">
<pin_list>
<pin id="2082" dir="0" index="0" bw="1" slack="9"/>
<pin id="2083" dir="0" index="1" bw="1" slack="0"/>
<pin id="2084" dir="0" index="2" bw="8" slack="0"/>
<pin id="2085" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sin_results_exp_1/37 "/>
</bind>
</comp>

<comp id="2088" class="1004" name="sin_results_sig_1_fu_2088">
<pin_list>
<pin id="2089" dir="0" index="0" bw="1" slack="9"/>
<pin id="2090" dir="0" index="1" bw="1" slack="0"/>
<pin id="2091" dir="0" index="2" bw="23" slack="0"/>
<pin id="2092" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sin_results_sig_1/37 "/>
</bind>
</comp>

<comp id="2095" class="1004" name="not_and_ln179_fu_2095">
<pin_list>
<pin id="2096" dir="0" index="0" bw="1" slack="9"/>
<pin id="2097" dir="0" index="1" bw="1" slack="0"/>
<pin id="2098" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_and_ln179/37 "/>
</bind>
</comp>

<comp id="2100" class="1004" name="cos_results_sign_2_fu_2100">
<pin_list>
<pin id="2101" dir="0" index="0" bw="1" slack="0"/>
<pin id="2102" dir="0" index="1" bw="1" slack="0"/>
<pin id="2103" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="cos_results_sign_2/37 "/>
</bind>
</comp>

<comp id="2106" class="1004" name="cos_results_exp_1_fu_2106">
<pin_list>
<pin id="2107" dir="0" index="0" bw="1" slack="9"/>
<pin id="2108" dir="0" index="1" bw="8" slack="0"/>
<pin id="2109" dir="0" index="2" bw="1" slack="0"/>
<pin id="2110" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cos_results_exp_1/37 "/>
</bind>
</comp>

<comp id="2113" class="1004" name="empty_674_fu_2113">
<pin_list>
<pin id="2114" dir="0" index="0" bw="1" slack="9"/>
<pin id="2115" dir="0" index="1" bw="1" slack="7"/>
<pin id="2116" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_674/37 "/>
</bind>
</comp>

<comp id="2117" class="1004" name="cos_results_exp_2_fu_2117">
<pin_list>
<pin id="2118" dir="0" index="0" bw="1" slack="0"/>
<pin id="2119" dir="0" index="1" bw="8" slack="0"/>
<pin id="2120" dir="0" index="2" bw="7" slack="0"/>
<pin id="2121" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cos_results_exp_2/37 "/>
</bind>
</comp>

<comp id="2125" class="1004" name="cos_results_sig_1_cast_fu_2125">
<pin_list>
<pin id="2126" dir="0" index="0" bw="1" slack="0"/>
<pin id="2127" dir="0" index="1" bw="1" slack="0"/>
<pin id="2128" dir="0" index="2" bw="1" slack="0"/>
<pin id="2129" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cos_results_sig_1_cast/37 "/>
</bind>
</comp>

<comp id="2133" class="1004" name="cos_results_sig_1_fu_2133">
<pin_list>
<pin id="2134" dir="0" index="0" bw="1" slack="0"/>
<pin id="2135" dir="0" index="1" bw="23" slack="0"/>
<pin id="2136" dir="0" index="2" bw="23" slack="0"/>
<pin id="2137" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cos_results_sig_1/37 "/>
</bind>
</comp>

<comp id="2141" class="1004" name="tmp_9_fu_2141">
<pin_list>
<pin id="2142" dir="0" index="0" bw="1" slack="0"/>
<pin id="2143" dir="0" index="1" bw="3" slack="0"/>
<pin id="2144" dir="0" index="2" bw="1" slack="0"/>
<pin id="2145" dir="0" index="3" bw="3" slack="0"/>
<pin id="2146" dir="0" index="4" bw="1" slack="0"/>
<pin id="2147" dir="0" index="5" bw="3" slack="0"/>
<pin id="2148" dir="0" index="6" bw="1" slack="0"/>
<pin id="2149" dir="0" index="7" bw="3" slack="0"/>
<pin id="2150" dir="0" index="8" bw="1" slack="0"/>
<pin id="2151" dir="0" index="9" bw="3" slack="0"/>
<pin id="2152" dir="0" index="10" bw="1" slack="0"/>
<pin id="2153" dir="0" index="11" bw="3" slack="0"/>
<pin id="2154" dir="0" index="12" bw="1" slack="0"/>
<pin id="2155" dir="0" index="13" bw="3" slack="0"/>
<pin id="2156" dir="0" index="14" bw="1" slack="0"/>
<pin id="2157" dir="0" index="15" bw="3" slack="0"/>
<pin id="2158" dir="0" index="16" bw="1" slack="0"/>
<pin id="2159" dir="0" index="17" bw="1" slack="0"/>
<pin id="2160" dir="0" index="18" bw="3" slack="8"/>
<pin id="2161" dir="1" index="19" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_9/37 "/>
</bind>
</comp>

<comp id="2180" class="1004" name="tmp_11_fu_2180">
<pin_list>
<pin id="2181" dir="0" index="0" bw="32" slack="0"/>
<pin id="2182" dir="0" index="1" bw="4" slack="0"/>
<pin id="2183" dir="0" index="2" bw="32" slack="0"/>
<pin id="2184" dir="0" index="3" bw="4" slack="0"/>
<pin id="2185" dir="0" index="4" bw="32" slack="0"/>
<pin id="2186" dir="0" index="5" bw="4" slack="0"/>
<pin id="2187" dir="0" index="6" bw="32" slack="0"/>
<pin id="2188" dir="0" index="7" bw="4" slack="0"/>
<pin id="2189" dir="0" index="8" bw="32" slack="0"/>
<pin id="2190" dir="0" index="9" bw="4" slack="0"/>
<pin id="2191" dir="0" index="10" bw="32" slack="0"/>
<pin id="2192" dir="0" index="11" bw="4" slack="0"/>
<pin id="2193" dir="0" index="12" bw="32" slack="0"/>
<pin id="2194" dir="0" index="13" bw="4" slack="0"/>
<pin id="2195" dir="0" index="14" bw="32" slack="0"/>
<pin id="2196" dir="0" index="15" bw="4" slack="0"/>
<pin id="2197" dir="0" index="16" bw="32" slack="0"/>
<pin id="2198" dir="0" index="17" bw="32" slack="0"/>
<pin id="2199" dir="0" index="18" bw="4" slack="0"/>
<pin id="2200" dir="1" index="19" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_11/37 "/>
</bind>
</comp>

<comp id="2220" class="1004" name="t_5_fu_2220">
<pin_list>
<pin id="2221" dir="0" index="0" bw="32" slack="0"/>
<pin id="2222" dir="0" index="1" bw="1" slack="1"/>
<pin id="2223" dir="0" index="2" bw="8" slack="1"/>
<pin id="2224" dir="0" index="3" bw="23" slack="1"/>
<pin id="2225" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_5/38 "/>
</bind>
</comp>

<comp id="2227" class="1004" name="t_6_fu_2227">
<pin_list>
<pin id="2228" dir="0" index="0" bw="32" slack="0"/>
<pin id="2229" dir="0" index="1" bw="1" slack="1"/>
<pin id="2230" dir="0" index="2" bw="8" slack="1"/>
<pin id="2231" dir="0" index="3" bw="23" slack="1"/>
<pin id="2232" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_6/38 "/>
</bind>
</comp>

<comp id="2234" class="1004" name="s_out_fu_2234">
<pin_list>
<pin id="2235" dir="0" index="0" bw="32" slack="0"/>
<pin id="2236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="s_out/38 "/>
</bind>
</comp>

<comp id="2238" class="1004" name="c_out_fu_2238">
<pin_list>
<pin id="2239" dir="0" index="0" bw="32" slack="0"/>
<pin id="2240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="c_out/38 "/>
</bind>
</comp>

<comp id="2242" class="1004" name="s_out_2_fu_2242">
<pin_list>
<pin id="2243" dir="0" index="0" bw="1" slack="1"/>
<pin id="2244" dir="0" index="1" bw="32" slack="0"/>
<pin id="2245" dir="0" index="2" bw="32" slack="0"/>
<pin id="2246" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_out_2/38 "/>
</bind>
</comp>

<comp id="2249" class="1004" name="c_out_2_fu_2249">
<pin_list>
<pin id="2250" dir="0" index="0" bw="1" slack="1"/>
<pin id="2251" dir="0" index="1" bw="32" slack="0"/>
<pin id="2252" dir="0" index="2" bw="32" slack="0"/>
<pin id="2253" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_out_2/38 "/>
</bind>
</comp>

<comp id="2256" class="1004" name="muxLogicRAMAddr_to_in_0_load_fu_2256">
<pin_list>
<pin id="2257" dir="0" index="0" bw="6" slack="0"/>
<pin id="2258" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_0_load/38 "/>
</bind>
</comp>

<comp id="2260" class="1004" name="muxLogicRAMAddr_to_in_2_load_fu_2260">
<pin_list>
<pin id="2261" dir="0" index="0" bw="6" slack="0"/>
<pin id="2262" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_2_load/38 "/>
</bind>
</comp>

<comp id="2264" class="1004" name="muxLogicRAMAddr_to_in_4_load_fu_2264">
<pin_list>
<pin id="2265" dir="0" index="0" bw="6" slack="0"/>
<pin id="2266" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_4_load/38 "/>
</bind>
</comp>

<comp id="2268" class="1004" name="muxLogicRAMAddr_to_in_6_load_fu_2268">
<pin_list>
<pin id="2269" dir="0" index="0" bw="6" slack="0"/>
<pin id="2270" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_6_load/38 "/>
</bind>
</comp>

<comp id="2272" class="1004" name="muxLogicRAMAddr_to_in_8_load_fu_2272">
<pin_list>
<pin id="2273" dir="0" index="0" bw="6" slack="0"/>
<pin id="2274" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_8_load/38 "/>
</bind>
</comp>

<comp id="2276" class="1004" name="muxLogicRAMAddr_to_in_10_load_fu_2276">
<pin_list>
<pin id="2277" dir="0" index="0" bw="6" slack="0"/>
<pin id="2278" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_10_load/38 "/>
</bind>
</comp>

<comp id="2280" class="1004" name="muxLogicRAMAddr_to_in_12_load_fu_2280">
<pin_list>
<pin id="2281" dir="0" index="0" bw="6" slack="0"/>
<pin id="2282" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_12_load/38 "/>
</bind>
</comp>

<comp id="2284" class="1004" name="muxLogicRAMAddr_to_in_14_load_fu_2284">
<pin_list>
<pin id="2285" dir="0" index="0" bw="6" slack="0"/>
<pin id="2286" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_14_load/38 "/>
</bind>
</comp>

<comp id="2288" class="1004" name="muxLogicI0_to_mul7_fu_2288">
<pin_list>
<pin id="2289" dir="0" index="0" bw="32" slack="1"/>
<pin id="2290" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul7/38 "/>
</bind>
</comp>

<comp id="2291" class="1004" name="muxLogicI1_to_mul7_fu_2291">
<pin_list>
<pin id="2292" dir="0" index="0" bw="32" slack="0"/>
<pin id="2293" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul7/38 "/>
</bind>
</comp>

<comp id="2295" class="1004" name="muxLogicI0_to_mul2_fu_2295">
<pin_list>
<pin id="2296" dir="0" index="0" bw="32" slack="1"/>
<pin id="2297" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul2/38 "/>
</bind>
</comp>

<comp id="2298" class="1004" name="muxLogicI1_to_mul2_fu_2298">
<pin_list>
<pin id="2299" dir="0" index="0" bw="32" slack="0"/>
<pin id="2300" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul2/38 "/>
</bind>
</comp>

<comp id="2302" class="1004" name="tmp_10_fu_2302">
<pin_list>
<pin id="2303" dir="0" index="0" bw="32" slack="0"/>
<pin id="2304" dir="0" index="1" bw="4" slack="0"/>
<pin id="2305" dir="0" index="2" bw="32" slack="0"/>
<pin id="2306" dir="0" index="3" bw="4" slack="0"/>
<pin id="2307" dir="0" index="4" bw="32" slack="0"/>
<pin id="2308" dir="0" index="5" bw="4" slack="0"/>
<pin id="2309" dir="0" index="6" bw="32" slack="0"/>
<pin id="2310" dir="0" index="7" bw="4" slack="0"/>
<pin id="2311" dir="0" index="8" bw="32" slack="0"/>
<pin id="2312" dir="0" index="9" bw="4" slack="0"/>
<pin id="2313" dir="0" index="10" bw="32" slack="0"/>
<pin id="2314" dir="0" index="11" bw="4" slack="0"/>
<pin id="2315" dir="0" index="12" bw="32" slack="0"/>
<pin id="2316" dir="0" index="13" bw="4" slack="0"/>
<pin id="2317" dir="0" index="14" bw="32" slack="0"/>
<pin id="2318" dir="0" index="15" bw="4" slack="0"/>
<pin id="2319" dir="0" index="16" bw="32" slack="0"/>
<pin id="2320" dir="0" index="17" bw="32" slack="0"/>
<pin id="2321" dir="0" index="18" bw="4" slack="2"/>
<pin id="2322" dir="1" index="19" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_10/39 "/>
</bind>
</comp>

<comp id="2341" class="1004" name="muxLogicI0_to_sub_fu_2341">
<pin_list>
<pin id="2342" dir="0" index="0" bw="32" slack="0"/>
<pin id="2343" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_sub/39 "/>
</bind>
</comp>

<comp id="2345" class="1004" name="muxLogicI1_to_sub_fu_2345">
<pin_list>
<pin id="2346" dir="0" index="0" bw="32" slack="1"/>
<pin id="2347" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_sub/39 "/>
</bind>
</comp>

<comp id="2348" class="1004" name="muxLogicI2_to_sub_fu_2348">
<pin_list>
<pin id="2349" dir="0" index="0" bw="32" slack="0"/>
<pin id="2350" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_sub/39 "/>
</bind>
</comp>

<comp id="2352" class="1004" name="muxLogicI0_to_add_fu_2352">
<pin_list>
<pin id="2353" dir="0" index="0" bw="32" slack="0"/>
<pin id="2354" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_add/39 "/>
</bind>
</comp>

<comp id="2356" class="1004" name="muxLogicI1_to_add_fu_2356">
<pin_list>
<pin id="2357" dir="0" index="0" bw="32" slack="1"/>
<pin id="2358" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_add/39 "/>
</bind>
</comp>

<comp id="2359" class="1004" name="muxLogicI2_to_add_fu_2359">
<pin_list>
<pin id="2360" dir="0" index="0" bw="32" slack="0"/>
<pin id="2361" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_add/39 "/>
</bind>
</comp>

<comp id="2363" class="1004" name="zext_ln16_fu_2363">
<pin_list>
<pin id="2364" dir="0" index="0" bw="7" slack="4"/>
<pin id="2365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/41 "/>
</bind>
</comp>

<comp id="2374" class="1004" name="muxLogicRAMAddr_to_store_ln22_fu_2374">
<pin_list>
<pin id="2375" dir="0" index="0" bw="7" slack="0"/>
<pin id="2376" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln22/41 "/>
</bind>
</comp>

<comp id="2378" class="1004" name="muxLogicRAMAddr_to_store_ln23_fu_2378">
<pin_list>
<pin id="2379" dir="0" index="0" bw="7" slack="0"/>
<pin id="2380" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln23/41 "/>
</bind>
</comp>

<comp id="2382" class="1004" name="muxLogicRAMAddr_to_store_ln22_fu_2382">
<pin_list>
<pin id="2383" dir="0" index="0" bw="7" slack="0"/>
<pin id="2384" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln22/41 "/>
</bind>
</comp>

<comp id="2386" class="1004" name="muxLogicRAMAddr_to_store_ln23_fu_2386">
<pin_list>
<pin id="2387" dir="0" index="0" bw="7" slack="0"/>
<pin id="2388" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln23/41 "/>
</bind>
</comp>

<comp id="2390" class="1004" name="muxLogicRAMAddr_to_store_ln22_fu_2390">
<pin_list>
<pin id="2391" dir="0" index="0" bw="7" slack="0"/>
<pin id="2392" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln22/41 "/>
</bind>
</comp>

<comp id="2394" class="1004" name="muxLogicRAMAddr_to_store_ln23_fu_2394">
<pin_list>
<pin id="2395" dir="0" index="0" bw="7" slack="0"/>
<pin id="2396" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln23/41 "/>
</bind>
</comp>

<comp id="2398" class="1004" name="muxLogicRAMAddr_to_store_ln22_fu_2398">
<pin_list>
<pin id="2399" dir="0" index="0" bw="7" slack="0"/>
<pin id="2400" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln22/41 "/>
</bind>
</comp>

<comp id="2402" class="1004" name="muxLogicRAMAddr_to_store_ln23_fu_2402">
<pin_list>
<pin id="2403" dir="0" index="0" bw="7" slack="0"/>
<pin id="2404" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln23/41 "/>
</bind>
</comp>

<comp id="2406" class="1005" name="i_reg_2406">
<pin_list>
<pin id="2407" dir="0" index="0" bw="10" slack="0"/>
<pin id="2408" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="2413" class="1005" name="pos_read_reg_2413">
<pin_list>
<pin id="2414" dir="0" index="0" bw="32" slack="1"/>
<pin id="2415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pos_read "/>
</bind>
</comp>

<comp id="2418" class="1005" name="conv_reg_2418">
<pin_list>
<pin id="2419" dir="0" index="0" bw="32" slack="21"/>
<pin id="2420" dir="1" index="1" bw="32" slack="21"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="2424" class="1005" name="i_24_reg_2424">
<pin_list>
<pin id="2425" dir="0" index="0" bw="10" slack="1"/>
<pin id="2426" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_24 "/>
</bind>
</comp>

<comp id="2433" class="1005" name="icmp_ln16_reg_2433">
<pin_list>
<pin id="2434" dir="0" index="0" bw="1" slack="7"/>
<pin id="2435" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="2437" class="1005" name="trunc_ln16_1_reg_2437">
<pin_list>
<pin id="2438" dir="0" index="0" bw="3" slack="36"/>
<pin id="2439" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln16_1 "/>
</bind>
</comp>

<comp id="2441" class="1005" name="zext_ln18_reg_2441">
<pin_list>
<pin id="2442" dir="0" index="0" bw="32" slack="1"/>
<pin id="2443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="2446" class="1005" name="conv1_reg_2446">
<pin_list>
<pin id="2447" dir="0" index="0" bw="32" slack="1"/>
<pin id="2448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1 "/>
</bind>
</comp>

<comp id="2451" class="1005" name="mul_reg_2451">
<pin_list>
<pin id="2452" dir="0" index="0" bw="32" slack="1"/>
<pin id="2453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="2457" class="1005" name="y_assign_reg_2457">
<pin_list>
<pin id="2458" dir="0" index="0" bw="32" slack="1"/>
<pin id="2459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_assign "/>
</bind>
</comp>

<comp id="2462" class="1005" name="tmp_reg_2462">
<pin_list>
<pin id="2463" dir="0" index="0" bw="32" slack="1"/>
<pin id="2464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="2468" class="1005" name="val_reg_2468">
<pin_list>
<pin id="2469" dir="0" index="0" bw="32" slack="1"/>
<pin id="2470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="2473" class="1005" name="din_sign_reg_2473">
<pin_list>
<pin id="2474" dir="0" index="0" bw="1" slack="11"/>
<pin id="2475" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="din_sign "/>
</bind>
</comp>

<comp id="2479" class="1005" name="din_exp_reg_2479">
<pin_list>
<pin id="2480" dir="0" index="0" bw="8" slack="2"/>
<pin id="2481" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="din_exp "/>
</bind>
</comp>

<comp id="2486" class="1005" name="din_sig_reg_2486">
<pin_list>
<pin id="2487" dir="0" index="0" bw="23" slack="2"/>
<pin id="2488" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="din_sig "/>
</bind>
</comp>

<comp id="2492" class="1005" name="closepath_reg_2492">
<pin_list>
<pin id="2493" dir="0" index="0" bw="1" slack="3"/>
<pin id="2494" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="closepath "/>
</bind>
</comp>

<comp id="2498" class="1005" name="ref_4oPi_table_1001_addr_reg_2498">
<pin_list>
<pin id="2499" dir="0" index="0" bw="4" slack="1"/>
<pin id="2500" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ref_4oPi_table_1001_addr "/>
</bind>
</comp>

<comp id="2503" class="1005" name="trunc_ln379_reg_2503">
<pin_list>
<pin id="2504" dir="0" index="0" bw="4" slack="1"/>
<pin id="2505" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln379 "/>
</bind>
</comp>

<comp id="2508" class="1005" name="Med_reg_2508">
<pin_list>
<pin id="2509" dir="0" index="0" bw="80" slack="1"/>
<pin id="2510" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="Med "/>
</bind>
</comp>

<comp id="2514" class="1005" name="zext_ln468_reg_2514">
<pin_list>
<pin id="2515" dir="0" index="0" bw="80" slack="1"/>
<pin id="2516" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln468 "/>
</bind>
</comp>

<comp id="2519" class="1005" name="and_ln179_reg_2519">
<pin_list>
<pin id="2520" dir="0" index="0" bw="1" slack="8"/>
<pin id="2521" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="and_ln179 "/>
</bind>
</comp>

<comp id="2529" class="1005" name="k_reg_2529">
<pin_list>
<pin id="2530" dir="0" index="0" bw="3" slack="8"/>
<pin id="2531" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="2535" class="1005" name="Mx_bits_3_reg_2535">
<pin_list>
<pin id="2536" dir="0" index="0" bw="58" slack="1"/>
<pin id="2537" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="Mx_bits_3 "/>
</bind>
</comp>

<comp id="2540" class="1005" name="tmp_4_reg_2540">
<pin_list>
<pin id="2541" dir="0" index="0" bw="29" slack="1"/>
<pin id="2542" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="2545" class="1005" name="Ex_1_reg_2545">
<pin_list>
<pin id="2546" dir="0" index="0" bw="8" slack="1"/>
<pin id="2547" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Ex_1 "/>
</bind>
</comp>

<comp id="2552" class="1005" name="tmp_16_reg_2552">
<pin_list>
<pin id="2553" dir="0" index="0" bw="1" slack="1"/>
<pin id="2554" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="2558" class="1005" name="tmp_s_reg_2558">
<pin_list>
<pin id="2559" dir="0" index="0" bw="29" slack="1"/>
<pin id="2560" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="2564" class="1005" name="icmp_ln186_reg_2564">
<pin_list>
<pin id="2565" dir="0" index="0" bw="1" slack="7"/>
<pin id="2566" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln186 "/>
</bind>
</comp>

<comp id="2573" class="1005" name="B_reg_2573">
<pin_list>
<pin id="2574" dir="0" index="0" bw="22" slack="2"/>
<pin id="2575" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="2579" class="1005" name="A_reg_2579">
<pin_list>
<pin id="2580" dir="0" index="0" bw="7" slack="1"/>
<pin id="2581" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A "/>
</bind>
</comp>

<comp id="2584" class="1005" name="B_trunc_reg_2584">
<pin_list>
<pin id="2585" dir="0" index="0" bw="15" slack="1"/>
<pin id="2586" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="B_trunc "/>
</bind>
</comp>

<comp id="2589" class="1005" name="cos_K02_addr_reg_2589">
<pin_list>
<pin id="2590" dir="0" index="0" bw="7" slack="1"/>
<pin id="2591" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="cos_K02_addr "/>
</bind>
</comp>

<comp id="2594" class="1005" name="cos_K13_addr_reg_2594">
<pin_list>
<pin id="2595" dir="0" index="0" bw="7" slack="1"/>
<pin id="2596" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="cos_K13_addr "/>
</bind>
</comp>

<comp id="2599" class="1005" name="tmp_3_reg_2599">
<pin_list>
<pin id="2600" dir="0" index="0" bw="15" slack="1"/>
<pin id="2601" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="2605" class="1005" name="cos_K24_addr_reg_2605">
<pin_list>
<pin id="2606" dir="0" index="0" bw="7" slack="1"/>
<pin id="2607" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="cos_K24_addr "/>
</bind>
</comp>

<comp id="2610" class="1005" name="sin_K05_addr_reg_2610">
<pin_list>
<pin id="2611" dir="0" index="0" bw="7" slack="1"/>
<pin id="2612" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sin_K05_addr "/>
</bind>
</comp>

<comp id="2615" class="1005" name="sin_K16_addr_reg_2615">
<pin_list>
<pin id="2616" dir="0" index="0" bw="7" slack="1"/>
<pin id="2617" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sin_K16_addr "/>
</bind>
</comp>

<comp id="2620" class="1005" name="sin_K27_addr_reg_2620">
<pin_list>
<pin id="2621" dir="0" index="0" bw="7" slack="1"/>
<pin id="2622" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sin_K27_addr "/>
</bind>
</comp>

<comp id="2625" class="1005" name="trunc_ln1_reg_2625">
<pin_list>
<pin id="2626" dir="0" index="0" bw="27" slack="1"/>
<pin id="2627" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="2630" class="1005" name="tmp_2_reg_2630">
<pin_list>
<pin id="2631" dir="0" index="0" bw="21" slack="1"/>
<pin id="2632" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="2635" class="1005" name="tmp_6_reg_2635">
<pin_list>
<pin id="2636" dir="0" index="0" bw="13" slack="1"/>
<pin id="2637" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="2640" class="1005" name="trunc_ln2_reg_2640">
<pin_list>
<pin id="2641" dir="0" index="0" bw="20" slack="1"/>
<pin id="2642" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="2645" class="1005" name="trunc_ln3_reg_2645">
<pin_list>
<pin id="2646" dir="0" index="0" bw="12" slack="1"/>
<pin id="2647" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="2650" class="1005" name="trunc_ln4_reg_2650">
<pin_list>
<pin id="2651" dir="0" index="0" bw="28" slack="1"/>
<pin id="2652" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="2655" class="1005" name="add_ln75_1_reg_2655">
<pin_list>
<pin id="2656" dir="0" index="0" bw="27" slack="2"/>
<pin id="2657" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="add_ln75_1 "/>
</bind>
</comp>

<comp id="2660" class="1005" name="add_ln80_1_reg_2660">
<pin_list>
<pin id="2661" dir="0" index="0" bw="28" slack="1"/>
<pin id="2662" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="add_ln80_1 "/>
</bind>
</comp>

<comp id="2665" class="1005" name="zext_ln80_1_reg_2665">
<pin_list>
<pin id="2666" dir="0" index="0" bw="57" slack="1"/>
<pin id="2667" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln80_1 "/>
</bind>
</comp>

<comp id="2670" class="1005" name="zext_ln80_reg_2670">
<pin_list>
<pin id="2671" dir="0" index="0" bw="57" slack="1"/>
<pin id="2672" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln80 "/>
</bind>
</comp>

<comp id="2675" class="1005" name="zext_ln16_1_reg_2675">
<pin_list>
<pin id="2676" dir="0" index="0" bw="64" slack="2"/>
<pin id="2677" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln16_1 "/>
</bind>
</comp>

<comp id="2687" class="1005" name="cos_result_reg_2687">
<pin_list>
<pin id="2688" dir="0" index="0" bw="29" slack="1"/>
<pin id="2689" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="cos_result "/>
</bind>
</comp>

<comp id="2692" class="1005" name="trunc_ln276_reg_2692">
<pin_list>
<pin id="2693" dir="0" index="0" bw="13" slack="1"/>
<pin id="2694" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln276 "/>
</bind>
</comp>

<comp id="2697" class="1005" name="c_3_reg_2697">
<pin_list>
<pin id="2698" dir="0" index="0" bw="32" slack="1"/>
<pin id="2699" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_3 "/>
</bind>
</comp>

<comp id="2702" class="1005" name="trunc_ln281_reg_2702">
<pin_list>
<pin id="2703" dir="0" index="0" bw="6" slack="1"/>
<pin id="2704" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln281 "/>
</bind>
</comp>

<comp id="2708" class="1005" name="c_4_reg_2708">
<pin_list>
<pin id="2709" dir="0" index="0" bw="32" slack="1"/>
<pin id="2710" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_4 "/>
</bind>
</comp>

<comp id="2713" class="1005" name="trunc_ln281_2_reg_2713">
<pin_list>
<pin id="2714" dir="0" index="0" bw="6" slack="1"/>
<pin id="2715" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln281_2 "/>
</bind>
</comp>

<comp id="2719" class="1005" name="c_2_reg_2719">
<pin_list>
<pin id="2720" dir="0" index="0" bw="32" slack="1"/>
<pin id="2721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_2 "/>
</bind>
</comp>

<comp id="2724" class="1005" name="trunc_ln281_3_reg_2724">
<pin_list>
<pin id="2725" dir="0" index="0" bw="6" slack="1"/>
<pin id="2726" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln281_3 "/>
</bind>
</comp>

<comp id="2729" class="1005" name="trunc_ln6_reg_2729">
<pin_list>
<pin id="2730" dir="0" index="0" bw="27" slack="1"/>
<pin id="2731" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="2734" class="1005" name="icmp_ln306_reg_2734">
<pin_list>
<pin id="2735" dir="0" index="0" bw="1" slack="1"/>
<pin id="2736" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln306 "/>
</bind>
</comp>

<comp id="2739" class="1005" name="in_1_addr_reg_2739">
<pin_list>
<pin id="2740" dir="0" index="0" bw="6" slack="1"/>
<pin id="2741" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_1_addr "/>
</bind>
</comp>

<comp id="2744" class="1005" name="in_3_addr_reg_2744">
<pin_list>
<pin id="2745" dir="0" index="0" bw="6" slack="1"/>
<pin id="2746" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_3_addr "/>
</bind>
</comp>

<comp id="2749" class="1005" name="in_5_addr_reg_2749">
<pin_list>
<pin id="2750" dir="0" index="0" bw="6" slack="1"/>
<pin id="2751" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_5_addr "/>
</bind>
</comp>

<comp id="2754" class="1005" name="in_7_addr_reg_2754">
<pin_list>
<pin id="2755" dir="0" index="0" bw="6" slack="1"/>
<pin id="2756" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_7_addr "/>
</bind>
</comp>

<comp id="2759" class="1005" name="in_9_addr_reg_2759">
<pin_list>
<pin id="2760" dir="0" index="0" bw="6" slack="1"/>
<pin id="2761" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_9_addr "/>
</bind>
</comp>

<comp id="2764" class="1005" name="in_11_addr_reg_2764">
<pin_list>
<pin id="2765" dir="0" index="0" bw="6" slack="1"/>
<pin id="2766" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_11_addr "/>
</bind>
</comp>

<comp id="2769" class="1005" name="in_13_addr_reg_2769">
<pin_list>
<pin id="2770" dir="0" index="0" bw="6" slack="1"/>
<pin id="2771" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_13_addr "/>
</bind>
</comp>

<comp id="2774" class="1005" name="in_15_addr_reg_2774">
<pin_list>
<pin id="2775" dir="0" index="0" bw="6" slack="1"/>
<pin id="2776" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_15_addr "/>
</bind>
</comp>

<comp id="2779" class="1005" name="trunc_ln16_reg_2779">
<pin_list>
<pin id="2780" dir="0" index="0" bw="4" slack="1"/>
<pin id="2781" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln16 "/>
</bind>
</comp>

<comp id="2784" class="1005" name="lshr_ln1_reg_2784">
<pin_list>
<pin id="2785" dir="0" index="0" bw="7" slack="4"/>
<pin id="2786" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="lshr_ln1 "/>
</bind>
</comp>

<comp id="2789" class="1005" name="sin_results_sign_2_reg_2789">
<pin_list>
<pin id="2790" dir="0" index="0" bw="1" slack="1"/>
<pin id="2791" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sin_results_sign_2 "/>
</bind>
</comp>

<comp id="2794" class="1005" name="sin_results_exp_1_reg_2794">
<pin_list>
<pin id="2795" dir="0" index="0" bw="8" slack="1"/>
<pin id="2796" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sin_results_exp_1 "/>
</bind>
</comp>

<comp id="2799" class="1005" name="sin_results_sig_1_reg_2799">
<pin_list>
<pin id="2800" dir="0" index="0" bw="23" slack="1"/>
<pin id="2801" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sin_results_sig_1 "/>
</bind>
</comp>

<comp id="2804" class="1005" name="cos_results_sign_2_reg_2804">
<pin_list>
<pin id="2805" dir="0" index="0" bw="1" slack="1"/>
<pin id="2806" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cos_results_sign_2 "/>
</bind>
</comp>

<comp id="2809" class="1005" name="cos_results_exp_2_reg_2809">
<pin_list>
<pin id="2810" dir="0" index="0" bw="8" slack="1"/>
<pin id="2811" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cos_results_exp_2 "/>
</bind>
</comp>

<comp id="2814" class="1005" name="cos_results_sig_1_reg_2814">
<pin_list>
<pin id="2815" dir="0" index="0" bw="23" slack="1"/>
<pin id="2816" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="cos_results_sig_1 "/>
</bind>
</comp>

<comp id="2819" class="1005" name="tmp_9_reg_2819">
<pin_list>
<pin id="2820" dir="0" index="0" bw="1" slack="1"/>
<pin id="2821" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="2825" class="1005" name="tmp_11_reg_2825">
<pin_list>
<pin id="2826" dir="0" index="0" bw="32" slack="1"/>
<pin id="2827" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="2833" class="1005" name="s_out_2_reg_2833">
<pin_list>
<pin id="2834" dir="0" index="0" bw="32" slack="1"/>
<pin id="2835" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_out_2 "/>
</bind>
</comp>

<comp id="2840" class="1005" name="c_out_2_reg_2840">
<pin_list>
<pin id="2841" dir="0" index="0" bw="32" slack="1"/>
<pin id="2842" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_out_2 "/>
</bind>
</comp>

<comp id="2847" class="1005" name="in_0_addr_reg_2847">
<pin_list>
<pin id="2848" dir="0" index="0" bw="6" slack="1"/>
<pin id="2849" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_0_addr "/>
</bind>
</comp>

<comp id="2852" class="1005" name="in_2_addr_reg_2852">
<pin_list>
<pin id="2853" dir="0" index="0" bw="6" slack="1"/>
<pin id="2854" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_2_addr "/>
</bind>
</comp>

<comp id="2857" class="1005" name="in_4_addr_reg_2857">
<pin_list>
<pin id="2858" dir="0" index="0" bw="6" slack="1"/>
<pin id="2859" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_4_addr "/>
</bind>
</comp>

<comp id="2862" class="1005" name="in_6_addr_reg_2862">
<pin_list>
<pin id="2863" dir="0" index="0" bw="6" slack="1"/>
<pin id="2864" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_6_addr "/>
</bind>
</comp>

<comp id="2867" class="1005" name="in_8_addr_reg_2867">
<pin_list>
<pin id="2868" dir="0" index="0" bw="6" slack="1"/>
<pin id="2869" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_8_addr "/>
</bind>
</comp>

<comp id="2872" class="1005" name="in_10_addr_reg_2872">
<pin_list>
<pin id="2873" dir="0" index="0" bw="6" slack="1"/>
<pin id="2874" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_10_addr "/>
</bind>
</comp>

<comp id="2877" class="1005" name="in_12_addr_reg_2877">
<pin_list>
<pin id="2878" dir="0" index="0" bw="6" slack="1"/>
<pin id="2879" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_12_addr "/>
</bind>
</comp>

<comp id="2882" class="1005" name="in_14_addr_reg_2882">
<pin_list>
<pin id="2883" dir="0" index="0" bw="6" slack="1"/>
<pin id="2884" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_14_addr "/>
</bind>
</comp>

<comp id="2887" class="1005" name="tmp_10_reg_2887">
<pin_list>
<pin id="2888" dir="0" index="0" bw="32" slack="1"/>
<pin id="2889" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="2893" class="1005" name="mul7_reg_2893">
<pin_list>
<pin id="2894" dir="0" index="0" bw="32" slack="1"/>
<pin id="2895" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul7 "/>
</bind>
</comp>

<comp id="2898" class="1005" name="mul2_reg_2898">
<pin_list>
<pin id="2899" dir="0" index="0" bw="32" slack="1"/>
<pin id="2900" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="357"><net_src comp="68" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="70" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="48" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="54" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="126" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="364" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="382"><net_src comp="56" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="126" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="389"><net_src comp="377" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="395"><net_src comp="58" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="126" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="390" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="408"><net_src comp="60" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="126" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="415"><net_src comp="403" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="421"><net_src comp="62" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="126" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="428"><net_src comp="416" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="434"><net_src comp="64" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="126" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="441"><net_src comp="429" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="447"><net_src comp="66" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="126" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="454"><net_src comp="442" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="460"><net_src comp="18" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="126" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="467"><net_src comp="22" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="126" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="474"><net_src comp="26" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="126" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="481"><net_src comp="30" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="126" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="488"><net_src comp="34" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="126" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="495"><net_src comp="38" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="126" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="502"><net_src comp="42" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="126" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="509"><net_src comp="46" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="126" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="516"><net_src comp="455" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="522"><net_src comp="462" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="528"><net_src comp="469" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="534"><net_src comp="476" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="540"><net_src comp="483" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="546"><net_src comp="490" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="552"><net_src comp="497" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="558"><net_src comp="504" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="564"><net_src comp="16" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="126" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="571"><net_src comp="20" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="126" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="578"><net_src comp="24" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="126" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="585"><net_src comp="28" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="126" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="592"><net_src comp="32" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="126" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="599"><net_src comp="36" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="126" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="606"><net_src comp="40" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="126" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="613"><net_src comp="44" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="126" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="620"><net_src comp="559" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="626"><net_src comp="566" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="632"><net_src comp="573" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="638"><net_src comp="580" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="644"><net_src comp="587" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="650"><net_src comp="594" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="656"><net_src comp="601" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="662"><net_src comp="608" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="668"><net_src comp="0" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="126" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="675"><net_src comp="4" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="126" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="682"><net_src comp="8" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="126" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="689"><net_src comp="12" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="126" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="696"><net_src comp="2" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="126" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="703"><net_src comp="6" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="126" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="710"><net_src comp="10" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="126" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="717"><net_src comp="14" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="126" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="724"><net_src comp="677" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="730"><net_src comp="705" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="736"><net_src comp="670" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="742"><net_src comp="698" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="748"><net_src comp="663" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="754"><net_src comp="691" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="760"><net_src comp="684" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="766"><net_src comp="712" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="773"><net_src comp="104" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="50" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="775"><net_src comp="52" pin="0"/><net_sink comp="767" pin=3"/></net>

<net id="780"><net_src comp="100" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="785"><net_src comp="102" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="801"><net_src comp="358" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="808"><net_src comp="802" pin="4"/><net_sink comp="725" pin=1"/></net>

<net id="809"><net_src comp="802" pin="4"/><net_sink comp="737" pin=1"/></net>

<net id="810"><net_src comp="802" pin="4"/><net_sink comp="749" pin=1"/></net>

<net id="811"><net_src comp="802" pin="4"/><net_sink comp="761" pin=1"/></net>

<net id="812"><net_src comp="324" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="819"><net_src comp="813" pin="4"/><net_sink comp="719" pin=1"/></net>

<net id="820"><net_src comp="813" pin="4"/><net_sink comp="731" pin=1"/></net>

<net id="821"><net_src comp="813" pin="4"/><net_sink comp="743" pin=1"/></net>

<net id="822"><net_src comp="813" pin="4"/><net_sink comp="755" pin=1"/></net>

<net id="823"><net_src comp="322" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="835"><net_src comp="813" pin="4"/><net_sink comp="832" pin=0"/></net>

<net id="839"><net_src comp="802" pin="4"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="358" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="848"><net_src comp="72" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="856"><net_src comp="849" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="90" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="849" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="92" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="858" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="878"><net_src comp="872" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="883"><net_src comp="875" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="890"><net_src comp="869" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="94" pin="0"/><net_sink comp="884" pin=1"/></net>

<net id="892"><net_src comp="96" pin="0"/><net_sink comp="884" pin=2"/></net>

<net id="893"><net_src comp="98" pin="0"/><net_sink comp="884" pin=3"/></net>

<net id="897"><net_src comp="798" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="901"><net_src comp="100" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="908"><net_src comp="102" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="923"><net_src comp="106" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="924"><net_src comp="915" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="925"><net_src comp="108" pin="0"/><net_sink comp="918" pin=2"/></net>

<net id="931"><net_src comp="110" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="932"><net_src comp="915" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="933"><net_src comp="112" pin="0"/><net_sink comp="926" pin=2"/></net>

<net id="937"><net_src comp="915" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="942"><net_src comp="926" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="114" pin="0"/><net_sink comp="938" pin=1"/></net>

<net id="948"><net_src comp="926" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="116" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="955"><net_src comp="938" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="956"><net_src comp="118" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="957"><net_src comp="944" pin="2"/><net_sink comp="950" pin=2"/></net>

<net id="964"><net_src comp="120" pin="0"/><net_sink comp="958" pin=0"/></net>

<net id="965"><net_src comp="950" pin="3"/><net_sink comp="958" pin=1"/></net>

<net id="966"><net_src comp="122" pin="0"/><net_sink comp="958" pin=2"/></net>

<net id="967"><net_src comp="124" pin="0"/><net_sink comp="958" pin=3"/></net>

<net id="971"><net_src comp="958" pin="4"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="976"><net_src comp="364" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="980"><net_src comp="950" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="988"><net_src comp="371" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="981" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="995"><net_src comp="128" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="996"><net_src comp="984" pin="2"/><net_sink comp="990" pin=1"/></net>

<net id="997"><net_src comp="130" pin="0"/><net_sink comp="990" pin=2"/></net>

<net id="1003"><net_src comp="132" pin="0"/><net_sink comp="998" pin=0"/></net>

<net id="1004"><net_src comp="76" pin="0"/><net_sink comp="998" pin=1"/></net>

<net id="1008"><net_src comp="998" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="1016"><net_src comp="1005" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1021"><net_src comp="134" pin="0"/><net_sink comp="1017" pin=1"/></net>

<net id="1026"><net_src comp="136" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1031"><net_src comp="1017" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="1022" pin="2"/><net_sink comp="1027" pin=1"/></net>

<net id="1039"><net_src comp="138" pin="0"/><net_sink comp="1033" pin=0"/></net>

<net id="1040"><net_src comp="828" pin="2"/><net_sink comp="1033" pin=1"/></net>

<net id="1041"><net_src comp="140" pin="0"/><net_sink comp="1033" pin=2"/></net>

<net id="1042"><net_src comp="142" pin="0"/><net_sink comp="1033" pin=3"/></net>

<net id="1049"><net_src comp="144" pin="0"/><net_sink comp="1043" pin=0"/></net>

<net id="1050"><net_src comp="828" pin="2"/><net_sink comp="1043" pin=1"/></net>

<net id="1051"><net_src comp="146" pin="0"/><net_sink comp="1043" pin=2"/></net>

<net id="1052"><net_src comp="148" pin="0"/><net_sink comp="1043" pin=3"/></net>

<net id="1058"><net_src comp="94" pin="0"/><net_sink comp="1053" pin=1"/></net>

<net id="1059"><net_src comp="1043" pin="4"/><net_sink comp="1053" pin=2"/></net>

<net id="1063"><net_src comp="1053" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1068"><net_src comp="150" pin="0"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="1033" pin="4"/><net_sink comp="1064" pin=1"/></net>

<net id="1075"><net_src comp="1060" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1076"><net_src comp="1064" pin="2"/><net_sink comp="1070" pin=1"/></net>

<net id="1077"><net_src comp="1033" pin="4"/><net_sink comp="1070" pin=2"/></net>

<net id="1083"><net_src comp="152" pin="0"/><net_sink comp="1078" pin=0"/></net>

<net id="1084"><net_src comp="1070" pin="3"/><net_sink comp="1078" pin=1"/></net>

<net id="1085"><net_src comp="154" pin="0"/><net_sink comp="1078" pin=2"/></net>

<net id="1090"><net_src comp="156" pin="0"/><net_sink comp="1086" pin=1"/></net>

<net id="1096"><net_src comp="1086" pin="2"/><net_sink comp="1091" pin=1"/></net>

<net id="1097"><net_src comp="134" pin="0"/><net_sink comp="1091" pin=2"/></net>

<net id="1103"><net_src comp="158" pin="0"/><net_sink comp="1098" pin=0"/></net>

<net id="1104"><net_src comp="76" pin="0"/><net_sink comp="1098" pin=2"/></net>

<net id="1110"><net_src comp="160" pin="0"/><net_sink comp="1105" pin=0"/></net>

<net id="1111"><net_src comp="1098" pin="3"/><net_sink comp="1105" pin=1"/></net>

<net id="1112"><net_src comp="162" pin="0"/><net_sink comp="1105" pin=2"/></net>

<net id="1116"><net_src comp="1105" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1121"><net_src comp="1113" pin="1"/><net_sink comp="1117" pin=1"/></net>

<net id="1125"><net_src comp="1105" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1130"><net_src comp="1091" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1131"><net_src comp="1122" pin="1"/><net_sink comp="1126" pin=1"/></net>

<net id="1137"><net_src comp="164" pin="0"/><net_sink comp="1132" pin=0"/></net>

<net id="1138"><net_src comp="1126" pin="2"/><net_sink comp="1132" pin=1"/></net>

<net id="1139"><net_src comp="124" pin="0"/><net_sink comp="1132" pin=2"/></net>

<net id="1146"><net_src comp="166" pin="0"/><net_sink comp="1140" pin=0"/></net>

<net id="1147"><net_src comp="1117" pin="2"/><net_sink comp="1140" pin=1"/></net>

<net id="1148"><net_src comp="154" pin="0"/><net_sink comp="1140" pin=2"/></net>

<net id="1149"><net_src comp="168" pin="0"/><net_sink comp="1140" pin=3"/></net>

<net id="1154"><net_src comp="170" pin="0"/><net_sink comp="1150" pin=1"/></net>

<net id="1159"><net_src comp="134" pin="0"/><net_sink comp="1155" pin=0"/></net>

<net id="1165"><net_src comp="1155" pin="2"/><net_sink comp="1160" pin=1"/></net>

<net id="1169"><net_src comp="1160" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1177"><net_src comp="1170" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1178"><net_src comp="1166" pin="1"/><net_sink comp="1173" pin=1"/></net>

<net id="1183"><net_src comp="1170" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1184"><net_src comp="1166" pin="1"/><net_sink comp="1179" pin=1"/></net>

<net id="1190"><net_src comp="1173" pin="2"/><net_sink comp="1185" pin=1"/></net>

<net id="1191"><net_src comp="1179" pin="2"/><net_sink comp="1185" pin=2"/></net>

<net id="1195"><net_src comp="1185" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1202"><net_src comp="172" pin="0"/><net_sink comp="1196" pin=0"/></net>

<net id="1203"><net_src comp="1185" pin="3"/><net_sink comp="1196" pin=1"/></net>

<net id="1204"><net_src comp="174" pin="0"/><net_sink comp="1196" pin=2"/></net>

<net id="1205"><net_src comp="176" pin="0"/><net_sink comp="1196" pin=3"/></net>

<net id="1212"><net_src comp="178" pin="0"/><net_sink comp="1206" pin=0"/></net>

<net id="1213"><net_src comp="1185" pin="3"/><net_sink comp="1206" pin=1"/></net>

<net id="1214"><net_src comp="124" pin="0"/><net_sink comp="1206" pin=2"/></net>

<net id="1215"><net_src comp="180" pin="0"/><net_sink comp="1206" pin=3"/></net>

<net id="1222"><net_src comp="1216" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1226"><net_src comp="1216" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1231"><net_src comp="1216" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1232"><net_src comp="1216" pin="1"/><net_sink comp="1227" pin=1"/></net>

<net id="1236"><net_src comp="1233" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="1238"><net_src comp="1233" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="1239"><net_src comp="1233" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1240"><net_src comp="1233" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="1241"><net_src comp="1233" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="1245"><net_src comp="377" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1249"><net_src comp="390" pin="3"/><net_sink comp="1246" pin=0"/></net>

<net id="1256"><net_src comp="182" pin="0"/><net_sink comp="1250" pin=0"/></net>

<net id="1257"><net_src comp="1227" pin="2"/><net_sink comp="1250" pin=1"/></net>

<net id="1258"><net_src comp="184" pin="0"/><net_sink comp="1250" pin=2"/></net>

<net id="1259"><net_src comp="154" pin="0"/><net_sink comp="1250" pin=3"/></net>

<net id="1263"><net_src comp="403" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1267"><net_src comp="416" pin="3"/><net_sink comp="1264" pin=0"/></net>

<net id="1271"><net_src comp="429" pin="3"/><net_sink comp="1268" pin=0"/></net>

<net id="1275"><net_src comp="442" pin="3"/><net_sink comp="1272" pin=0"/></net>

<net id="1282"><net_src comp="186" pin="0"/><net_sink comp="1276" pin=0"/></net>

<net id="1283"><net_src comp="384" pin="3"/><net_sink comp="1276" pin=1"/></net>

<net id="1284"><net_src comp="68" pin="0"/><net_sink comp="1276" pin=2"/></net>

<net id="1285"><net_src comp="188" pin="0"/><net_sink comp="1276" pin=3"/></net>

<net id="1292"><net_src comp="397" pin="3"/><net_sink comp="1289" pin=0"/></net>

<net id="1296"><net_src comp="1289" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1300"><net_src comp="1286" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1305"><net_src comp="1289" pin="1"/><net_sink comp="1301" pin=0"/></net>

<net id="1306"><net_src comp="1286" pin="1"/><net_sink comp="1301" pin=1"/></net>

<net id="1313"><net_src comp="190" pin="0"/><net_sink comp="1307" pin=0"/></net>

<net id="1314"><net_src comp="1301" pin="2"/><net_sink comp="1307" pin=1"/></net>

<net id="1315"><net_src comp="112" pin="0"/><net_sink comp="1307" pin=2"/></net>

<net id="1316"><net_src comp="192" pin="0"/><net_sink comp="1307" pin=3"/></net>

<net id="1323"><net_src comp="410" pin="3"/><net_sink comp="1320" pin=0"/></net>

<net id="1327"><net_src comp="1317" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1331"><net_src comp="1320" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1336"><net_src comp="1317" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1337"><net_src comp="1320" pin="1"/><net_sink comp="1332" pin=1"/></net>

<net id="1344"><net_src comp="194" pin="0"/><net_sink comp="1338" pin=0"/></net>

<net id="1345"><net_src comp="1332" pin="2"/><net_sink comp="1338" pin=1"/></net>

<net id="1346"><net_src comp="196" pin="0"/><net_sink comp="1338" pin=2"/></net>

<net id="1347"><net_src comp="176" pin="0"/><net_sink comp="1338" pin=3"/></net>

<net id="1354"><net_src comp="436" pin="3"/><net_sink comp="1351" pin=0"/></net>

<net id="1358"><net_src comp="1348" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1362"><net_src comp="1351" pin="1"/><net_sink comp="1359" pin=0"/></net>

<net id="1367"><net_src comp="1348" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="1368"><net_src comp="1351" pin="1"/><net_sink comp="1363" pin=1"/></net>

<net id="1375"><net_src comp="198" pin="0"/><net_sink comp="1369" pin=0"/></net>

<net id="1376"><net_src comp="1363" pin="2"/><net_sink comp="1369" pin=1"/></net>

<net id="1377"><net_src comp="112" pin="0"/><net_sink comp="1369" pin=2"/></net>

<net id="1378"><net_src comp="200" pin="0"/><net_sink comp="1369" pin=3"/></net>

<net id="1385"><net_src comp="449" pin="3"/><net_sink comp="1382" pin=0"/></net>

<net id="1389"><net_src comp="1379" pin="1"/><net_sink comp="1386" pin=0"/></net>

<net id="1393"><net_src comp="1382" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="1398"><net_src comp="1379" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="1399"><net_src comp="1382" pin="1"/><net_sink comp="1394" pin=1"/></net>

<net id="1406"><net_src comp="202" pin="0"/><net_sink comp="1400" pin=0"/></net>

<net id="1407"><net_src comp="1394" pin="2"/><net_sink comp="1400" pin=1"/></net>

<net id="1408"><net_src comp="196" pin="0"/><net_sink comp="1400" pin=2"/></net>

<net id="1409"><net_src comp="188" pin="0"/><net_sink comp="1400" pin=3"/></net>

<net id="1416"><net_src comp="204" pin="0"/><net_sink comp="1410" pin=0"/></net>

<net id="1417"><net_src comp="423" pin="3"/><net_sink comp="1410" pin=1"/></net>

<net id="1418"><net_src comp="68" pin="0"/><net_sink comp="1410" pin=2"/></net>

<net id="1419"><net_src comp="176" pin="0"/><net_sink comp="1410" pin=3"/></net>

<net id="1430"><net_src comp="1423" pin="1"/><net_sink comp="1426" pin=1"/></net>

<net id="1435"><net_src comp="1426" pin="2"/><net_sink comp="1431" pin=0"/></net>

<net id="1436"><net_src comp="1420" pin="1"/><net_sink comp="1431" pin=1"/></net>

<net id="1447"><net_src comp="1437" pin="1"/><net_sink comp="1443" pin=0"/></net>

<net id="1448"><net_src comp="1440" pin="1"/><net_sink comp="1443" pin=1"/></net>

<net id="1452"><net_src comp="1443" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1457"><net_src comp="1449" pin="1"/><net_sink comp="1453" pin=0"/></net>

<net id="1461"><net_src comp="1458" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1465"><net_src comp="1462" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="1469"><net_src comp="1458" pin="1"/><net_sink comp="1466" pin=0"/></net>

<net id="1473"><net_src comp="1462" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1480"><net_src comp="206" pin="0"/><net_sink comp="1474" pin=0"/></net>

<net id="1481"><net_src comp="122" pin="0"/><net_sink comp="1474" pin=2"/></net>

<net id="1482"><net_src comp="208" pin="0"/><net_sink comp="1474" pin=3"/></net>

<net id="1486"><net_src comp="1474" pin="4"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="1488"><net_src comp="1483" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="1489"><net_src comp="1483" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="1490"><net_src comp="1483" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="1491"><net_src comp="1483" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="1492"><net_src comp="1483" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="1493"><net_src comp="1483" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="1494"><net_src comp="1483" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="1502"><net_src comp="210" pin="0"/><net_sink comp="1498" pin=0"/></net>

<net id="1503"><net_src comp="1495" pin="1"/><net_sink comp="1498" pin=1"/></net>

<net id="1510"><net_src comp="212" pin="0"/><net_sink comp="1504" pin=0"/></net>

<net id="1511"><net_src comp="824" pin="2"/><net_sink comp="1504" pin=1"/></net>

<net id="1512"><net_src comp="154" pin="0"/><net_sink comp="1504" pin=2"/></net>

<net id="1513"><net_src comp="214" pin="0"/><net_sink comp="1504" pin=3"/></net>

<net id="1519"><net_src comp="216" pin="0"/><net_sink comp="1514" pin=0"/></net>

<net id="1520"><net_src comp="1498" pin="2"/><net_sink comp="1514" pin=1"/></net>

<net id="1521"><net_src comp="218" pin="0"/><net_sink comp="1514" pin=2"/></net>

<net id="1527"><net_src comp="220" pin="0"/><net_sink comp="1522" pin=0"/></net>

<net id="1528"><net_src comp="1514" pin="3"/><net_sink comp="1522" pin=1"/></net>

<net id="1529"><net_src comp="222" pin="0"/><net_sink comp="1522" pin=2"/></net>

<net id="1533"><net_src comp="1498" pin="2"/><net_sink comp="1530" pin=0"/></net>

<net id="1539"><net_src comp="224" pin="0"/><net_sink comp="1534" pin=0"/></net>

<net id="1540"><net_src comp="1522" pin="3"/><net_sink comp="1534" pin=1"/></net>

<net id="1541"><net_src comp="162" pin="0"/><net_sink comp="1534" pin=2"/></net>

<net id="1545"><net_src comp="1534" pin="3"/><net_sink comp="1542" pin=0"/></net>

<net id="1552"><net_src comp="226" pin="0"/><net_sink comp="1546" pin=0"/></net>

<net id="1553"><net_src comp="824" pin="2"/><net_sink comp="1546" pin=1"/></net>

<net id="1554"><net_src comp="200" pin="0"/><net_sink comp="1546" pin=2"/></net>

<net id="1555"><net_src comp="214" pin="0"/><net_sink comp="1546" pin=3"/></net>

<net id="1561"><net_src comp="228" pin="0"/><net_sink comp="1556" pin=0"/></net>

<net id="1562"><net_src comp="1546" pin="4"/><net_sink comp="1556" pin=1"/></net>

<net id="1563"><net_src comp="222" pin="0"/><net_sink comp="1556" pin=2"/></net>

<net id="1567"><net_src comp="1556" pin="3"/><net_sink comp="1564" pin=0"/></net>

<net id="1574"><net_src comp="230" pin="0"/><net_sink comp="1568" pin=0"/></net>

<net id="1575"><net_src comp="824" pin="2"/><net_sink comp="1568" pin=1"/></net>

<net id="1576"><net_src comp="154" pin="0"/><net_sink comp="1568" pin=2"/></net>

<net id="1577"><net_src comp="232" pin="0"/><net_sink comp="1568" pin=3"/></net>

<net id="1583"><net_src comp="234" pin="0"/><net_sink comp="1578" pin=0"/></net>

<net id="1584"><net_src comp="1568" pin="4"/><net_sink comp="1578" pin=1"/></net>

<net id="1585"><net_src comp="236" pin="0"/><net_sink comp="1578" pin=2"/></net>

<net id="1591"><net_src comp="224" pin="0"/><net_sink comp="1586" pin=0"/></net>

<net id="1592"><net_src comp="1564" pin="1"/><net_sink comp="1586" pin=1"/></net>

<net id="1593"><net_src comp="162" pin="0"/><net_sink comp="1586" pin=2"/></net>

<net id="1597"><net_src comp="1586" pin="3"/><net_sink comp="1594" pin=0"/></net>

<net id="1603"><net_src comp="224" pin="0"/><net_sink comp="1598" pin=0"/></net>

<net id="1604"><net_src comp="1578" pin="3"/><net_sink comp="1598" pin=1"/></net>

<net id="1605"><net_src comp="162" pin="0"/><net_sink comp="1598" pin=2"/></net>

<net id="1609"><net_src comp="1598" pin="3"/><net_sink comp="1606" pin=0"/></net>

<net id="1616"><net_src comp="238" pin="0"/><net_sink comp="1610" pin=0"/></net>

<net id="1617"><net_src comp="824" pin="2"/><net_sink comp="1610" pin=1"/></net>

<net id="1618"><net_src comp="154" pin="0"/><net_sink comp="1610" pin=2"/></net>

<net id="1619"><net_src comp="240" pin="0"/><net_sink comp="1610" pin=3"/></net>

<net id="1624"><net_src comp="1504" pin="4"/><net_sink comp="1620" pin=0"/></net>

<net id="1625"><net_src comp="242" pin="0"/><net_sink comp="1620" pin=1"/></net>

<net id="1629"><net_src comp="455" pin="3"/><net_sink comp="1626" pin=0"/></net>

<net id="1633"><net_src comp="462" pin="3"/><net_sink comp="1630" pin=0"/></net>

<net id="1637"><net_src comp="469" pin="3"/><net_sink comp="1634" pin=0"/></net>

<net id="1641"><net_src comp="476" pin="3"/><net_sink comp="1638" pin=0"/></net>

<net id="1645"><net_src comp="483" pin="3"/><net_sink comp="1642" pin=0"/></net>

<net id="1649"><net_src comp="490" pin="3"/><net_sink comp="1646" pin=0"/></net>

<net id="1653"><net_src comp="497" pin="3"/><net_sink comp="1650" pin=0"/></net>

<net id="1657"><net_src comp="504" pin="3"/><net_sink comp="1654" pin=0"/></net>

<net id="1667"><net_src comp="244" pin="0"/><net_sink comp="1661" pin=0"/></net>

<net id="1668"><net_src comp="246" pin="0"/><net_sink comp="1661" pin=2"/></net>

<net id="1669"><net_src comp="208" pin="0"/><net_sink comp="1661" pin=3"/></net>

<net id="1675"><net_src comp="234" pin="0"/><net_sink comp="1670" pin=0"/></net>

<net id="1676"><net_src comp="236" pin="0"/><net_sink comp="1670" pin=2"/></net>

<net id="1682"><net_src comp="224" pin="0"/><net_sink comp="1677" pin=0"/></net>

<net id="1683"><net_src comp="1670" pin="3"/><net_sink comp="1677" pin=1"/></net>

<net id="1684"><net_src comp="162" pin="0"/><net_sink comp="1677" pin=2"/></net>

<net id="1688"><net_src comp="1677" pin="3"/><net_sink comp="1685" pin=0"/></net>

<net id="1696"><net_src comp="1689" pin="1"/><net_sink comp="1692" pin=0"/></net>

<net id="1700"><net_src comp="1692" pin="2"/><net_sink comp="1697" pin=0"/></net>

<net id="1705"><net_src comp="248" pin="0"/><net_sink comp="1701" pin=1"/></net>

<net id="1710"><net_src comp="1685" pin="1"/><net_sink comp="1706" pin=0"/></net>

<net id="1711"><net_src comp="248" pin="0"/><net_sink comp="1706" pin=1"/></net>

<net id="1715"><net_src comp="1697" pin="1"/><net_sink comp="1712" pin=0"/></net>

<net id="1720"><net_src comp="1712" pin="1"/><net_sink comp="1716" pin=0"/></net>

<net id="1721"><net_src comp="1677" pin="3"/><net_sink comp="1716" pin=1"/></net>

<net id="1727"><net_src comp="1701" pin="2"/><net_sink comp="1722" pin=0"/></net>

<net id="1728"><net_src comp="1706" pin="2"/><net_sink comp="1722" pin=1"/></net>

<net id="1732"><net_src comp="1722" pin="3"/><net_sink comp="1729" pin=0"/></net>

<net id="1737"><net_src comp="1729" pin="1"/><net_sink comp="1733" pin=0"/></net>

<net id="1738"><net_src comp="250" pin="0"/><net_sink comp="1733" pin=1"/></net>

<net id="1742"><net_src comp="1733" pin="2"/><net_sink comp="1739" pin=0"/></net>

<net id="1749"><net_src comp="252" pin="0"/><net_sink comp="1743" pin=0"/></net>

<net id="1750"><net_src comp="1716" pin="2"/><net_sink comp="1743" pin=1"/></net>

<net id="1751"><net_src comp="254" pin="0"/><net_sink comp="1743" pin=2"/></net>

<net id="1752"><net_src comp="188" pin="0"/><net_sink comp="1743" pin=3"/></net>

<net id="1759"><net_src comp="252" pin="0"/><net_sink comp="1753" pin=0"/></net>

<net id="1760"><net_src comp="1692" pin="2"/><net_sink comp="1753" pin=1"/></net>

<net id="1761"><net_src comp="254" pin="0"/><net_sink comp="1753" pin=2"/></net>

<net id="1762"><net_src comp="188" pin="0"/><net_sink comp="1753" pin=3"/></net>

<net id="1768"><net_src comp="1701" pin="2"/><net_sink comp="1763" pin=0"/></net>

<net id="1769"><net_src comp="1743" pin="4"/><net_sink comp="1763" pin=1"/></net>

<net id="1770"><net_src comp="1753" pin="4"/><net_sink comp="1763" pin=2"/></net>

<net id="1781"><net_src comp="1774" pin="1"/><net_sink comp="1777" pin=0"/></net>

<net id="1785"><net_src comp="1777" pin="2"/><net_sink comp="1782" pin=0"/></net>

<net id="1790"><net_src comp="248" pin="0"/><net_sink comp="1786" pin=1"/></net>

<net id="1795"><net_src comp="248" pin="0"/><net_sink comp="1791" pin=1"/></net>

<net id="1799"><net_src comp="1782" pin="1"/><net_sink comp="1796" pin=0"/></net>

<net id="1804"><net_src comp="1796" pin="1"/><net_sink comp="1800" pin=0"/></net>

<net id="1810"><net_src comp="1786" pin="2"/><net_sink comp="1805" pin=0"/></net>

<net id="1811"><net_src comp="1791" pin="2"/><net_sink comp="1805" pin=1"/></net>

<net id="1815"><net_src comp="1805" pin="3"/><net_sink comp="1812" pin=0"/></net>

<net id="1820"><net_src comp="1771" pin="1"/><net_sink comp="1816" pin=0"/></net>

<net id="1821"><net_src comp="256" pin="0"/><net_sink comp="1816" pin=1"/></net>

<net id="1826"><net_src comp="1816" pin="2"/><net_sink comp="1822" pin=0"/></net>

<net id="1827"><net_src comp="1812" pin="1"/><net_sink comp="1822" pin=1"/></net>

<net id="1833"><net_src comp="258" pin="0"/><net_sink comp="1828" pin=0"/></net>

<net id="1834"><net_src comp="1822" pin="2"/><net_sink comp="1828" pin=1"/></net>

<net id="1835"><net_src comp="260" pin="0"/><net_sink comp="1828" pin=2"/></net>

<net id="1840"><net_src comp="1828" pin="3"/><net_sink comp="1836" pin=0"/></net>

<net id="1844"><net_src comp="1822" pin="2"/><net_sink comp="1841" pin=0"/></net>

<net id="1851"><net_src comp="252" pin="0"/><net_sink comp="1845" pin=0"/></net>

<net id="1852"><net_src comp="1800" pin="2"/><net_sink comp="1845" pin=1"/></net>

<net id="1853"><net_src comp="254" pin="0"/><net_sink comp="1845" pin=2"/></net>

<net id="1854"><net_src comp="188" pin="0"/><net_sink comp="1845" pin=3"/></net>

<net id="1861"><net_src comp="252" pin="0"/><net_sink comp="1855" pin=0"/></net>

<net id="1862"><net_src comp="1777" pin="2"/><net_sink comp="1855" pin=1"/></net>

<net id="1863"><net_src comp="254" pin="0"/><net_sink comp="1855" pin=2"/></net>

<net id="1864"><net_src comp="188" pin="0"/><net_sink comp="1855" pin=3"/></net>

<net id="1870"><net_src comp="1786" pin="2"/><net_sink comp="1865" pin=0"/></net>

<net id="1871"><net_src comp="1845" pin="4"/><net_sink comp="1865" pin=1"/></net>

<net id="1872"><net_src comp="1855" pin="4"/><net_sink comp="1865" pin=2"/></net>

<net id="1878"><net_src comp="262" pin="0"/><net_sink comp="1873" pin=0"/></net>

<net id="1916"><net_src comp="264" pin="0"/><net_sink comp="1879" pin=0"/></net>

<net id="1917"><net_src comp="266" pin="0"/><net_sink comp="1879" pin=1"/></net>

<net id="1918"><net_src comp="162" pin="0"/><net_sink comp="1879" pin=2"/></net>

<net id="1919"><net_src comp="268" pin="0"/><net_sink comp="1879" pin=3"/></net>

<net id="1920"><net_src comp="162" pin="0"/><net_sink comp="1879" pin=4"/></net>

<net id="1921"><net_src comp="270" pin="0"/><net_sink comp="1879" pin=5"/></net>

<net id="1922"><net_src comp="76" pin="0"/><net_sink comp="1879" pin=6"/></net>

<net id="1923"><net_src comp="272" pin="0"/><net_sink comp="1879" pin=7"/></net>

<net id="1924"><net_src comp="162" pin="0"/><net_sink comp="1879" pin=8"/></net>

<net id="1925"><net_src comp="274" pin="0"/><net_sink comp="1879" pin=9"/></net>

<net id="1926"><net_src comp="76" pin="0"/><net_sink comp="1879" pin=10"/></net>

<net id="1927"><net_src comp="276" pin="0"/><net_sink comp="1879" pin=11"/></net>

<net id="1928"><net_src comp="76" pin="0"/><net_sink comp="1879" pin=12"/></net>

<net id="1929"><net_src comp="278" pin="0"/><net_sink comp="1879" pin=13"/></net>

<net id="1930"><net_src comp="162" pin="0"/><net_sink comp="1879" pin=14"/></net>

<net id="1931"><net_src comp="280" pin="0"/><net_sink comp="1879" pin=15"/></net>

<net id="1932"><net_src comp="76" pin="0"/><net_sink comp="1879" pin=16"/></net>

<net id="1933"><net_src comp="282" pin="0"/><net_sink comp="1879" pin=17"/></net>

<net id="1934"><net_src comp="76" pin="0"/><net_sink comp="1879" pin=18"/></net>

<net id="1935"><net_src comp="284" pin="0"/><net_sink comp="1879" pin=19"/></net>

<net id="1936"><net_src comp="162" pin="0"/><net_sink comp="1879" pin=20"/></net>

<net id="1937"><net_src comp="286" pin="0"/><net_sink comp="1879" pin=21"/></net>

<net id="1938"><net_src comp="76" pin="0"/><net_sink comp="1879" pin=22"/></net>

<net id="1939"><net_src comp="288" pin="0"/><net_sink comp="1879" pin=23"/></net>

<net id="1940"><net_src comp="76" pin="0"/><net_sink comp="1879" pin=24"/></net>

<net id="1941"><net_src comp="290" pin="0"/><net_sink comp="1879" pin=25"/></net>

<net id="1942"><net_src comp="162" pin="0"/><net_sink comp="1879" pin=26"/></net>

<net id="1943"><net_src comp="292" pin="0"/><net_sink comp="1879" pin=27"/></net>

<net id="1944"><net_src comp="76" pin="0"/><net_sink comp="1879" pin=28"/></net>

<net id="1945"><net_src comp="294" pin="0"/><net_sink comp="1879" pin=29"/></net>

<net id="1946"><net_src comp="162" pin="0"/><net_sink comp="1879" pin=30"/></net>

<net id="1947"><net_src comp="296" pin="0"/><net_sink comp="1879" pin=31"/></net>

<net id="1948"><net_src comp="162" pin="0"/><net_sink comp="1879" pin=32"/></net>

<net id="1949"><net_src comp="298" pin="0"/><net_sink comp="1879" pin=33"/></net>

<net id="1950"><net_src comp="1873" pin="3"/><net_sink comp="1879" pin=34"/></net>

<net id="1988"><net_src comp="264" pin="0"/><net_sink comp="1951" pin=0"/></net>

<net id="1989"><net_src comp="266" pin="0"/><net_sink comp="1951" pin=1"/></net>

<net id="1990"><net_src comp="162" pin="0"/><net_sink comp="1951" pin=2"/></net>

<net id="1991"><net_src comp="268" pin="0"/><net_sink comp="1951" pin=3"/></net>

<net id="1992"><net_src comp="162" pin="0"/><net_sink comp="1951" pin=4"/></net>

<net id="1993"><net_src comp="270" pin="0"/><net_sink comp="1951" pin=5"/></net>

<net id="1994"><net_src comp="162" pin="0"/><net_sink comp="1951" pin=6"/></net>

<net id="1995"><net_src comp="272" pin="0"/><net_sink comp="1951" pin=7"/></net>

<net id="1996"><net_src comp="76" pin="0"/><net_sink comp="1951" pin=8"/></net>

<net id="1997"><net_src comp="274" pin="0"/><net_sink comp="1951" pin=9"/></net>

<net id="1998"><net_src comp="76" pin="0"/><net_sink comp="1951" pin=10"/></net>

<net id="1999"><net_src comp="276" pin="0"/><net_sink comp="1951" pin=11"/></net>

<net id="2000"><net_src comp="76" pin="0"/><net_sink comp="1951" pin=12"/></net>

<net id="2001"><net_src comp="278" pin="0"/><net_sink comp="1951" pin=13"/></net>

<net id="2002"><net_src comp="76" pin="0"/><net_sink comp="1951" pin=14"/></net>

<net id="2003"><net_src comp="280" pin="0"/><net_sink comp="1951" pin=15"/></net>

<net id="2004"><net_src comp="162" pin="0"/><net_sink comp="1951" pin=16"/></net>

<net id="2005"><net_src comp="282" pin="0"/><net_sink comp="1951" pin=17"/></net>

<net id="2006"><net_src comp="162" pin="0"/><net_sink comp="1951" pin=18"/></net>

<net id="2007"><net_src comp="284" pin="0"/><net_sink comp="1951" pin=19"/></net>

<net id="2008"><net_src comp="76" pin="0"/><net_sink comp="1951" pin=20"/></net>

<net id="2009"><net_src comp="286" pin="0"/><net_sink comp="1951" pin=21"/></net>

<net id="2010"><net_src comp="76" pin="0"/><net_sink comp="1951" pin=22"/></net>

<net id="2011"><net_src comp="288" pin="0"/><net_sink comp="1951" pin=23"/></net>

<net id="2012"><net_src comp="76" pin="0"/><net_sink comp="1951" pin=24"/></net>

<net id="2013"><net_src comp="290" pin="0"/><net_sink comp="1951" pin=25"/></net>

<net id="2014"><net_src comp="76" pin="0"/><net_sink comp="1951" pin=26"/></net>

<net id="2015"><net_src comp="292" pin="0"/><net_sink comp="1951" pin=27"/></net>

<net id="2016"><net_src comp="162" pin="0"/><net_sink comp="1951" pin=28"/></net>

<net id="2017"><net_src comp="294" pin="0"/><net_sink comp="1951" pin=29"/></net>

<net id="2018"><net_src comp="162" pin="0"/><net_sink comp="1951" pin=30"/></net>

<net id="2019"><net_src comp="296" pin="0"/><net_sink comp="1951" pin=31"/></net>

<net id="2020"><net_src comp="162" pin="0"/><net_sink comp="1951" pin=32"/></net>

<net id="2021"><net_src comp="298" pin="0"/><net_sink comp="1951" pin=33"/></net>

<net id="2022"><net_src comp="1873" pin="3"/><net_sink comp="1951" pin=34"/></net>

<net id="2027"><net_src comp="76" pin="0"/><net_sink comp="2023" pin=1"/></net>

<net id="2032"><net_src comp="1879" pin="35"/><net_sink comp="2028" pin=0"/></net>

<net id="2033"><net_src comp="2023" pin="2"/><net_sink comp="2028" pin=1"/></net>

<net id="2039"><net_src comp="170" pin="0"/><net_sink comp="2034" pin=1"/></net>

<net id="2040"><net_src comp="134" pin="0"/><net_sink comp="2034" pin=2"/></net>

<net id="2045"><net_src comp="1836" pin="2"/><net_sink comp="2041" pin=1"/></net>

<net id="2051"><net_src comp="2041" pin="2"/><net_sink comp="2046" pin=0"/></net>

<net id="2052"><net_src comp="2034" pin="3"/><net_sink comp="2046" pin=1"/></net>

<net id="2053"><net_src comp="1841" pin="1"/><net_sink comp="2046" pin=2"/></net>

<net id="2059"><net_src comp="300" pin="0"/><net_sink comp="2054" pin=1"/></net>

<net id="2060"><net_src comp="136" pin="0"/><net_sink comp="2054" pin=2"/></net>

<net id="2066"><net_src comp="2041" pin="2"/><net_sink comp="2061" pin=0"/></net>

<net id="2067"><net_src comp="2054" pin="3"/><net_sink comp="2061" pin=1"/></net>

<net id="2068"><net_src comp="1865" pin="3"/><net_sink comp="2061" pin=2"/></net>

<net id="2073"><net_src comp="1951" pin="35"/><net_sink comp="2069" pin=0"/></net>

<net id="2074"><net_src comp="2023" pin="2"/><net_sink comp="2069" pin=1"/></net>

<net id="2080"><net_src comp="2028" pin="2"/><net_sink comp="2075" pin=2"/></net>

<net id="2086"><net_src comp="134" pin="0"/><net_sink comp="2081" pin=1"/></net>

<net id="2087"><net_src comp="2046" pin="3"/><net_sink comp="2081" pin=2"/></net>

<net id="2093"><net_src comp="136" pin="0"/><net_sink comp="2088" pin=1"/></net>

<net id="2094"><net_src comp="2061" pin="3"/><net_sink comp="2088" pin=2"/></net>

<net id="2099"><net_src comp="76" pin="0"/><net_sink comp="2095" pin=1"/></net>

<net id="2104"><net_src comp="2069" pin="2"/><net_sink comp="2100" pin=0"/></net>

<net id="2105"><net_src comp="2095" pin="2"/><net_sink comp="2100" pin=1"/></net>

<net id="2111"><net_src comp="302" pin="0"/><net_sink comp="2106" pin=1"/></net>

<net id="2112"><net_src comp="170" pin="0"/><net_sink comp="2106" pin=2"/></net>

<net id="2122"><net_src comp="2113" pin="2"/><net_sink comp="2117" pin=0"/></net>

<net id="2123"><net_src comp="2106" pin="3"/><net_sink comp="2117" pin=1"/></net>

<net id="2124"><net_src comp="1739" pin="1"/><net_sink comp="2117" pin=2"/></net>

<net id="2130"><net_src comp="2095" pin="2"/><net_sink comp="2125" pin=0"/></net>

<net id="2131"><net_src comp="300" pin="0"/><net_sink comp="2125" pin=1"/></net>

<net id="2132"><net_src comp="136" pin="0"/><net_sink comp="2125" pin=2"/></net>

<net id="2138"><net_src comp="2113" pin="2"/><net_sink comp="2133" pin=0"/></net>

<net id="2139"><net_src comp="2125" pin="3"/><net_sink comp="2133" pin=1"/></net>

<net id="2140"><net_src comp="1763" pin="3"/><net_sink comp="2133" pin=2"/></net>

<net id="2162"><net_src comp="304" pin="0"/><net_sink comp="2141" pin=0"/></net>

<net id="2163"><net_src comp="94" pin="0"/><net_sink comp="2141" pin=1"/></net>

<net id="2164"><net_src comp="162" pin="0"/><net_sink comp="2141" pin=2"/></net>

<net id="2165"><net_src comp="306" pin="0"/><net_sink comp="2141" pin=3"/></net>

<net id="2166"><net_src comp="76" pin="0"/><net_sink comp="2141" pin=4"/></net>

<net id="2167"><net_src comp="96" pin="0"/><net_sink comp="2141" pin=5"/></net>

<net id="2168"><net_src comp="76" pin="0"/><net_sink comp="2141" pin=6"/></net>

<net id="2169"><net_src comp="308" pin="0"/><net_sink comp="2141" pin=7"/></net>

<net id="2170"><net_src comp="162" pin="0"/><net_sink comp="2141" pin=8"/></net>

<net id="2171"><net_src comp="98" pin="0"/><net_sink comp="2141" pin=9"/></net>

<net id="2172"><net_src comp="162" pin="0"/><net_sink comp="2141" pin=10"/></net>

<net id="2173"><net_src comp="310" pin="0"/><net_sink comp="2141" pin=11"/></net>

<net id="2174"><net_src comp="76" pin="0"/><net_sink comp="2141" pin=12"/></net>

<net id="2175"><net_src comp="312" pin="0"/><net_sink comp="2141" pin=13"/></net>

<net id="2176"><net_src comp="76" pin="0"/><net_sink comp="2141" pin=14"/></net>

<net id="2177"><net_src comp="314" pin="0"/><net_sink comp="2141" pin=15"/></net>

<net id="2178"><net_src comp="162" pin="0"/><net_sink comp="2141" pin=16"/></net>

<net id="2179"><net_src comp="298" pin="0"/><net_sink comp="2141" pin=17"/></net>

<net id="2201"><net_src comp="316" pin="0"/><net_sink comp="2180" pin=0"/></net>

<net id="2202"><net_src comp="266" pin="0"/><net_sink comp="2180" pin=1"/></net>

<net id="2203"><net_src comp="511" pin="3"/><net_sink comp="2180" pin=2"/></net>

<net id="2204"><net_src comp="270" pin="0"/><net_sink comp="2180" pin=3"/></net>

<net id="2205"><net_src comp="517" pin="3"/><net_sink comp="2180" pin=4"/></net>

<net id="2206"><net_src comp="274" pin="0"/><net_sink comp="2180" pin=5"/></net>

<net id="2207"><net_src comp="523" pin="3"/><net_sink comp="2180" pin=6"/></net>

<net id="2208"><net_src comp="278" pin="0"/><net_sink comp="2180" pin=7"/></net>

<net id="2209"><net_src comp="529" pin="3"/><net_sink comp="2180" pin=8"/></net>

<net id="2210"><net_src comp="282" pin="0"/><net_sink comp="2180" pin=9"/></net>

<net id="2211"><net_src comp="535" pin="3"/><net_sink comp="2180" pin=10"/></net>

<net id="2212"><net_src comp="286" pin="0"/><net_sink comp="2180" pin=11"/></net>

<net id="2213"><net_src comp="541" pin="3"/><net_sink comp="2180" pin=12"/></net>

<net id="2214"><net_src comp="290" pin="0"/><net_sink comp="2180" pin=13"/></net>

<net id="2215"><net_src comp="547" pin="3"/><net_sink comp="2180" pin=14"/></net>

<net id="2216"><net_src comp="294" pin="0"/><net_sink comp="2180" pin=15"/></net>

<net id="2217"><net_src comp="553" pin="3"/><net_sink comp="2180" pin=16"/></net>

<net id="2218"><net_src comp="318" pin="0"/><net_sink comp="2180" pin=17"/></net>

<net id="2219"><net_src comp="1658" pin="1"/><net_sink comp="2180" pin=18"/></net>

<net id="2226"><net_src comp="320" pin="0"/><net_sink comp="2220" pin=0"/></net>

<net id="2233"><net_src comp="320" pin="0"/><net_sink comp="2227" pin=0"/></net>

<net id="2237"><net_src comp="2220" pin="4"/><net_sink comp="2234" pin=0"/></net>

<net id="2241"><net_src comp="2227" pin="4"/><net_sink comp="2238" pin=0"/></net>

<net id="2247"><net_src comp="2234" pin="1"/><net_sink comp="2242" pin=1"/></net>

<net id="2248"><net_src comp="2238" pin="1"/><net_sink comp="2242" pin=2"/></net>

<net id="2254"><net_src comp="2238" pin="1"/><net_sink comp="2249" pin=1"/></net>

<net id="2255"><net_src comp="2234" pin="1"/><net_sink comp="2249" pin=2"/></net>

<net id="2259"><net_src comp="559" pin="3"/><net_sink comp="2256" pin=0"/></net>

<net id="2263"><net_src comp="566" pin="3"/><net_sink comp="2260" pin=0"/></net>

<net id="2267"><net_src comp="573" pin="3"/><net_sink comp="2264" pin=0"/></net>

<net id="2271"><net_src comp="580" pin="3"/><net_sink comp="2268" pin=0"/></net>

<net id="2275"><net_src comp="587" pin="3"/><net_sink comp="2272" pin=0"/></net>

<net id="2279"><net_src comp="594" pin="3"/><net_sink comp="2276" pin=0"/></net>

<net id="2283"><net_src comp="601" pin="3"/><net_sink comp="2280" pin=0"/></net>

<net id="2287"><net_src comp="608" pin="3"/><net_sink comp="2284" pin=0"/></net>

<net id="2294"><net_src comp="2242" pin="3"/><net_sink comp="2291" pin=0"/></net>

<net id="2301"><net_src comp="2249" pin="3"/><net_sink comp="2298" pin=0"/></net>

<net id="2323"><net_src comp="316" pin="0"/><net_sink comp="2302" pin=0"/></net>

<net id="2324"><net_src comp="266" pin="0"/><net_sink comp="2302" pin=1"/></net>

<net id="2325"><net_src comp="615" pin="3"/><net_sink comp="2302" pin=2"/></net>

<net id="2326"><net_src comp="270" pin="0"/><net_sink comp="2302" pin=3"/></net>

<net id="2327"><net_src comp="621" pin="3"/><net_sink comp="2302" pin=4"/></net>

<net id="2328"><net_src comp="274" pin="0"/><net_sink comp="2302" pin=5"/></net>

<net id="2329"><net_src comp="627" pin="3"/><net_sink comp="2302" pin=6"/></net>

<net id="2330"><net_src comp="278" pin="0"/><net_sink comp="2302" pin=7"/></net>

<net id="2331"><net_src comp="633" pin="3"/><net_sink comp="2302" pin=8"/></net>

<net id="2332"><net_src comp="282" pin="0"/><net_sink comp="2302" pin=9"/></net>

<net id="2333"><net_src comp="639" pin="3"/><net_sink comp="2302" pin=10"/></net>

<net id="2334"><net_src comp="286" pin="0"/><net_sink comp="2302" pin=11"/></net>

<net id="2335"><net_src comp="645" pin="3"/><net_sink comp="2302" pin=12"/></net>

<net id="2336"><net_src comp="290" pin="0"/><net_sink comp="2302" pin=13"/></net>

<net id="2337"><net_src comp="651" pin="3"/><net_sink comp="2302" pin=14"/></net>

<net id="2338"><net_src comp="294" pin="0"/><net_sink comp="2302" pin=15"/></net>

<net id="2339"><net_src comp="657" pin="3"/><net_sink comp="2302" pin=16"/></net>

<net id="2340"><net_src comp="318" pin="0"/><net_sink comp="2302" pin=17"/></net>

<net id="2344"><net_src comp="2302" pin="19"/><net_sink comp="2341" pin=0"/></net>

<net id="2351"><net_src comp="790" pin="2"/><net_sink comp="2348" pin=0"/></net>

<net id="2355"><net_src comp="2302" pin="19"/><net_sink comp="2352" pin=0"/></net>

<net id="2362"><net_src comp="794" pin="2"/><net_sink comp="2359" pin=0"/></net>

<net id="2366"><net_src comp="2363" pin="1"/><net_sink comp="663" pin=2"/></net>

<net id="2367"><net_src comp="2363" pin="1"/><net_sink comp="670" pin=2"/></net>

<net id="2368"><net_src comp="2363" pin="1"/><net_sink comp="677" pin=2"/></net>

<net id="2369"><net_src comp="2363" pin="1"/><net_sink comp="684" pin=2"/></net>

<net id="2370"><net_src comp="2363" pin="1"/><net_sink comp="691" pin=2"/></net>

<net id="2371"><net_src comp="2363" pin="1"/><net_sink comp="698" pin=2"/></net>

<net id="2372"><net_src comp="2363" pin="1"/><net_sink comp="705" pin=2"/></net>

<net id="2373"><net_src comp="2363" pin="1"/><net_sink comp="712" pin=2"/></net>

<net id="2377"><net_src comp="677" pin="3"/><net_sink comp="2374" pin=0"/></net>

<net id="2381"><net_src comp="705" pin="3"/><net_sink comp="2378" pin=0"/></net>

<net id="2385"><net_src comp="670" pin="3"/><net_sink comp="2382" pin=0"/></net>

<net id="2389"><net_src comp="698" pin="3"/><net_sink comp="2386" pin=0"/></net>

<net id="2393"><net_src comp="663" pin="3"/><net_sink comp="2390" pin=0"/></net>

<net id="2397"><net_src comp="691" pin="3"/><net_sink comp="2394" pin=0"/></net>

<net id="2401"><net_src comp="684" pin="3"/><net_sink comp="2398" pin=0"/></net>

<net id="2405"><net_src comp="712" pin="3"/><net_sink comp="2402" pin=0"/></net>

<net id="2409"><net_src comp="354" pin="1"/><net_sink comp="2406" pin=0"/></net>

<net id="2410"><net_src comp="2406" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="2411"><net_src comp="2406" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="2412"><net_src comp="2406" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="2416"><net_src comp="358" pin="2"/><net_sink comp="2413" pin=0"/></net>

<net id="2417"><net_src comp="2413" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="2421"><net_src comp="798" pin="1"/><net_sink comp="2418" pin=0"/></net>

<net id="2422"><net_src comp="2418" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="2423"><net_src comp="2418" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="2427"><net_src comp="849" pin="1"/><net_sink comp="2424" pin=0"/></net>

<net id="2428"><net_src comp="2424" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="2429"><net_src comp="2424" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="2430"><net_src comp="2424" pin="1"/><net_sink comp="1474" pin=1"/></net>

<net id="2431"><net_src comp="2424" pin="1"/><net_sink comp="1658" pin=0"/></net>

<net id="2432"><net_src comp="2424" pin="1"/><net_sink comp="1661" pin=1"/></net>

<net id="2436"><net_src comp="852" pin="2"/><net_sink comp="2433" pin=0"/></net>

<net id="2440"><net_src comp="869" pin="1"/><net_sink comp="2437" pin=0"/></net>

<net id="2444"><net_src comp="875" pin="1"/><net_sink comp="2441" pin=0"/></net>

<net id="2445"><net_src comp="2441" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="2449"><net_src comp="798" pin="1"/><net_sink comp="2446" pin=0"/></net>

<net id="2450"><net_src comp="2446" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="2454"><net_src comp="776" pin="2"/><net_sink comp="2451" pin=0"/></net>

<net id="2455"><net_src comp="2451" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="2456"><net_src comp="2451" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="2460"><net_src comp="781" pin="2"/><net_sink comp="2457" pin=0"/></net>

<net id="2461"><net_src comp="2457" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="2465"><net_src comp="767" pin="4"/><net_sink comp="2462" pin=0"/></net>

<net id="2466"><net_src comp="2462" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="2467"><net_src comp="2462" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="2471"><net_src comp="786" pin="2"/><net_sink comp="2468" pin=0"/></net>

<net id="2472"><net_src comp="2468" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="2476"><net_src comp="918" pin="3"/><net_sink comp="2473" pin=0"/></net>

<net id="2477"><net_src comp="2473" pin="1"/><net_sink comp="1873" pin=1"/></net>

<net id="2478"><net_src comp="2473" pin="1"/><net_sink comp="2075" pin=1"/></net>

<net id="2482"><net_src comp="926" pin="3"/><net_sink comp="2479" pin=0"/></net>

<net id="2483"><net_src comp="2479" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="2484"><net_src comp="2479" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="2485"><net_src comp="2479" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="2489"><net_src comp="934" pin="1"/><net_sink comp="2486" pin=0"/></net>

<net id="2490"><net_src comp="2486" pin="1"/><net_sink comp="998" pin=2"/></net>

<net id="2491"><net_src comp="2486" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="2495"><net_src comp="938" pin="2"/><net_sink comp="2492" pin=0"/></net>

<net id="2496"><net_src comp="2492" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="2497"><net_src comp="2492" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="2501"><net_src comp="364" pin="3"/><net_sink comp="2498" pin=0"/></net>

<net id="2502"><net_src comp="2498" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="2506"><net_src comp="977" pin="1"/><net_sink comp="2503" pin=0"/></net>

<net id="2507"><net_src comp="2503" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="2511"><net_src comp="990" pin="3"/><net_sink comp="2508" pin=0"/></net>

<net id="2512"><net_src comp="2508" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="2513"><net_src comp="2508" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="2517"><net_src comp="1005" pin="1"/><net_sink comp="2514" pin=0"/></net>

<net id="2518"><net_src comp="2514" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="2522"><net_src comp="1027" pin="2"/><net_sink comp="2519" pin=0"/></net>

<net id="2523"><net_src comp="2519" pin="1"/><net_sink comp="2075" pin=0"/></net>

<net id="2524"><net_src comp="2519" pin="1"/><net_sink comp="2081" pin=0"/></net>

<net id="2525"><net_src comp="2519" pin="1"/><net_sink comp="2088" pin=0"/></net>

<net id="2526"><net_src comp="2519" pin="1"/><net_sink comp="2095" pin=0"/></net>

<net id="2527"><net_src comp="2519" pin="1"/><net_sink comp="2106" pin=0"/></net>

<net id="2528"><net_src comp="2519" pin="1"/><net_sink comp="2113" pin=0"/></net>

<net id="2532"><net_src comp="1053" pin="3"/><net_sink comp="2529" pin=0"/></net>

<net id="2533"><net_src comp="2529" pin="1"/><net_sink comp="1873" pin=2"/></net>

<net id="2534"><net_src comp="2529" pin="1"/><net_sink comp="2141" pin=18"/></net>

<net id="2538"><net_src comp="1070" pin="3"/><net_sink comp="2535" pin=0"/></net>

<net id="2539"><net_src comp="2535" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="2543"><net_src comp="1078" pin="3"/><net_sink comp="2540" pin=0"/></net>

<net id="2544"><net_src comp="2540" pin="1"/><net_sink comp="1098" pin=1"/></net>

<net id="2548"><net_src comp="1126" pin="2"/><net_sink comp="2545" pin=0"/></net>

<net id="2549"><net_src comp="2545" pin="1"/><net_sink comp="1155" pin=1"/></net>

<net id="2550"><net_src comp="2545" pin="1"/><net_sink comp="1160" pin=2"/></net>

<net id="2551"><net_src comp="2545" pin="1"/><net_sink comp="1771" pin=0"/></net>

<net id="2555"><net_src comp="1132" pin="3"/><net_sink comp="2552" pin=0"/></net>

<net id="2556"><net_src comp="2552" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="2557"><net_src comp="2552" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="2561"><net_src comp="1140" pin="4"/><net_sink comp="2558" pin=0"/></net>

<net id="2562"><net_src comp="2558" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="2563"><net_src comp="2558" pin="1"/><net_sink comp="1458" pin=0"/></net>

<net id="2567"><net_src comp="1150" pin="2"/><net_sink comp="2564" pin=0"/></net>

<net id="2568"><net_src comp="2564" pin="1"/><net_sink comp="2023" pin=0"/></net>

<net id="2569"><net_src comp="2564" pin="1"/><net_sink comp="2034" pin=0"/></net>

<net id="2570"><net_src comp="2564" pin="1"/><net_sink comp="2041" pin=0"/></net>

<net id="2571"><net_src comp="2564" pin="1"/><net_sink comp="2054" pin=0"/></net>

<net id="2572"><net_src comp="2564" pin="1"/><net_sink comp="2113" pin=1"/></net>

<net id="2576"><net_src comp="1192" pin="1"/><net_sink comp="2573" pin=0"/></net>

<net id="2577"><net_src comp="2573" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="2578"><net_src comp="2573" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="2582"><net_src comp="1196" pin="4"/><net_sink comp="2579" pin=0"/></net>

<net id="2583"><net_src comp="2579" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="2587"><net_src comp="1206" pin="4"/><net_sink comp="2584" pin=0"/></net>

<net id="2588"><net_src comp="2584" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="2592"><net_src comp="377" pin="3"/><net_sink comp="2589" pin=0"/></net>

<net id="2593"><net_src comp="2589" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="2597"><net_src comp="390" pin="3"/><net_sink comp="2594" pin=0"/></net>

<net id="2598"><net_src comp="2594" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="2602"><net_src comp="1250" pin="4"/><net_sink comp="2599" pin=0"/></net>

<net id="2603"><net_src comp="2599" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="2604"><net_src comp="2599" pin="1"/><net_sink comp="1379" pin=0"/></net>

<net id="2608"><net_src comp="403" pin="3"/><net_sink comp="2605" pin=0"/></net>

<net id="2609"><net_src comp="2605" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="2613"><net_src comp="416" pin="3"/><net_sink comp="2610" pin=0"/></net>

<net id="2614"><net_src comp="2610" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="2618"><net_src comp="429" pin="3"/><net_sink comp="2615" pin=0"/></net>

<net id="2619"><net_src comp="2615" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="2623"><net_src comp="442" pin="3"/><net_sink comp="2620" pin=0"/></net>

<net id="2624"><net_src comp="2620" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="2628"><net_src comp="1276" pin="4"/><net_sink comp="2625" pin=0"/></net>

<net id="2629"><net_src comp="2625" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="2633"><net_src comp="1307" pin="4"/><net_sink comp="2630" pin=0"/></net>

<net id="2634"><net_src comp="2630" pin="1"/><net_sink comp="1420" pin=0"/></net>

<net id="2638"><net_src comp="1338" pin="4"/><net_sink comp="2635" pin=0"/></net>

<net id="2639"><net_src comp="2635" pin="1"/><net_sink comp="1423" pin=0"/></net>

<net id="2643"><net_src comp="1369" pin="4"/><net_sink comp="2640" pin=0"/></net>

<net id="2644"><net_src comp="2640" pin="1"/><net_sink comp="1437" pin=0"/></net>

<net id="2648"><net_src comp="1400" pin="4"/><net_sink comp="2645" pin=0"/></net>

<net id="2649"><net_src comp="2645" pin="1"/><net_sink comp="1440" pin=0"/></net>

<net id="2653"><net_src comp="1410" pin="4"/><net_sink comp="2650" pin=0"/></net>

<net id="2654"><net_src comp="2650" pin="1"/><net_sink comp="1453" pin=1"/></net>

<net id="2658"><net_src comp="1431" pin="2"/><net_sink comp="2655" pin=0"/></net>

<net id="2659"><net_src comp="2655" pin="1"/><net_sink comp="1495" pin=0"/></net>

<net id="2663"><net_src comp="1453" pin="2"/><net_sink comp="2660" pin=0"/></net>

<net id="2664"><net_src comp="2660" pin="1"/><net_sink comp="1462" pin=0"/></net>

<net id="2668"><net_src comp="1458" pin="1"/><net_sink comp="2665" pin=0"/></net>

<net id="2669"><net_src comp="2665" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="2673"><net_src comp="1462" pin="1"/><net_sink comp="2670" pin=0"/></net>

<net id="2674"><net_src comp="2670" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="2678"><net_src comp="1483" pin="1"/><net_sink comp="2675" pin=0"/></net>

<net id="2679"><net_src comp="2675" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="2680"><net_src comp="2675" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="2681"><net_src comp="2675" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="2682"><net_src comp="2675" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="2683"><net_src comp="2675" pin="1"/><net_sink comp="587" pin=2"/></net>

<net id="2684"><net_src comp="2675" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="2685"><net_src comp="2675" pin="1"/><net_sink comp="601" pin=2"/></net>

<net id="2686"><net_src comp="2675" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="2690"><net_src comp="1498" pin="2"/><net_sink comp="2687" pin=0"/></net>

<net id="2691"><net_src comp="2687" pin="1"/><net_sink comp="1689" pin=0"/></net>

<net id="2695"><net_src comp="1530" pin="1"/><net_sink comp="2692" pin=0"/></net>

<net id="2696"><net_src comp="2692" pin="1"/><net_sink comp="1670" pin=1"/></net>

<net id="2700"><net_src comp="1534" pin="3"/><net_sink comp="2697" pin=0"/></net>

<net id="2701"><net_src comp="2697" pin="1"/><net_sink comp="1692" pin=1"/></net>

<net id="2705"><net_src comp="1542" pin="1"/><net_sink comp="2702" pin=0"/></net>

<net id="2706"><net_src comp="2702" pin="1"/><net_sink comp="1701" pin=0"/></net>

<net id="2707"><net_src comp="2702" pin="1"/><net_sink comp="1722" pin=2"/></net>

<net id="2711"><net_src comp="1586" pin="3"/><net_sink comp="2708" pin=0"/></net>

<net id="2712"><net_src comp="2708" pin="1"/><net_sink comp="1777" pin=1"/></net>

<net id="2716"><net_src comp="1594" pin="1"/><net_sink comp="2713" pin=0"/></net>

<net id="2717"><net_src comp="2713" pin="1"/><net_sink comp="1786" pin=0"/></net>

<net id="2718"><net_src comp="2713" pin="1"/><net_sink comp="1805" pin=2"/></net>

<net id="2722"><net_src comp="1598" pin="3"/><net_sink comp="2719" pin=0"/></net>

<net id="2723"><net_src comp="2719" pin="1"/><net_sink comp="1800" pin=1"/></net>

<net id="2727"><net_src comp="1606" pin="1"/><net_sink comp="2724" pin=0"/></net>

<net id="2728"><net_src comp="2724" pin="1"/><net_sink comp="1791" pin=0"/></net>

<net id="2732"><net_src comp="1610" pin="4"/><net_sink comp="2729" pin=0"/></net>

<net id="2733"><net_src comp="2729" pin="1"/><net_sink comp="1774" pin=0"/></net>

<net id="2737"><net_src comp="1620" pin="2"/><net_sink comp="2734" pin=0"/></net>

<net id="2738"><net_src comp="2734" pin="1"/><net_sink comp="1836" pin=1"/></net>

<net id="2742"><net_src comp="455" pin="3"/><net_sink comp="2739" pin=0"/></net>

<net id="2743"><net_src comp="2739" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="2747"><net_src comp="462" pin="3"/><net_sink comp="2744" pin=0"/></net>

<net id="2748"><net_src comp="2744" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="2752"><net_src comp="469" pin="3"/><net_sink comp="2749" pin=0"/></net>

<net id="2753"><net_src comp="2749" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="2757"><net_src comp="476" pin="3"/><net_sink comp="2754" pin=0"/></net>

<net id="2758"><net_src comp="2754" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="2762"><net_src comp="483" pin="3"/><net_sink comp="2759" pin=0"/></net>

<net id="2763"><net_src comp="2759" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="2767"><net_src comp="490" pin="3"/><net_sink comp="2764" pin=0"/></net>

<net id="2768"><net_src comp="2764" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="2772"><net_src comp="497" pin="3"/><net_sink comp="2769" pin=0"/></net>

<net id="2773"><net_src comp="2769" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="2777"><net_src comp="504" pin="3"/><net_sink comp="2774" pin=0"/></net>

<net id="2778"><net_src comp="2774" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="2782"><net_src comp="1658" pin="1"/><net_sink comp="2779" pin=0"/></net>

<net id="2783"><net_src comp="2779" pin="1"/><net_sink comp="2302" pin=18"/></net>

<net id="2787"><net_src comp="1661" pin="4"/><net_sink comp="2784" pin=0"/></net>

<net id="2788"><net_src comp="2784" pin="1"/><net_sink comp="2363" pin=0"/></net>

<net id="2792"><net_src comp="2075" pin="3"/><net_sink comp="2789" pin=0"/></net>

<net id="2793"><net_src comp="2789" pin="1"/><net_sink comp="2227" pin=1"/></net>

<net id="2797"><net_src comp="2081" pin="3"/><net_sink comp="2794" pin=0"/></net>

<net id="2798"><net_src comp="2794" pin="1"/><net_sink comp="2227" pin=2"/></net>

<net id="2802"><net_src comp="2088" pin="3"/><net_sink comp="2799" pin=0"/></net>

<net id="2803"><net_src comp="2799" pin="1"/><net_sink comp="2227" pin=3"/></net>

<net id="2807"><net_src comp="2100" pin="2"/><net_sink comp="2804" pin=0"/></net>

<net id="2808"><net_src comp="2804" pin="1"/><net_sink comp="2220" pin=1"/></net>

<net id="2812"><net_src comp="2117" pin="3"/><net_sink comp="2809" pin=0"/></net>

<net id="2813"><net_src comp="2809" pin="1"/><net_sink comp="2220" pin=2"/></net>

<net id="2817"><net_src comp="2133" pin="3"/><net_sink comp="2814" pin=0"/></net>

<net id="2818"><net_src comp="2814" pin="1"/><net_sink comp="2220" pin=3"/></net>

<net id="2822"><net_src comp="2141" pin="19"/><net_sink comp="2819" pin=0"/></net>

<net id="2823"><net_src comp="2819" pin="1"/><net_sink comp="2242" pin=0"/></net>

<net id="2824"><net_src comp="2819" pin="1"/><net_sink comp="2249" pin=0"/></net>

<net id="2828"><net_src comp="2180" pin="19"/><net_sink comp="2825" pin=0"/></net>

<net id="2829"><net_src comp="2825" pin="1"/><net_sink comp="2288" pin=0"/></net>

<net id="2830"><net_src comp="2825" pin="1"/><net_sink comp="2295" pin=0"/></net>

<net id="2831"><net_src comp="2825" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="2832"><net_src comp="2825" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="2836"><net_src comp="2242" pin="3"/><net_sink comp="2833" pin=0"/></net>

<net id="2837"><net_src comp="2833" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="2838"><net_src comp="2833" pin="1"/><net_sink comp="2356" pin=0"/></net>

<net id="2839"><net_src comp="2833" pin="1"/><net_sink comp="802" pin=2"/></net>

<net id="2843"><net_src comp="2249" pin="3"/><net_sink comp="2840" pin=0"/></net>

<net id="2844"><net_src comp="2840" pin="1"/><net_sink comp="2345" pin=0"/></net>

<net id="2845"><net_src comp="2840" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="2846"><net_src comp="2840" pin="1"/><net_sink comp="813" pin=2"/></net>

<net id="2850"><net_src comp="559" pin="3"/><net_sink comp="2847" pin=0"/></net>

<net id="2851"><net_src comp="2847" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="2855"><net_src comp="566" pin="3"/><net_sink comp="2852" pin=0"/></net>

<net id="2856"><net_src comp="2852" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="2860"><net_src comp="573" pin="3"/><net_sink comp="2857" pin=0"/></net>

<net id="2861"><net_src comp="2857" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="2865"><net_src comp="580" pin="3"/><net_sink comp="2862" pin=0"/></net>

<net id="2866"><net_src comp="2862" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="2870"><net_src comp="587" pin="3"/><net_sink comp="2867" pin=0"/></net>

<net id="2871"><net_src comp="2867" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="2875"><net_src comp="594" pin="3"/><net_sink comp="2872" pin=0"/></net>

<net id="2876"><net_src comp="2872" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="2880"><net_src comp="601" pin="3"/><net_sink comp="2877" pin=0"/></net>

<net id="2881"><net_src comp="2877" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="2885"><net_src comp="608" pin="3"/><net_sink comp="2882" pin=0"/></net>

<net id="2886"><net_src comp="2882" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="2890"><net_src comp="2302" pin="19"/><net_sink comp="2887" pin=0"/></net>

<net id="2891"><net_src comp="2887" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="2892"><net_src comp="2887" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="2896"><net_src comp="790" pin="2"/><net_sink comp="2893" pin=0"/></net>

<net id="2897"><net_src comp="2893" pin="1"/><net_sink comp="813" pin=3"/></net>

<net id="2901"><net_src comp="794" pin="2"/><net_sink comp="2898" pin=0"/></net>

<net id="2902"><net_src comp="2898" pin="1"/><net_sink comp="802" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_0 | {41 }
	Port: out_1 | {41 }
	Port: out_2 | {41 }
	Port: out_3 | {41 }
	Port: out_4 | {41 }
	Port: out_5 | {41 }
	Port: out_6 | {41 }
	Port: out_7 | {41 }
 - Input state : 
	Port: RoPE.1 : in_0 | {38 39 }
	Port: RoPE.1 : in_1 | {36 37 }
	Port: RoPE.1 : in_2 | {38 39 }
	Port: RoPE.1 : in_3 | {36 37 }
	Port: RoPE.1 : in_4 | {38 39 }
	Port: RoPE.1 : in_5 | {36 37 }
	Port: RoPE.1 : in_6 | {38 39 }
	Port: RoPE.1 : in_7 | {36 37 }
	Port: RoPE.1 : in_8 | {38 39 }
	Port: RoPE.1 : in_9 | {36 37 }
	Port: RoPE.1 : in_10 | {38 39 }
	Port: RoPE.1 : in_11 | {36 37 }
	Port: RoPE.1 : in_12 | {38 39 }
	Port: RoPE.1 : in_13 | {36 37 }
	Port: RoPE.1 : in_14 | {38 39 }
	Port: RoPE.1 : in_15 | {36 37 }
	Port: RoPE.1 : pos_r | {1 }
	Port: RoPE.1 : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {18 19 }
	Port: RoPE.1 : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {18 19 }
	Port: RoPE.1 : ref_4oPi_table_1001 | {26 27 }
	Port: RoPE.1 : cos_K02 | {32 33 }
	Port: RoPE.1 : cos_K13 | {32 33 }
	Port: RoPE.1 : cos_K24 | {32 33 }
	Port: RoPE.1 : sin_K05 | {32 33 }
	Port: RoPE.1 : sin_K16 | {32 33 }
	Port: RoPE.1 : sin_K27 | {32 33 }
  - Chain level:
	State 1
		store_ln16 : 1
	State 2
	State 3
	State 4
		icmp_ln16 : 1
		br_ln16 : 2
		add_ln16 : 1
		store_ln16 : 2
	State 5
		zext_ln18 : 1
		muxLogicI0_to_conv1 : 2
		conv1 : 2
		switch_ln22 : 1
	State 6
	State 7
		muxLogicI0_to_mul : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		din_sign : 1
		din_exp : 1
		din_sig : 1
		closepath : 2
		add_ln376 : 2
		addr : 3
		lshr_ln : 4
		zext_ln378 : 5
		ref_4oPi_table_1001_addr : 6
		muxLogicRAMAddr_to_table_100 : 7
		table_100 : 7
		trunc_ln379 : 4
	State 27
		shl_ln379 : 1
		Med : 2
	State 28
		zext_ln468 : 1
		muxLogicI1_to_h : 2
		h : 2
		and_ln179 : 1
	State 29
		Mx_bits : 1
		trunc_ln : 1
		k : 2
		trunc_ln491 : 3
		Mx_bits_1 : 2
		Mx_bits_3 : 4
		tmp_4 : 5
	State 30
		select_ln453 : 1
		Mx_zeros : 1
		zext_ln504 : 2
		shl_ln504 : 3
		trunc_ln505 : 2
		Ex_1 : 3
		tmp_16 : 4
		tmp_s : 4
	State 31
		select_ln506 : 1
		zext_ln506 : 2
		lshr_ln506 : 3
		shl_ln506 : 3
		select_ln506_1 : 4
		B : 5
		A : 5
		B_trunc : 5
	State 32
		muxLogicI0_to_mul_ln69 : 1
		muxLogicI1_to_mul_ln69 : 1
		mul_ln69 : 1
		cos_K02_addr : 1
		muxLogicRAMAddr_to_cos_K02_load : 2
		cos_K02_load : 2
		cos_K13_addr : 1
		muxLogicRAMAddr_to_cos_K13_load : 2
		cos_K13_load : 2
		tmp_3 : 2
		cos_K24_addr : 1
		muxLogicRAMAddr_to_cos_K24_load : 2
		cos_K24_load : 2
		sin_K05_addr : 1
		muxLogicRAMAddr_to_sin_K05_load : 2
		sin_K05_load : 2
		sin_K16_addr : 1
		muxLogicRAMAddr_to_sin_K16_load : 2
		sin_K16_load : 2
		sin_K27_addr : 1
		muxLogicRAMAddr_to_sin_K27_load : 2
		sin_K27_load : 2
	State 33
		trunc_ln1 : 1
		zext_ln73_1 : 1
		muxLogicI0_to_mul_ln73 : 2
		muxLogicI1_to_mul_ln73 : 1
		mul_ln73 : 2
		tmp_2 : 3
		zext_ln74 : 1
		muxLogicI0_to_mul_ln74 : 1
		muxLogicI1_to_mul_ln74 : 2
		mul_ln74 : 2
		tmp_6 : 3
		sext_ln78 : 1
		muxLogicI0_to_mul_ln78 : 1
		muxLogicI1_to_mul_ln78 : 2
		mul_ln78 : 2
		trunc_ln2 : 3
		sext_ln79 : 1
		muxLogicI0_to_mul_ln79 : 1
		muxLogicI1_to_mul_ln79 : 2
		mul_ln79 : 2
		trunc_ln3 : 3
		trunc_ln4 : 1
	State 34
		add_ln75 : 1
		add_ln75_1 : 2
		add_ln80 : 1
		sext_ln80_2 : 2
		add_ln80_1 : 3
	State 35
		muxLogicI0_to_mul_ln80 : 1
		muxLogicI1_to_mul_ln80 : 1
		mul_ln80 : 1
	State 36
		zext_ln16_1 : 1
		cos_result : 1
		trunc_ln5 : 1
		tmp_5 : 2
		out_bits : 3
		trunc_ln276 : 2
		c_3 : 4
		trunc_ln281 : 5
		tmp_7 : 1
		out_bits_4 : 2
		zext_ln273 : 3
		tmp_8 : 1
		out_bits_5 : 2
		c_4 : 4
		trunc_ln281_2 : 5
		c_2 : 3
		trunc_ln281_3 : 4
		trunc_ln6 : 1
		icmp_ln306 : 2
		in_1_addr : 2
		in_3_addr : 2
		in_5_addr : 2
		in_7_addr : 2
		in_9_addr : 2
		in_11_addr : 2
		in_13_addr : 2
		in_15_addr : 2
		muxLogicRAMAddr_to_in_1_load : 3
		in_1_load : 3
		muxLogicRAMAddr_to_in_3_load : 3
		in_3_load : 3
		muxLogicRAMAddr_to_in_5_load : 3
		in_5_load : 3
		muxLogicRAMAddr_to_in_7_load : 3
		in_7_load : 3
		muxLogicRAMAddr_to_in_9_load : 3
		in_9_load : 3
		muxLogicRAMAddr_to_in_11_load : 3
		in_11_load : 3
		muxLogicRAMAddr_to_in_13_load : 3
		in_13_load : 3
		muxLogicRAMAddr_to_in_15_load : 3
		in_15_load : 3
	State 37
		c_1 : 1
		trunc_ln281_1 : 2
		shl_ln291 : 1
		in_shift_1 : 2
		shift_1 : 3
		zext_ln291_1 : 3
		shl_ln291_1 : 4
		shift_2 : 4
		zext_ln287 : 5
		newexp_2 : 6
		out_exp : 6
		tmp_12 : 5
		tmp_13 : 2
		significand : 6
		shl_ln291_2 : 1
		in_shift_2 : 2
		zext_ln291_2 : 3
		shl_ln291_3 : 4
		shift_5 : 1
		zext_ln287_1 : 2
		add_ln300 : 1
		newexp : 3
		tmp_17 : 4
		or_ln306 : 5
		empty : 4
		tmp_14 : 5
		tmp_15 : 2
		empty_673 : 6
		sin_results_sign : 1
		cos_results_sign : 1
		sin_results_sign_1 : 2
		or_ln186 : 5
		sin_results_exp : 5
		sin_results_sig : 5
		cos_results_sign_1 : 2
		sin_results_sign_2 : 2
		sin_results_exp_1 : 6
		sin_results_sig_1 : 6
		cos_results_sign_2 : 2
		cos_results_exp_2 : 7
		cos_results_sig_1 : 7
		tmp_11 : 1
	State 38
		s_out : 1
		c_out : 1
		s_out_2 : 2
		c_out_2 : 2
		muxLogicRAMAddr_to_in_0_load : 1
		in_0_load : 1
		muxLogicRAMAddr_to_in_2_load : 1
		in_2_load : 1
		muxLogicRAMAddr_to_in_4_load : 1
		in_4_load : 1
		muxLogicRAMAddr_to_in_6_load : 1
		in_6_load : 1
		muxLogicRAMAddr_to_in_8_load : 1
		in_8_load : 1
		muxLogicRAMAddr_to_in_10_load : 1
		in_10_load : 1
		muxLogicRAMAddr_to_in_12_load : 1
		in_12_load : 1
		muxLogicRAMAddr_to_in_14_load : 1
		in_14_load : 1
		muxLogicI1_to_mul7 : 3
		muxLogicI1_to_mul2 : 3
	State 39
		tmp_10 : 1
		muxLogicI0_to_sub : 2
		muxLogicI2_to_sub : 1
		muxLogicI0_to_add : 2
		muxLogicI2_to_add : 1
	State 40
	State 41
		out_0_addr : 1
		out_2_addr : 1
		out_4_addr : 1
		out_6_addr : 1
		out_1_addr : 1
		out_3_addr : 1
		out_5_addr : 1
		out_7_addr : 1
		muxLogicRAMData_to_store_ln22 : 1
		muxLogicRAMAddr_to_store_ln22 : 2
		store_ln22 : 2
		muxLogicRAMData_to_store_ln23 : 1
		muxLogicRAMAddr_to_store_ln23 : 2
		store_ln23 : 2
		muxLogicRAMData_to_store_ln22 : 1
		muxLogicRAMAddr_to_store_ln22 : 2
		store_ln22 : 2
		muxLogicRAMData_to_store_ln23 : 1
		muxLogicRAMAddr_to_store_ln23 : 2
		store_ln23 : 2
		muxLogicRAMData_to_store_ln22 : 1
		muxLogicRAMAddr_to_store_ln22 : 2
		store_ln22 : 2
		muxLogicRAMData_to_store_ln23 : 1
		muxLogicRAMAddr_to_store_ln23 : 2
		store_ln23 : 2
		muxLogicRAMData_to_store_ln22 : 1
		muxLogicRAMAddr_to_store_ln22 : 2
		store_ln22 : 2
		muxLogicRAMData_to_store_ln23 : 1
		muxLogicRAMAddr_to_store_ln23 : 2
		store_ln23 : 2
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   call   |      grp_pow_generic_float_s_fu_767     |    6    |  2.397  |   530   |   2117  |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             shl_ln379_fu_984            |    0    |    0    |    0    |   320   |
|          |            shl_ln504_fu_1117            |    0    |    0    |    0    |   163   |
|          |            shl_ln506_fu_1179            |    0    |    0    |    0    |    75   |
|    shl   |            shl_ln291_fu_1692            |    0    |    0    |    0    |    86   |
|          |           shl_ln291_1_fu_1716           |    0    |    0    |    0    |    86   |
|          |           shl_ln291_2_fu_1777           |    0    |    0    |    0    |    86   |
|          |           shl_ln291_3_fu_1800           |    0    |    0    |    0    |    86   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |         sin_results_sign_fu_1879        |    0    |    0    |    0    |    5    |
|          |         cos_results_sign_fu_1951        |    0    |    0    |    0    |    5    |
| sparsemux|              tmp_9_fu_2141              |    0    |    0    |    0    |    3    |
|          |              tmp_11_fu_2180             |    0    |    0    |    0    |   160   |
|          |              tmp_10_fu_2302             |    0    |    0    |    0    |   160   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |               addr_fu_950               |    0    |    0    |    0    |    8    |
|          |                k_fu_1053                |    0    |    0    |    0    |    3    |
|          |            Mx_bits_3_fu_1070            |    0    |    0    |    0    |    56   |
|          |           select_ln453_fu_1091          |    0    |    0    |    0    |    8    |
|          |           select_ln506_fu_1160          |    0    |    0    |    0    |    8    |
|          |          select_ln506_1_fu_1185         |    0    |    0    |    0    |    29   |
|          |             shift_2_fu_1722             |    0    |    0    |    0    |    6    |
|          |           significand_fu_1763           |    0    |    0    |    0    |    21   |
|          |             shift_5_fu_1805             |    0    |    0    |    0    |    6    |
|          |            empty_673_fu_1865            |    0    |    0    |    0    |    21   |
|          |           select_ln186_fu_2034          |    0    |    0    |    0    |    2    |
|  select  |         sin_results_exp_fu_2046         |    0    |    0    |    0    |    8    |
|          |          select_ln186_2_fu_2054         |    0    |    0    |    0    |    2    |
|          |         sin_results_sig_fu_2061         |    0    |    0    |    0    |    21   |
|          |        sin_results_sign_2_fu_2075       |    0    |    0    |    0    |    2    |
|          |        sin_results_exp_1_fu_2081        |    0    |    0    |    0    |    8    |
|          |        sin_results_sig_1_fu_2088        |    0    |    0    |    0    |    21   |
|          |        cos_results_exp_1_fu_2106        |    0    |    0    |    0    |    8    |
|          |        cos_results_exp_2_fu_2117        |    0    |    0    |    0    |    8    |
|          |      cos_results_sig_1_cast_fu_2125     |    0    |    0    |    0    |    2    |
|          |        cos_results_sig_1_fu_2133        |    0    |    0    |    0    |    21   |
|          |             s_out_2_fu_2242             |    0    |    0    |    0    |    29   |
|          |             c_out_2_fu_2249             |    0    |    0    |    0    |    29   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             Mx_zeros_fu_1105            |    0    |    0    |    0    |    41   |
|          |               c_3_fu_1534               |    0    |    0    |    0    |    45   |
|   ctlz   |               c_4_fu_1586               |    0    |    0    |    0    |    43   |
|          |               c_2_fu_1598               |    0    |    0    |    0    |    45   |
|          |               c_1_fu_1677               |    0    |    0    |    0    |    45   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             add_ln16_fu_858             |    0    |    0    |    0    |    10   |
|          |             add_ln376_fu_944            |    0    |    0    |    0    |    8    |
|          |                Ex_fu_1086               |    0    |    0    |    0    |    8    |
|          |             add_ln75_fu_1426            |    0    |    0    |    0    |    55   |
|    add   |            add_ln75_1_fu_1431           |    0    |    0    |    0    |    55   |
|          |             add_ln80_fu_1443            |    0    |    0    |    0    |    20   |
|          |            add_ln80_1_fu_1453           |    0    |    0    |    0    |    28   |
|          |             shift_1_fu_1706             |    0    |    0    |    0    |    6    |
|          |             shift_4_fu_1791             |    0    |    0    |    0    |    6    |
|          |            add_ln300_fu_1816            |    0    |    0    |    0    |    17   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |                grp_fu_824               |    4    |    0    |    46   |    38   |
|          |                grp_fu_828               |    4    |    0    |    46   |    60   |
|          |             mul_ln69_fu_1227            |    1    |    0    |    0    |    0    |
|    mul   |             mul_ln73_fu_1301            |    1    |    0    |    0    |    0    |
|          |             mul_ln74_fu_1332            |    1    |    0    |    0    |    0    |
|          |             mul_ln78_fu_1363            |    1    |    0    |    0    |    0    |
|          |             mul_ln79_fu_1394            |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |            Mx_bits_1_fu_1064            |    0    |    0    |    0    |    58   |
|          |               Ex_1_fu_1126              |    0    |    0    |    0    |    8    |
|    sub   |            sub_ln506_fu_1155            |    0    |    0    |    0    |    8    |
|          |            cos_result_fu_1498           |    0    |    0    |    0    |    29   |
|          |              newexp_fu_1822             |    0    |    0    |    0    |    19   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   lshr   |            lshr_ln506_fu_1173           |    0    |    0    |    0    |    75   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             icmp_ln16_fu_852            |    0    |    0    |    0    |    6    |
|          |             closepath_fu_938            |    0    |    0    |    0    |    4    |
|          |            icmp_ln179_fu_1017           |    0    |    0    |    0    |    3    |
|   icmp   |           icmp_ln179_1_fu_1022          |    0    |    0    |    0    |    9    |
|          |            icmp_ln186_fu_1150           |    0    |    0    |    0    |    3    |
|          |            icmp_ln306_fu_1620           |    0    |    0    |    0    |    11   |
|          |            icmp_ln292_fu_1701           |    0    |    0    |    0    |    3    |
|          |           icmp_ln292_1_fu_1786          |    0    |    0    |    0    |    3    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             newexp_2_fu_1733            |    0    |    0    |    0    |    6    |
|    xor   |            xor_ln186_fu_2023            |    0    |    0    |    0    |    2    |
|          |          not_and_ln179_fu_2095          |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |            and_ln179_fu_1027            |    0    |    0    |    0    |    2    |
|    and   |        sin_results_sign_1_fu_2028       |    0    |    0    |    0    |    2    |
|          |        cos_results_sign_1_fu_2069       |    0    |    0    |    0    |    2    |
|          |        cos_results_sign_2_fu_2100       |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             or_ln306_fu_1836            |    0    |    0    |    0    |    2    |
|    or    |             or_ln186_fu_2041            |    0    |    0    |    0    |    2    |
|          |            empty_674_fu_2113            |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |                grp_fu_776               |    1    |    0    |    0    |    0    |
|          |                grp_fu_781               |    1    |    0    |    0    |    0    |
|   fmul   |                grp_fu_786               |    1    |    0    |    0    |    0    |
|          |                grp_fu_790               |    1    |    0    |    0    |    0    |
|          |                grp_fu_794               |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   fmadd  |                grp_fu_802               |    1    |    0    |    1    |    1    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   fmsub  |                grp_fu_813               |    1    |    0    |    1    |    1    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   read   |           pos_read_read_fu_358          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|  sitofp  |                grp_fu_798               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |                grp_fu_832               |    0    |    0    |    0    |    0    |
|          |                grp_fu_836               |    0    |    0    |    0    |    0    |
|          |        muxLogicI0_to_conv_fu_840        |    0    |    0    |    0    |    0    |
|          |        muxLogicI0_to_conv1_fu_880       |    0    |    0    |    0    |    0    |
|          |         muxLogicI0_to_mul_fu_894        |    0    |    0    |    0    |    0    |
|          |         muxLogicI1_to_mul_fu_898        |    0    |    0    |    0    |    0    |
|          |      muxLogicI0_to_y_assign_fu_902      |    0    |    0    |    0    |    0    |
|          |      muxLogicI1_to_y_assign_fu_905      |    0    |    0    |    0    |    0    |
|          |         muxLogicI0_to_val_fu_909        |    0    |    0    |    0    |    0    |
|          |         muxLogicI1_to_val_fu_912        |    0    |    0    |    0    |    0    |
|          |   muxLogicRAMAddr_to_table_100_fu_973   |    0    |    0    |    0    |    0    |
|          |         muxLogicI0_to_h_fu_1010         |    0    |    0    |    0    |    0    |
|          |         muxLogicI1_to_h_fu_1013         |    0    |    0    |    0    |    0    |
|          |      muxLogicI0_to_mul_ln69_fu_1219     |    0    |    0    |    0    |    0    |
|          |      muxLogicI1_to_mul_ln69_fu_1223     |    0    |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_cos_K02_load_fu_1242 |    0    |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_cos_K13_load_fu_1246 |    0    |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_cos_K24_load_fu_1260 |    0    |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_sin_K05_load_fu_1264 |    0    |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_sin_K16_load_fu_1268 |    0    |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_sin_K27_load_fu_1272 |    0    |    0    |    0    |    0    |
|          |      muxLogicI0_to_mul_ln73_fu_1293     |    0    |    0    |    0    |    0    |
|          |      muxLogicI1_to_mul_ln73_fu_1297     |    0    |    0    |    0    |    0    |
|          |      muxLogicI0_to_mul_ln74_fu_1324     |    0    |    0    |    0    |    0    |
|          |      muxLogicI1_to_mul_ln74_fu_1328     |    0    |    0    |    0    |    0    |
|          |      muxLogicI0_to_mul_ln78_fu_1355     |    0    |    0    |    0    |    0    |
|          |      muxLogicI1_to_mul_ln78_fu_1359     |    0    |    0    |    0    |    0    |
|          |      muxLogicI0_to_mul_ln79_fu_1386     |    0    |    0    |    0    |    0    |
|          |      muxLogicI1_to_mul_ln79_fu_1390     |    0    |    0    |    0    |    0    |
|          |      muxLogicI0_to_mul_ln80_fu_1466     |    0    |    0    |    0    |    0    |
|          |      muxLogicI1_to_mul_ln80_fu_1470     |    0    |    0    |    0    |    0    |
|          |   muxLogicRAMAddr_to_in_1_load_fu_1626  |    0    |    0    |    0    |    0    |
| muxlogic |   muxLogicRAMAddr_to_in_3_load_fu_1630  |    0    |    0    |    0    |    0    |
|          |   muxLogicRAMAddr_to_in_5_load_fu_1634  |    0    |    0    |    0    |    0    |
|          |   muxLogicRAMAddr_to_in_7_load_fu_1638  |    0    |    0    |    0    |    0    |
|          |   muxLogicRAMAddr_to_in_9_load_fu_1642  |    0    |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_in_11_load_fu_1646  |    0    |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_in_13_load_fu_1650  |    0    |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_in_15_load_fu_1654  |    0    |    0    |    0    |    0    |
|          |   muxLogicRAMAddr_to_in_0_load_fu_2256  |    0    |    0    |    0    |    0    |
|          |   muxLogicRAMAddr_to_in_2_load_fu_2260  |    0    |    0    |    0    |    0    |
|          |   muxLogicRAMAddr_to_in_4_load_fu_2264  |    0    |    0    |    0    |    0    |
|          |   muxLogicRAMAddr_to_in_6_load_fu_2268  |    0    |    0    |    0    |    0    |
|          |   muxLogicRAMAddr_to_in_8_load_fu_2272  |    0    |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_in_10_load_fu_2276  |    0    |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_in_12_load_fu_2280  |    0    |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_in_14_load_fu_2284  |    0    |    0    |    0    |    0    |
|          |        muxLogicI0_to_mul7_fu_2288       |    0    |    0    |    0    |    0    |
|          |        muxLogicI1_to_mul7_fu_2291       |    0    |    0    |    0    |    0    |
|          |        muxLogicI0_to_mul2_fu_2295       |    0    |    0    |    0    |    0    |
|          |        muxLogicI1_to_mul2_fu_2298       |    0    |    0    |    0    |    0    |
|          |        muxLogicI0_to_sub_fu_2341        |    0    |    0    |    0    |    0    |
|          |        muxLogicI1_to_sub_fu_2345        |    0    |    0    |    0    |    0    |
|          |        muxLogicI2_to_sub_fu_2348        |    0    |    0    |    0    |    0    |
|          |        muxLogicI0_to_add_fu_2352        |    0    |    0    |    0    |    0    |
|          |        muxLogicI1_to_add_fu_2356        |    0    |    0    |    0    |    0    |
|          |        muxLogicI2_to_add_fu_2359        |    0    |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln22_fu_2374  |    0    |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln23_fu_2378  |    0    |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln22_fu_2382  |    0    |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln23_fu_2386  |    0    |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln22_fu_2390  |    0    |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln23_fu_2394  |    0    |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln22_fu_2398  |    0    |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln23_fu_2402  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |           trunc_ln16_1_fu_869           |    0    |    0    |    0    |    0    |
|          |             head_dim_fu_872             |    0    |    0    |    0    |    0    |
|          |              din_sig_fu_934             |    0    |    0    |    0    |    0    |
|          |            trunc_ln379_fu_977           |    0    |    0    |    0    |    0    |
|          |           trunc_ln491_fu_1060           |    0    |    0    |    0    |    0    |
|          |           trunc_ln505_fu_1122           |    0    |    0    |    0    |    0    |
|          |                B_fu_1192                |    0    |    0    |    0    |    0    |
|   trunc  |           trunc_ln276_fu_1530           |    0    |    0    |    0    |    0    |
|          |           trunc_ln281_fu_1542           |    0    |    0    |    0    |    0    |
|          |          trunc_ln281_2_fu_1594          |    0    |    0    |    0    |    0    |
|          |          trunc_ln281_3_fu_1606          |    0    |    0    |    0    |    0    |
|          |            trunc_ln16_fu_1658           |    0    |    0    |    0    |    0    |
|          |          trunc_ln281_1_fu_1685          |    0    |    0    |    0    |    0    |
|          |            in_shift_1_fu_1697           |    0    |    0    |    0    |    0    |
|          |            in_shift_2_fu_1782           |    0    |    0    |    0    |    0    |
|          |              empty_fu_1841              |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             zext_ln18_fu_875            |    0    |    0    |    0    |    0    |
|          |            zext_ln378_fu_968            |    0    |    0    |    0    |    0    |
|          |            zext_ln379_fu_981            |    0    |    0    |    0    |    0    |
|          |            zext_ln468_fu_1005           |    0    |    0    |    0    |    0    |
|          |            zext_ln504_fu_1113           |    0    |    0    |    0    |    0    |
|          |            zext_ln506_fu_1166           |    0    |    0    |    0    |    0    |
|          |           zext_ln506_1_fu_1170          |    0    |    0    |    0    |    0    |
|          |            zext_ln69_fu_1216            |    0    |    0    |    0    |    0    |
|          |            zext_ln72_fu_1233            |    0    |    0    |    0    |    0    |
|          |            zext_ln73_fu_1286            |    0    |    0    |    0    |    0    |
|          |           zext_ln73_1_fu_1289           |    0    |    0    |    0    |    0    |
|          |           zext_ln74_1_fu_1317           |    0    |    0    |    0    |    0    |
|          |            zext_ln74_fu_1320            |    0    |    0    |    0    |    0    |
|          |            zext_ln78_fu_1348            |    0    |    0    |    0    |    0    |
|   zext   |            zext_ln79_fu_1379            |    0    |    0    |    0    |    0    |
|          |           zext_ln73_2_fu_1420           |    0    |    0    |    0    |    0    |
|          |           zext_ln74_2_fu_1423           |    0    |    0    |    0    |    0    |
|          |           zext_ln80_1_fu_1458           |    0    |    0    |    0    |    0    |
|          |            zext_ln80_fu_1462            |    0    |    0    |    0    |    0    |
|          |           zext_ln16_1_fu_1483           |    0    |    0    |    0    |    0    |
|          |            zext_ln75_fu_1495            |    0    |    0    |    0    |    0    |
|          |            zext_ln273_fu_1564           |    0    |    0    |    0    |    0    |
|          |            zext_ln291_fu_1689           |    0    |    0    |    0    |    0    |
|          |           zext_ln291_1_fu_1712          |    0    |    0    |    0    |    0    |
|          |            zext_ln287_fu_1729           |    0    |    0    |    0    |    0    |
|          |             out_exp_fu_1739             |    0    |    0    |    0    |    0    |
|          |           zext_ln291_3_fu_1774          |    0    |    0    |    0    |    0    |
|          |           zext_ln291_2_fu_1796          |    0    |    0    |    0    |    0    |
|          |           zext_ln287_1_fu_1812          |    0    |    0    |    0    |    0    |
|          |            zext_ln16_fu_2363            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|  switch  |            switch_ln22_fu_884           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             din_sign_fu_918             |    0    |    0    |    0    |    0    |
| bitselect|              tmp_16_fu_1132             |    0    |    0    |    0    |    0    |
|          |              tmp_17_fu_1828             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |              din_exp_fu_926             |    0    |    0    |    0    |    0    |
|          |              lshr_ln_fu_958             |    0    |    0    |    0    |    0    |
|          |                Med_fu_990               |    0    |    0    |    0    |    0    |
|          |             Mx_bits_fu_1033             |    0    |    0    |    0    |    0    |
|          |             trunc_ln_fu_1043            |    0    |    0    |    0    |    0    |
|          |              tmp_4_fu_1078              |    0    |    0    |    0    |    0    |
|          |              tmp_s_fu_1140              |    0    |    0    |    0    |    0    |
|          |                A_fu_1196                |    0    |    0    |    0    |    0    |
|          |             B_trunc_fu_1206             |    0    |    0    |    0    |    0    |
|          |              tmp_3_fu_1250              |    0    |    0    |    0    |    0    |
|          |            trunc_ln1_fu_1276            |    0    |    0    |    0    |    0    |
|          |              tmp_2_fu_1307              |    0    |    0    |    0    |    0    |
|          |              tmp_6_fu_1338              |    0    |    0    |    0    |    0    |
|partselect|            trunc_ln2_fu_1369            |    0    |    0    |    0    |    0    |
|          |            trunc_ln3_fu_1400            |    0    |    0    |    0    |    0    |
|          |            trunc_ln4_fu_1410            |    0    |    0    |    0    |    0    |
|          |           lshr_ln16_1_fu_1474           |    0    |    0    |    0    |    0    |
|          |            trunc_ln5_fu_1504            |    0    |    0    |    0    |    0    |
|          |              tmp_5_fu_1514              |    0    |    0    |    0    |    0    |
|          |              tmp_7_fu_1546              |    0    |    0    |    0    |    0    |
|          |              tmp_8_fu_1568              |    0    |    0    |    0    |    0    |
|          |            trunc_ln6_fu_1610            |    0    |    0    |    0    |    0    |
|          |             lshr_ln1_fu_1661            |    0    |    0    |    0    |    0    |
|          |              tmp_12_fu_1743             |    0    |    0    |    0    |    0    |
|          |              tmp_13_fu_1753             |    0    |    0    |    0    |    0    |
|          |              tmp_14_fu_1845             |    0    |    0    |    0    |    0    |
|          |              tmp_15_fu_1855             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |                 X_fu_998                |    0    |    0    |    0    |    0    |
|          |                t_fu_1098                |    0    |    0    |    0    |    0    |
|          |             out_bits_fu_1522            |    0    |    0    |    0    |    0    |
|          |            out_bits_4_fu_1556           |    0    |    0    |    0    |    0    |
|bitconcatenate|            out_bits_5_fu_1578           |    0    |    0    |    0    |    0    |
|          |            out_bits_3_fu_1670           |    0    |    0    |    0    |    0    |
|          |              index_fu_1873              |    0    |    0    |    0    |    0    |
|          |               t_5_fu_2220               |    0    |    0    |    0    |    0    |
|          |               t_6_fu_2227               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |            sext_ln78_fu_1351            |    0    |    0    |    0    |    0    |
|          |            sext_ln79_fu_1382            |    0    |    0    |    0    |    0    |
|   sext   |            sext_ln80_fu_1437            |    0    |    0    |    0    |    0    |
|          |           sext_ln80_1_fu_1440           |    0    |    0    |    0    |    0    |
|          |           sext_ln80_2_fu_1449           |    0    |    0    |    0    |    0    |
|          |            sext_ln163_fu_1771           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   Total  |                                         |    26   |  2.397  |   624   |   4474  |
|----------|-----------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|            A_reg_2579           |    7   |
|            B_reg_2573           |   22   |
|         B_trunc_reg_2584        |   15   |
|          Ex_1_reg_2545          |    8   |
|           Med_reg_2508          |   80   |
|        Mx_bits_3_reg_2535       |   58   |
|       add_ln75_1_reg_2655       |   27   |
|       add_ln80_1_reg_2660       |   28   |
|        and_ln179_reg_2519       |    1   |
|           c_2_reg_2719          |   32   |
|           c_3_reg_2697          |   32   |
|           c_4_reg_2708          |   32   |
|         c_out_2_reg_2840        |   32   |
|        closepath_reg_2492       |    1   |
|          conv1_reg_2446         |   32   |
|          conv_reg_2418          |   32   |
|      cos_K02_addr_reg_2589      |    7   |
|      cos_K13_addr_reg_2594      |    7   |
|      cos_K24_addr_reg_2605      |    7   |
|       cos_result_reg_2687       |   29   |
|    cos_results_exp_2_reg_2809   |    8   |
|    cos_results_sig_1_reg_2814   |   23   |
|   cos_results_sign_2_reg_2804   |    1   |
|         din_exp_reg_2479        |    8   |
|         din_sig_reg_2486        |   23   |
|        din_sign_reg_2473        |    1   |
|          i_24_reg_2424          |   10   |
|            i_reg_2406           |   10   |
|        icmp_ln16_reg_2433       |    1   |
|       icmp_ln186_reg_2564       |    1   |
|       icmp_ln306_reg_2734       |    1   |
|        in_0_addr_reg_2847       |    6   |
|       in_10_addr_reg_2872       |    6   |
|       in_11_addr_reg_2764       |    6   |
|       in_12_addr_reg_2877       |    6   |
|       in_13_addr_reg_2769       |    6   |
|       in_14_addr_reg_2882       |    6   |
|       in_15_addr_reg_2774       |    6   |
|        in_1_addr_reg_2739       |    6   |
|        in_2_addr_reg_2852       |    6   |
|        in_3_addr_reg_2744       |    6   |
|        in_4_addr_reg_2857       |    6   |
|        in_5_addr_reg_2749       |    6   |
|        in_6_addr_reg_2862       |    6   |
|        in_7_addr_reg_2754       |    6   |
|        in_8_addr_reg_2867       |    6   |
|        in_9_addr_reg_2759       |    6   |
|            k_reg_2529           |    3   |
|        lshr_ln1_reg_2784        |    7   |
|          mul2_reg_2898          |   32   |
|          mul7_reg_2893          |   32   |
|           mul_reg_2451          |   32   |
|        pos_read_reg_2413        |   32   |
|ref_4oPi_table_1001_addr_reg_2498|    4   |
|         s_out_2_reg_2833        |   32   |
|      sin_K05_addr_reg_2610      |    7   |
|      sin_K16_addr_reg_2615      |    7   |
|      sin_K27_addr_reg_2620      |    7   |
|    sin_results_exp_1_reg_2794   |    8   |
|    sin_results_sig_1_reg_2799   |   23   |
|   sin_results_sign_2_reg_2789   |    1   |
|         tmp_10_reg_2887         |   32   |
|         tmp_11_reg_2825         |   32   |
|         tmp_16_reg_2552         |    1   |
|          tmp_2_reg_2630         |   21   |
|          tmp_3_reg_2599         |   15   |
|          tmp_4_reg_2540         |   29   |
|          tmp_6_reg_2635         |   13   |
|          tmp_9_reg_2819         |    1   |
|           tmp_reg_2462          |   32   |
|          tmp_s_reg_2558         |   29   |
|      trunc_ln16_1_reg_2437      |    3   |
|       trunc_ln16_reg_2779       |    4   |
|        trunc_ln1_reg_2625       |   27   |
|       trunc_ln276_reg_2692      |   13   |
|      trunc_ln281_2_reg_2713     |    6   |
|      trunc_ln281_3_reg_2724     |    6   |
|       trunc_ln281_reg_2702      |    6   |
|        trunc_ln2_reg_2640       |   20   |
|       trunc_ln379_reg_2503      |    4   |
|        trunc_ln3_reg_2645       |   12   |
|        trunc_ln4_reg_2650       |   28   |
|        trunc_ln6_reg_2729       |   27   |
|           val_reg_2468          |   32   |
|        y_assign_reg_2457        |   32   |
|       zext_ln16_1_reg_2675      |   64   |
|        zext_ln18_reg_2441       |   32   |
|       zext_ln468_reg_2514       |   80   |
|       zext_ln80_1_reg_2665      |   57   |
|        zext_ln80_reg_2670       |   57   |
+---------------------------------+--------+
|              Total              |  1614  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_371 |  p0  |   2  |   4  |    8   ||    0    ||    8    |
| grp_access_fu_384 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_397 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_410 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_423 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_436 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_449 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_511 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_517 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_523 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_529 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_535 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_541 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_547 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_553 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_615 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_621 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_627 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_633 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_639 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_645 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_651 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_657 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
|     grp_fu_798    |  p0  |   4  |  32  |   128  ||    0    ||    32   |
|     grp_fu_824    |  p0  |   2  |  29  |   58   ||    0    ||    32   |
|     grp_fu_824    |  p1  |   2  |  28  |   56   ||    0    ||    32   |
|     grp_fu_828    |  p1  |   2  |  24  |   48   ||    0    ||    32   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   574  ||   9.98  ||    0    ||   312   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   26   |    2   |   624  |  4474  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    0   |   312  |
|  Register |    -   |    -   |  1614  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   26   |   12   |  2238  |  4786  |
+-----------+--------+--------+--------+--------+
