git clone --depth 1 --no-tags https://github.com/malikshanaah1999/802.11Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634206363
git clone --depth 1 --no-tags https://github.com/brantlii/Mini-SRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627753575
git clone --depth 1 --no-tags https://github.com/Mostafa12d/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627928016
git clone --depth 1 --no-tags https://github.com/liuweiseu/snap_hdl_tut.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628376979
git clone --depth 1 --no-tags https://github.com/ozcaglarbora/ram_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628198016
git clone --depth 1 --no-tags https://github.com/stark-phoenix/Serial-Peripheral-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628564888
git clone --depth 1 --no-tags https://github.com/psychogenic/tt03_neptune_constantwindow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630116575
git clone --depth 1 --no-tags https://github.com/pyamnihc/caravel_test_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631060397
git clone --depth 1 --no-tags https://github.com/Potato-TW/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631326012
git clone --depth 1 --no-tags https://github.com/Thaniana/systolic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628710358
git clone --depth 1 --no-tags https://github.com/a20084551/frequency_analysis_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631925751
git clone --depth 1 --no-tags https://github.com/cetincangokal/single-port-ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631952042
git clone --depth 1 --no-tags https://github.com/imbnayan99/50-Days-of-RTL-1.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632349505
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/PISO_Shift_Register-Day-017-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633051969
git clone --depth 1 --no-tags https://github.com/miketanto/ece385-finalproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633227436
git clone --depth 1 --no-tags https://github.com/TannerHollis/LED_Matrix_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633224134
git clone --depth 1 --no-tags https://github.com/joshuanieh/Gauss-Seidel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633296113
git clone --depth 1 --no-tags https://github.com/ZainabbHaider/CA-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633244847
git clone --depth 1 --no-tags https://github.com/GM-Chess/RISC-V_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633992218
git clone --depth 1 --no-tags https://github.com/jszprada/ONP-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633958915
git clone --depth 1 --no-tags https://github.com/tatakassab/SignedMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634385878
git clone --depth 1 --no-tags https://github.com/NayanaRajeev/Coffee_Vending_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634328853
git clone --depth 1 --no-tags https://github.com/NayanaRajeev/4_bit_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634330141
git clone --depth 1 --no-tags https://github.com/Jormit/Verilog-FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634161683
git clone --depth 1 --no-tags https://github.com/alperenaydinn/trafficligths.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634546630
git clone --depth 1 --no-tags https://github.com/mojtabahadei81/CarrySellectAdder-32-bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633600126
git clone --depth 1 --no-tags https://github.com/MohamdFekry/Pipelined-RV32IMC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634194184
git clone --depth 1 --no-tags https://github.com/2022Test2022/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634139239
git clone --depth 1 --no-tags https://github.com/HotMercury/NCKU_IC_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628982818
git clone --depth 1 --no-tags https://github.com/AlanPonnachan/Imageprocessing23_fpga2363.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629451145
git clone --depth 1 --no-tags https://github.com/hanxinwa/-FIFO-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630693928
git clone --depth 1 --no-tags https://github.com/dwisehart/tt03-ring-grey.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630719848
git clone --depth 1 --no-tags https://github.com/marco-milanesi/FPGA-based-Digital-Twin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633233841
git clone --depth 1 --no-tags https://github.com/Dasharo/verilog-tpm-fifo-registers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634493064
git clone --depth 1 --no-tags https://github.com/dila128/Gomulu_Sistemler_Tek_Port_RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627983569
git clone --depth 1 --no-tags https://github.com/rockyco/PR_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629145096
git clone --depth 1 --no-tags https://github.com/JohnWicksPenc1l/HSD_Matrix_Multiplication_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629181510
git clone --depth 1 --no-tags https://github.com/Pritam-Sethuraman/Calc3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629076300
git clone --depth 1 --no-tags https://github.com/Eric-Xie98/automated_birdhouse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630081293
git clone --depth 1 --no-tags https://github.com/sumanthbs17/Challenge_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629916229
git clone --depth 1 --no-tags https://github.com/TVCONG/digital_design_lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631425778
git clone --depth 1 --no-tags https://github.com/ahmedkha2/Register-File.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631144714
git clone --depth 1 --no-tags https://github.com/CesarSant0s/monoCicloMips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631374167
git clone --depth 1 --no-tags https://github.com/Gcerpa01/CompE470.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631786769
git clone --depth 1 --no-tags https://github.com/Mohammad-AbuJaber/Verilog-Digital-Systems-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628294633
git clone --depth 1 --no-tags https://github.com/IBDELMA/CALC-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628476890
git clone --depth 1 --no-tags https://github.com/chitwang/CSE-BUBBLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628391550
git clone --depth 1 --no-tags https://github.com/haniomar2000/Trafik-Hani.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628437585
git clone --depth 1 --no-tags https://github.com/Pritam-Sethuraman/Calc2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628788472
git clone --depth 1 --no-tags https://github.com/syedahsan297engr/Verilog_Modeling_Techniques.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628718576
git clone --depth 1 --no-tags https://github.com/Abd1997-Dev/Design-and-Testbench-of-the-JTAG-TAP-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629363486
git clone --depth 1 --no-tags https://github.com/FiZufa/CS202-CPU-Project-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631902265
git clone --depth 1 --no-tags https://github.com/M-H-Elarabawy/caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631912855
git clone --depth 1 --no-tags https://github.com/jakobhindemith/memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631920101
git clone --depth 1 --no-tags https://github.com/yashkthr/AxPPA-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632112000
git clone --depth 1 --no-tags https://github.com/Derek46518/ComputerOrgMidtermProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631969067
git clone --depth 1 --no-tags https://github.com/shalan/caravel_ips_tc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634584478
git clone --depth 1 --no-tags https://github.com/johnwinans/IceStick-Examples-Icarus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634654777
git clone --depth 1 --no-tags https://github.com/josborja7castillo/caravel_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634195638
git clone --depth 1 --no-tags https://github.com/diqingz/pokemaze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633179220
git clone --depth 1 --no-tags https://github.com/leon-ufba/ransac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633649190
git clone --depth 1 --no-tags https://github.com/mohamedmorsi22/uart-module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632709914
git clone --depth 1 --no-tags https://github.com/TonyKorol1/152Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633135874
git clone --depth 1 --no-tags https://github.com/Sebastian-GA/verilog-basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632227795
git clone --depth 1 --no-tags https://github.com/radumto/my_aes128_ip_coprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633891833
git clone --depth 1 --no-tags https://github.com/rheefine/Embedded_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633890941
git clone --depth 1 --no-tags https://github.com/choidaedae/POSTECH-CSED311-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631854436
git clone --depth 1 --no-tags https://github.com/Invisiphantom/RISC-V-Single-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632924311
git clone --depth 1 --no-tags https://github.com/jaewonlee16/tsc_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630886297
git clone --depth 1 --no-tags https://github.com/Harshit0143/project.v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631680354
git clone --depth 1 --no-tags https://github.com/abundance-io/verilog_game_hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631375193
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/D-FF-Day-014-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631643926
git clone --depth 1 --no-tags https://github.com/MohamadDibassy/CSE-490-Project-1-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628665916
git clone --depth 1 --no-tags https://github.com/tastynoob/riscv-decoder-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629623883
git clone --depth 1 --no-tags https://github.com/Gunasaikiran/ALL_IN_ONE_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630334988
git clone --depth 1 --no-tags https://github.com/Amalziad1/FSM-traffic-light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630174186
git clone --depth 1 --no-tags https://github.com/guilp03/Projeto-SD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630022512
git clone --depth 1 --no-tags https://github.com/KzcDuD/Digital_Design-111-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630013772
git clone --depth 1 --no-tags https://github.com/ara-chi/Study_VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630971114
git clone --depth 1 --no-tags https://github.com/Hikari0893/mat_mul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629680316
git clone --depth 1 --no-tags https://github.com/Thiagotvr/digital-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629680137
git clone --depth 1 --no-tags https://github.com/cetincangokal/trafic_light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631946849
git clone --depth 1 --no-tags https://github.com/nguyenvietthi/edabk_degital_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631138000
git clone --depth 1 --no-tags https://github.com/Arkhaios40/lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631414969
git clone --depth 1 --no-tags https://github.com/taruntejreddych/HSCA-Spring-2023-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629176315
git clone --depth 1 --no-tags https://github.com/taegun-kim/Traffic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628501013
git clone --depth 1 --no-tags https://github.com/EDL12/Proj2_VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628394736
git clone --depth 1 --no-tags https://github.com/ichi4096/fpga-pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633490396
git clone --depth 1 --no-tags https://github.com/Basant-Elhussein/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632627764
git clone --depth 1 --no-tags https://github.com/BarboraLysa/digital-electronics-1-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632648528
git clone --depth 1 --no-tags https://github.com/yourealfun/mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633004791
git clone --depth 1 --no-tags https://github.com/Suedz01/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633561626
git clone --depth 1 --no-tags https://github.com/AlexandeGomez/PROYECTO_32X32MAT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633584809
