Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/spi_slave_6.v" into library work
Parsing module <spi_slave_6>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/serial_tx_8.v" into library work
Parsing module <serial_tx_8>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/serial_tx_8.v" Line 14. parameter declaration becomes local in serial_tx_8 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/serial_rx_7.v" into library work
Parsing module <serial_rx_7>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/serial_rx_7.v" Line 12. parameter declaration becomes local in serial_rx_7 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mems_rom_9.v" into library work
Parsing module <mems_rom_9>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/cclk_detector_5.v" into library work
Parsing module <cclk_detector_5>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/cclk_detector_5.v" Line 10. parameter declaration becomes local in cclk_detector_5 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/my_clk_4.v" into library work
Parsing module <my_clk_4>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/my_clk_4.v" Line 12. parameter declaration becomes local in my_clk_4 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mems_spi_3.v" into library work
Parsing module <mems_spi_3>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mems_spi_3.v" Line 20. parameter declaration becomes local in mems_spi_3 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mems_control_2.v" into library work
Parsing module <mems_control_2>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/avr_interface_1.v" into library work
Parsing module <avr_interface_1>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/avr_interface_1.v" Line 80. parameter declaration becomes local in avr_interface_1 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 34: Assignment to mojo_clk ignored, since the identifier is never used

Elaborating module <avr_interface_1>.

Elaborating module <cclk_detector_5(CLK_RATE=50000000)>.

Elaborating module <spi_slave_6>.

Elaborating module <serial_rx_7(CLK_PER_BIT=100)>.

Elaborating module <serial_tx_8(CLK_PER_BIT=100)>.

Elaborating module <mems_control_2>.

Elaborating module <mems_rom_9>.
WARNING:HDLCompiler:634 - "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mems_rom_9.v" Line 15: Net <rom_data[1][15]> does not have a driver.

Elaborating module <mems_spi_3(CLK_DIV=32'sb0111110)>.

Elaborating module <my_clk_4(CLK_DIV=32'sb011110000)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mojo_top_0.v".
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mojo_top_0.v" line 61: Output port <sample> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mojo_top_0.v" line 61: Output port <sample_channel> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mojo_top_0.v" line 61: Output port <new_sample> of the instance <avr_interface> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mojo_top_0> synthesized.

Synthesizing Unit <avr_interface_1>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/avr_interface_1.v".
        CLK_RATE = 50000000
        SERIAL_BAUD_RATE = 500000
    Found 10-bit register for signal <sample_q>.
    Found 1-bit register for signal <new_sample_q>.
    Found 4-bit register for signal <block_q>.
    Found 1-bit register for signal <busy_q>.
    Found 4-bit register for signal <sample_channel_q>.
    Found 1-bit register for signal <byte_ct_q>.
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 106
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 106
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 106
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 106
    Found 1-bit tristate buffer for signal <spi_miso> created at line 107
    Found 1-bit tristate buffer for signal <tx> created at line 108
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <avr_interface_1> synthesized.

Synthesizing Unit <cclk_detector_5>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/cclk_detector_5.v".
        CLK_RATE = 50000000
    Found 1-bit register for signal <ready_q>.
    Found 10-bit register for signal <ctr_q>.
    Found 10-bit adder for signal <ctr_q[9]_GND_3_o_add_2_OUT> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <cclk_detector_5> synthesized.

Synthesizing Unit <spi_slave_6>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/spi_slave_6.v".
    Found 3-bit register for signal <bit_ct_q>.
    Found 8-bit register for signal <dout_q>.
    Found 1-bit register for signal <miso_q>.
    Found 1-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 1-bit register for signal <ss_q>.
    Found 8-bit register for signal <data_q>.
    Found 1-bit register for signal <sck_old_q>.
    Found 1-bit register for signal <done_q>.
    Found 3-bit adder for signal <bit_ct_q[2]_GND_4_o_add_1_OUT> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <spi_slave_6> synthesized.

Synthesizing Unit <serial_rx_7>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/serial_rx_7.v".
        CLK_PER_BIT = 100
    Found 3-bit register for signal <bit_ctr_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <rx_q>.
    Found 8-bit register for signal <data_q>.
    Found 7-bit register for signal <ctr_q>.
    Found finite state machine <FSM_0> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <ctr_q[6]_GND_5_o_add_7_OUT> created at line 54.
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_5_o_add_9_OUT> created at line 57.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_rx_7> synthesized.

Synthesizing Unit <serial_tx_8>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/serial_tx_8.v".
        CLK_PER_BIT = 100
    Found 1-bit register for signal <tx_q>.
    Found 1-bit register for signal <block_q>.
    Found 8-bit register for signal <data_q>.
    Found 3-bit register for signal <bit_ctr_q>.
    Found 7-bit register for signal <ctr_q>.
    Found 1-bit register for signal <busy_q>.
    Found 2-bit register for signal <state_q>.
    Found finite state machine <FSM_1> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_6_o_add_13_OUT> created at line 73.
    Found 7-bit adder for signal <ctr_q[6]_GND_6_o_add_19_OUT> created at line 82.
    Found 1-bit 8-to-1 multiplexer for signal <bit_ctr_q[2]_data_q[7]_Mux_10_o> created at line 69.
    Found 7-bit 4-to-1 multiplexer for signal <ctr_d> created at line 41.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_tx_8> synthesized.

Synthesizing Unit <mems_control_2>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mems_control_2.v".
        line_delay = 0
        frame_delay = 0
WARNING:Xst:647 - Input <tx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <new_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <tx_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 24-bit register for signal <data_miso_3>.
    Found 24-bit register for signal <data_miso_2>.
    Found 24-bit register for signal <data_miso_1>.
    Found 1-bit register for signal <pre_line>.
    Found 1-bit register for signal <pre_frame>.
    Found 2-bit register for signal <line_delay_shift>.
    Found 2-bit register for signal <frame_delay_shift>.
    Found 2-bit register for signal <state_q>.
    Found 2-bit register for signal <ch_state_q>.
    Found 1-bit register for signal <start_q>.
    Found 16-bit register for signal <addr_q>.
    Found 1-bit register for signal <play_q>.
    Found 24-bit register for signal <data_miso_4>.
    Found finite state machine <FSM_3> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 22                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <ch_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | _n0123 (negative)                              |
    | Reset              | state_q<0> (negative)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <addr_q[15]_GND_13_o_add_43_OUT> created at line 252.
    Found 16-bit 4-to-1 multiplexer for signal <ch_state_q[1]_addr_q[15]_wide_mux_48_OUT> created at line 182.
    Found 1-bit 4-to-1 multiplexer for signal <start_d> created at line 148.
    Found 16-bit 4-to-1 multiplexer for signal <addr_d> created at line 148.
    Found 24-bit comparator lessequal for signal <n0009> created at line 107
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <ch_state_q> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 120 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <mems_control_2> synthesized.

Synthesizing Unit <mems_rom_9>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mems_rom_9.v".
        rom_size = 1681
WARNING:Xst:653 - Signal <rom_data<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rom_data<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 24-bit register for signal <data_q>.
    Found 16-bit subtractor for signal <antidata> created at line 39.
    Found 2048x32-bit Read Only RAM for signal <_n3867>
WARNING:Xst:737 - Found 1-bit latch for signal <data_d<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_d<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_d<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_d<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_d<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_d<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_d<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_d<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_d<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_d<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_d<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_d<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_d<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_d<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_d<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_d<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_d<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_d<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_d<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred  19 Latch(s).
	inferred  18 Multiplexer(s).
Unit <mems_rom_9> synthesized.

Synthesizing Unit <mems_spi_3>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/mems_spi_3.v".
        CLK_DIV = 62
    Found 24-bit register for signal <data_q>.
    Found 6-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 3-bit register for signal <state_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 1-bit register for signal <CS_q>.
    Found 5-bit register for signal <ctr_q>.
    Found finite state machine <FSM_5> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <ctr_q[4]_GND_41_o_add_12_OUT> created at line 85.
    Found 6-bit adder for signal <sck_q[5]_GND_41_o_add_8_OUT> created at line 107.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mems_spi_3> synthesized.

Synthesizing Unit <my_clk_4>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_3fps_25_trig - Copy/work/planAhead/MEMS_JAN_5_SIN/MEMS_JAN_5_SIN.srcs/sources_1/imports/verilog/my_clk_4.v".
        CLK_DIV = 240
    Found 1-bit register for signal <my_clk_q>.
    Found 8-bit register for signal <cnt_q>.
    Found 8-bit adder for signal <cnt_d> created at line 20.
    Found 8-bit comparator lessequal for signal <cnt_q[7]_GND_42_o_LessThan_2_o> created at line 21
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <my_clk_4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 2048x32-bit single-port Read Only RAM                 : 1
# Adders/Subtractors                                   : 11
 10-bit adder                                          : 1
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 3-bit adder                                           : 3
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 1
# Registers                                            : 48
 1-bit register                                        : 23
 10-bit register                                       : 2
 16-bit register                                       : 1
 2-bit register                                        : 2
 24-bit register                                       : 6
 3-bit register                                        : 3
 4-bit register                                        : 2
 5-bit register                                        : 1
 6-bit register                                        : 1
 7-bit register                                        : 2
 8-bit register                                        : 5
# Latches                                              : 19
 1-bit latch                                           : 19
# Comparators                                          : 2
 24-bit comparator lessequal                           : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 55
 1-bit 2-to-1 multiplexer                              : 23
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 4
 16-bit 4-to-1 multiplexer                             : 2
 24-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 10
 7-bit 2-to-1 multiplexer                              : 6
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 5
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <cclk_detector_5>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <cclk_detector_5> synthesized (advanced).

Synthesizing (advanced) Unit <mems_control_2>.
INFO:Xst:3226 - The RAM <mems_rom/Mram__n3867> will be implemented as a BLOCK RAM, absorbing the following register(s): <addr_q>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr_d<12:2>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mems_control_2> synthesized (advanced).

Synthesizing (advanced) Unit <mems_spi_3>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <mems_spi_3> synthesized (advanced).

Synthesizing (advanced) Unit <my_clk_4>.
The following registers are absorbed into counter <cnt_q>: 1 register on signal <cnt_q>.
Unit <my_clk_4> synthesized (advanced).

Synthesizing (advanced) Unit <serial_rx_7>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_rx_7> synthesized (advanced).

Synthesizing (advanced) Unit <serial_tx_8>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_tx_8> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave_6>.
The following registers are absorbed into counter <bit_ct_q>: 1 register on signal <bit_ct_q>.
Unit <spi_slave_6> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 2048x32-bit single-port block Read Only RAM           : 1
# Adders/Subtractors                                   : 5
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 2
# Counters                                             : 6
 10-bit up counter                                     : 1
 3-bit up counter                                      : 3
 5-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 257
 Flip-Flops                                            : 257
# Comparators                                          : 2
 24-bit comparator lessequal                           : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 52
 1-bit 2-to-1 multiplexer                              : 23
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 4
 16-bit 4-to-1 multiplexer                             : 2
 24-bit 2-to-1 multiplexer                             : 2
 6-bit 2-to-1 multiplexer                              : 10
 7-bit 2-to-1 multiplexer                              : 6
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 5
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr_interface/serial_tx/FSM_1> on signal <state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr_interface/serial_rx/FSM_0> on signal <state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mems_control/FSM_3> on signal <state_q[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 10
 10    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mems_control/FSM_4> on signal <ch_state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mems_spi_master/FSM_5> on signal <state_q[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
WARNING:Xst:1710 - FF/Latch <mems_rom/data_q_18> (without init value) has a constant value of 0 in block <mems_control_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mems_rom/data_q_19> (without init value) has a constant value of 1 in block <mems_control_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mems_rom/data_q_22> (without init value) has a constant value of 0 in block <mems_control_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mems_rom/data_q_23> (without init value) has a constant value of 0 in block <mems_control_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_miso_1_18> (without init value) has a constant value of 0 in block <mems_control_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_miso_1_19> (without init value) has a constant value of 1 in block <mems_control_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_miso_1_22> (without init value) has a constant value of 0 in block <mems_control_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_miso_1_23> (without init value) has a constant value of 0 in block <mems_control_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_miso_2_23> (without init value) has a constant value of 0 in block <mems_control_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_miso_2_22> (without init value) has a constant value of 0 in block <mems_control_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_miso_2_19> (without init value) has a constant value of 1 in block <mems_control_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_miso_2_18> (without init value) has a constant value of 0 in block <mems_control_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_miso_3_18> (without init value) has a constant value of 0 in block <mems_control_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_miso_3_19> (without init value) has a constant value of 1 in block <mems_control_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_miso_3_22> (without init value) has a constant value of 0 in block <mems_control_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_miso_3_23> (without init value) has a constant value of 0 in block <mems_control_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_miso_4_18> (without init value) has a constant value of 0 in block <mems_control_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_miso_4_19> (without init value) has a constant value of 1 in block <mems_control_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_miso_4_22> (without init value) has a constant value of 0 in block <mems_control_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_miso_4_23> (without init value) has a constant value of 0 in block <mems_control_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <avr_interface/sample_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/new_sample_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/byte_ct_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    mems_rom/data_d_21 in unit <mems_control_2>


Optimizing unit <mojo_top_0> ...

Optimizing unit <serial_tx_8> ...

Optimizing unit <spi_slave_6> ...

Optimizing unit <serial_rx_7> ...

Optimizing unit <mems_control_2> ...

Optimizing unit <mems_spi_3> ...
WARNING:Xst:1710 - FF/Latch <avr_interface/busy_q> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/state_q_FSM_FFd2> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/tx_q> (without init value) has a constant value of 1 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/data_q_7> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/data_q_6> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/data_q_5> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/data_q_4> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/data_q_3> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/data_q_2> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/data_q_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/data_q_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/block_q> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/done_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <avr_interface/block_q_0> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <avr_interface/block_q_1> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <avr_interface/block_q_2> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <avr_interface/block_q_3> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <avr_interface/serial_tx/busy_q> is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/bit_ctr_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/bit_ctr_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/bit_ctr_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/state_q_FSM_FFd1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/ctr_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/ctr_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/ctr_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/ctr_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/ctr_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/ctr_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/ctr_q_0> of sequential type is unconnected in block <mojo_top_0>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 7.
FlipFlop mems_spi_master/state_q_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <mems_control/frame_delay_shift_0>.
	Found 4-bit shift register for signal <mems_control/data_miso_4_21>.
	Found 4-bit shift register for signal <mems_control/data_miso_4_20>.
	Found 4-bit shift register for signal <mems_control/data_miso_4_17>.
	Found 4-bit shift register for signal <mems_control/data_miso_4_16>.
	Found 4-bit shift register for signal <mems_control/data_miso_4_15>.
	Found 4-bit shift register for signal <mems_control/data_miso_4_14>.
	Found 4-bit shift register for signal <mems_control/data_miso_4_13>.
	Found 4-bit shift register for signal <mems_control/data_miso_4_12>.
	Found 4-bit shift register for signal <mems_control/data_miso_4_11>.
	Found 4-bit shift register for signal <mems_control/data_miso_4_10>.
	Found 4-bit shift register for signal <mems_control/data_miso_4_9>.
	Found 4-bit shift register for signal <mems_control/data_miso_4_8>.
	Found 4-bit shift register for signal <mems_control/data_miso_4_7>.
	Found 4-bit shift register for signal <mems_control/data_miso_4_6>.
	Found 4-bit shift register for signal <mems_control/data_miso_4_5>.
	Found 4-bit shift register for signal <mems_control/data_miso_4_4>.
	Found 4-bit shift register for signal <mems_control/data_miso_4_3>.
	Found 4-bit shift register for signal <mems_control/data_miso_4_2>.
	Found 4-bit shift register for signal <mems_control/data_miso_4_1>.
	Found 4-bit shift register for signal <mems_control/data_miso_4_0>.
	Found 2-bit shift register for signal <mems_control/line_delay_shift_0>.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 144
 Flip-Flops                                            : 144
# Shift Registers                                      : 22
 2-bit shift register                                  : 2
 4-bit shift register                                  : 20

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 371
#      GND                         : 5
#      INV                         : 18
#      LUT1                        : 35
#      LUT2                        : 39
#      LUT3                        : 50
#      LUT4                        : 45
#      LUT5                        : 34
#      LUT6                        : 29
#      MUXCY                       : 60
#      VCC                         : 6
#      XORCY                       : 50
# FlipFlops/Latches                : 185
#      FD                          : 46
#      FDE                         : 38
#      FDR                         : 11
#      FDR_1                       : 2
#      FDRE                        : 60
#      FDS                         : 1
#      FDSE                        : 8
#      LD                          : 1
#      LDC                         : 18
# RAMS                             : 4
#      RAMB16BWER                  : 4
# Shift Registers                  : 22
#      SRLC16E                     : 22
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 6
#      OBUF                        : 15
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             185  out of  11440     1%  
 Number of Slice LUTs:                  272  out of   5720     4%  
    Number used as Logic:               250  out of   5720     4%  
    Number used as Memory:               22  out of   1440     1%  
       Number used as SRL:               22

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    295
   Number with an unused Flip Flop:     110  out of    295    37%  
   Number with an unused LUT:            23  out of    295     7%  
   Number of fully used LUT-FF pairs:   162  out of    295    54%  
   Number of unique control sets:        25

IO Utilization: 
 Number of IOs:                          29
 Number of bonded IOBs:                  28  out of    102    27%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of     32    12%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                | Load  |
-----------------------------------+--------------------------------------+-------+
clk                                | BUFGP                                | 148   |
mems_control/addr_q_1              | BUFG                                 | 44    |
mems_control/mems_rom/ENABLE_OBUF  | NONE(mems_control/mems_rom/data_d_15)| 19    |
-----------------------------------+--------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.618ns (Maximum Frequency: 131.268MHz)
   Minimum input arrival time before clock: 8.769ns
   Maximum output required time after clock: 6.379ns
   Maximum combinational path delay: 6.005ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.618ns (frequency: 131.268MHz)
  Total number of paths / destination ports: 4454 / 287
-------------------------------------------------------------------------
Delay:               7.618ns (Levels of Logic = 7)
  Source:            mems_control/addr_q_11 (FF)
  Destination:       mems_control_mems_rom/Mram__n38674 (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: mems_control/addr_q_11 to mems_control_mems_rom/Mram__n38674
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   1.234  addr_q_11 (addr_q_11)
     begin scope: 'mems_control/mems_rom:addr<11>'
     LUT6:I1->O            1   0.254   0.790  Mmux_done11 (Mmux_done1)
     LUT5:I3->O            2   0.250   0.726  Mmux_done13 (rom_scan_is_done)
     end scope: 'mems_control/mems_rom:rom_scan_is_done'
     LUT6:I5->O            1   0.254   0.682  Mmux_addr_d1011 (Mmux_addr_d1011)
     LUT4:I3->O           15   0.254   1.155  Mmux_addr_d1012 (Mmux_addr_d101)
     LUT5:I4->O            5   0.254   0.840  Mmux_addr_d81 (addr_d<12>)
     end scope: 'mems_control:addr_d<12>'
     begin scope: 'mems_control_mems_rom:addr_d<12>'
     RAMB16BWER:ADDRA13        0.400          Mram__n38671
    ----------------------------------------
    Total                      7.618ns (2.191ns logic, 5.427ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mems_control/addr_q_1'
  Clock period: 1.820ns (frequency: 549.451MHz)
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Delay:               1.820ns (Levels of Logic = 0)
  Source:            mems_control/Mshreg_data_miso_4_20 (FF)
  Destination:       mems_control/data_miso_4_20 (FF)
  Source Clock:      mems_control/addr_q_1 rising
  Destination Clock: mems_control/addr_q_1 rising

  Data Path: mems_control/Mshreg_data_miso_4_20 to mems_control/data_miso_4_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        1   1.746   0.000  Mshreg_data_miso_4_20 (Mshreg_data_miso_4_20)
     FDE:D                     0.074          data_miso_4_20
    ----------------------------------------
    Total                      1.820ns (1.820ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 142 / 131
-------------------------------------------------------------------------
Offset:              8.769ns (Levels of Logic = 9)
  Source:            rst_n (PAD)
  Destination:       mems_control_mems_rom/Mram__n38674 (RAM)
  Destination Clock: clk rising

  Data Path: rst_n to mems_control_mems_rom/Mram__n38674
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.328   1.582  rst_n_IBUF (rst_inv)
     begin scope: 'mems_control:rst_inv'
     begin scope: 'mems_control/mems_rom:rst_inv'
     LUT6:I0->O            1   0.254   0.790  Mmux_done11 (Mmux_done1)
     LUT5:I3->O            2   0.250   0.726  Mmux_done13 (rom_scan_is_done)
     end scope: 'mems_control/mems_rom:rom_scan_is_done'
     LUT6:I5->O            1   0.254   0.682  Mmux_addr_d1011 (Mmux_addr_d1011)
     LUT4:I3->O           15   0.254   1.155  Mmux_addr_d1012 (Mmux_addr_d101)
     LUT5:I4->O            5   0.254   0.840  Mmux_addr_d81 (addr_d<12>)
     end scope: 'mems_control:addr_d<12>'
     begin scope: 'mems_control_mems_rom:addr_d<12>'
     RAMB16BWER:ADDRA13        0.400          Mram__n38671
    ----------------------------------------
    Total                      8.769ns (2.994ns logic, 5.775ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mems_control/addr_q_1'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 2)
  Source:            mems_control/line_delay_shift_0 (FF)
  Destination:       led<1> (PAD)
  Source Clock:      mems_control/addr_q_1 rising

  Data Path: mems_control/line_delay_shift_0 to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.525   0.681  line_delay_shift_0 (line_delay_shift_0)
     end scope: 'mems_control:new_line'
     OBUF:I->O                 2.912          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 15 / 12
-------------------------------------------------------------------------
Offset:              6.379ns (Levels of Logic = 3)
  Source:            mems_spi_master/state_q_FSM_FFd2 (FF)
  Destination:       probe_spi_clock (PAD)
  Source Clock:      clk rising

  Data Path: mems_spi_master/state_q_FSM_FFd2 to probe_spi_clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             46   0.525   1.982  state_q_FSM_FFd2 (state_q_FSM_FFd2)
     LUT3:I0->O            2   0.235   0.725  _n0147_inv111 (sck)
     end scope: 'mems_spi_master:sck'
     OBUF:I->O                 2.912          probe_spi_clock_OBUF (probe_spi_clock)
    ----------------------------------------
    Total                      6.379ns (3.672ns logic, 2.707ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.005ns (Levels of Logic = 4)
  Source:            spi_ss (PAD)
  Destination:       spi_miso (PAD)

  Data Path: spi_ss to spi_miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.834  spi_ss_IBUF (spi_ss_IBUF)
     begin scope: 'avr_interface:spi_ss'
     LUT2:I0->O            1   0.250   0.681  ready_spi_ss_AND_3_o_inv1 (ready_spi_ss_AND_3_o_inv)
     end scope: 'avr_interface:ready_spi_ss_AND_3_o_inv'
     OBUFT:T->O                2.912          spi_miso_OBUFT (spi_miso)
    ----------------------------------------
    Total                      6.005ns (4.490ns logic, 1.515ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
clk                  |    7.618|         |    3.350|         |
mems_control/addr_q_1|         |         |    3.306|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mems_control/addr_q_1
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
clk                  |    1.328|    1.250|         |         |
mems_control/addr_q_1|    1.820|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mems_control/mems_rom/ENABLE_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    4.719|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 25.80 secs
 
--> 


Total memory usage is 415812 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  100 (   0 filtered)
Number of infos    :    5 (   0 filtered)

