/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [3:0] celloutsig_0_13z;
  wire [8:0] celloutsig_0_15z;
  wire [13:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_21z;
  wire [19:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [10:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [20:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~((celloutsig_1_8z | celloutsig_1_7z[1]) & celloutsig_1_5z);
  assign celloutsig_1_19z = ~((celloutsig_1_4z | celloutsig_1_13z[14]) & celloutsig_1_18z[2]);
  assign celloutsig_1_9z = celloutsig_1_1z ^ celloutsig_1_7z[1];
  assign celloutsig_0_32z = celloutsig_0_9z[3] ^ celloutsig_0_8z[2];
  assign celloutsig_0_3z = celloutsig_0_2z[8:6] / { 1'h1, in_data[41:40] };
  assign celloutsig_1_6z = { celloutsig_1_2z[11:6], celloutsig_1_1z } / { 1'h1, celloutsig_1_2z[12:8], in_data[96] };
  assign celloutsig_0_5z = { celloutsig_0_2z[8:7], celloutsig_0_3z } / { 1'h1, in_data[46:43] };
  assign celloutsig_0_15z = { celloutsig_0_2z[8:4], celloutsig_0_2z[7], celloutsig_0_6z } / { 1'h1, celloutsig_0_0z[2:0], celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_0z = in_data[26:23] / { 1'h1, in_data[77:75] };
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z } / { 1'h1, celloutsig_1_6z[2], celloutsig_1_1z };
  assign celloutsig_1_8z = in_data[102:98] == celloutsig_1_6z[5:1];
  assign celloutsig_0_4z = celloutsig_0_1z[12:1] === in_data[19:8];
  assign celloutsig_1_11z = { in_data[122:114], celloutsig_1_8z, celloutsig_1_9z } === { celloutsig_1_2z[9:0], celloutsig_1_10z };
  assign celloutsig_1_12z = { celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_11z } === { celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_6z[6:5], celloutsig_1_6z[1:0] };
  assign celloutsig_0_11z = { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_5z } === { celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_1_1z = { in_data[181:180], celloutsig_1_0z } >= in_data[179:175];
  assign celloutsig_1_4z = { celloutsig_1_3z[13:12], celloutsig_1_0z } >= { celloutsig_1_3z[4:1], celloutsig_1_1z };
  assign celloutsig_1_5z = celloutsig_1_3z[16:3] < celloutsig_1_2z[15:2];
  assign celloutsig_0_38z = celloutsig_0_4z & ~(celloutsig_0_21z[3]);
  assign celloutsig_1_0z = in_data[111:109] % { 1'h1, in_data[151:150] };
  assign celloutsig_1_3z = { celloutsig_1_2z[15:2], celloutsig_1_0z } * { celloutsig_1_2z[14:0], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_10z = in_data[26:24] * in_data[30:28];
  assign celloutsig_1_18z = celloutsig_1_5z ? celloutsig_1_3z[15:13] : celloutsig_1_2z[15:13];
  assign celloutsig_0_1z = in_data[4] ? in_data[56:43] : { in_data[16:7], celloutsig_0_0z };
  assign celloutsig_0_36z = - { celloutsig_0_5z[4:2], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_1_2z = - in_data[139:124];
  assign celloutsig_0_9z = ~ { celloutsig_0_0z[3:2], celloutsig_0_3z };
  assign celloutsig_0_21z = { celloutsig_0_15z[2], celloutsig_0_3z } | celloutsig_0_15z[8:5];
  assign celloutsig_0_37z = & { celloutsig_0_36z[1:0], celloutsig_0_32z };
  assign celloutsig_0_8z = { celloutsig_0_1z[3:2], celloutsig_0_4z } >> celloutsig_0_0z[2:0];
  assign celloutsig_1_13z = { celloutsig_1_3z[5:0], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_6z } >>> { celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_6z = celloutsig_0_1z[9:7] - in_data[56:54];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_13z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_13z = { celloutsig_0_1z[8], celloutsig_0_6z };
  assign celloutsig_0_2z[19:4] = ~ { in_data[54:43], celloutsig_0_0z };
  assign celloutsig_0_2z[3:0] = celloutsig_0_2z[7:4];
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
