{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1441576194369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1441576194371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep  6 14:49:54 2015 " "Processing started: Sun Sep  6 14:49:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1441576194371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1441576194371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADCinterface -c top_ADCinterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADCinterface -c top_ADCinterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1441576194371 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1441576195392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/SerialFIR/SerialFIR.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/SerialFIR/SerialFIR.v" { { "Info" "ISGN_ENTITY_NAME" "1 SerialFIR " "Found entity 1: SerialFIR" {  } { { "IP/SerialFIR/SerialFIR.v" "" { Text "/home/eric/GitHub/AMdemod/IP/SerialFIR/SerialFIR.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576215893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576215893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/CIC.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/CIC/CIC.v" { { "Info" "ISGN_ENTITY_NAME" "1 CIC " "Found entity 1: CIC" {  } { { "IP/CIC/CIC.v" "" { Text "/home/eric/GitHub/AMdemod/IP/CIC/CIC.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576215895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576215895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AMdemodulator/AMdemod.v 1 1 " "Found 1 design units, including 1 entities, in source file AMdemodulator/AMdemod.v" { { "Info" "ISGN_ENTITY_NAME" "1 AMdemod " "Found entity 1: AMdemod" {  } { { "AMdemodulator/AMdemod.v" "" { Text "/home/eric/GitHub/AMdemod/AMdemodulator/AMdemod.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576215896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576215896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/LO.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/LO.v" { { "Info" "ISGN_ENTITY_NAME" "1 LO " "Found entity 1: LO" {  } { { "IP/LO/synthesis/LO.v" "" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/LO.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576215897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576215897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/LO_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/LO_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LO_nco_ii_0 " "Found entity 1: LO_nco_ii_0" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576215900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576215900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "IP/LO/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/asj_nco_apr_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576215917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576215917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_axor_1p_lpm " "Found entity 1: cordic_axor_1p_lpm" {  } { { "IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v" "" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576215933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576215933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/dop_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/dop_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dop_reg " "Found entity 1: dop_reg" {  } { { "IP/LO/synthesis/submodules/dop_reg.v" "" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/dop_reg.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576215947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576215947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/cord_seg_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/cord_seg_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_seg_sel " "Found entity 1: cord_seg_sel" {  } { { "IP/LO/synthesis/submodules/cord_seg_sel.v" "" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/cord_seg_sel.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576215961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576215961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "IP/LO/synthesis/submodules/asj_dxx_g.v" "" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576215976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576215976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/cord_init.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/cord_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_init " "Found entity 1: cord_init" {  } { { "IP/LO/synthesis/submodules/cord_init.v" "" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/cord_init.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576215991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576215991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/cord_2c.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/cord_2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_2c " "Found entity 1: cord_2c" {  } { { "IP/LO/synthesis/submodules/cord_2c.v" "" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/cord_2c.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "IP/LO/synthesis/submodules/asj_altqmcpipe.v" "" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "IP/LO/synthesis/submodules/asj_nco_isdr.v" "" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/asj_nco_isdr.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/cord_fs.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/cord_fs.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_fs " "Found entity 1: cord_fs" {  } { { "IP/LO/synthesis/submodules/cord_fs.v" "" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/cord_fs.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "IP/LO/synthesis/submodules/asj_dxx.v" "" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/asj_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_zxor_1p_lpm " "Found entity 1: cordic_zxor_1p_lpm" {  } { { "IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v" "" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/asj_crd_par.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/asj_crd_par.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_crd_par " "Found entity 1: asj_crd_par" {  } { { "IP/LO/synthesis/submodules/asj_crd_par.v" "" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/asj_crd_par.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/cordic_sxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/cordic_sxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_sxor_1p_lpm " "Found entity 1: cordic_sxor_1p_lpm" {  } { { "IP/LO/synthesis/submodules/cordic_sxor_1p_lpm.v" "" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/cordic_sxor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_ADCinterface.v 1 1 " "Found 1 design units, including 1 entities, in source file top_ADCinterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_ADCinterface " "Found entity 1: top_ADCinterface" {  } { { "top_ADCinterface.v" "" { Text "/home/eric/GitHub/AMdemod/top_ADCinterface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/ADCinterface_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/ADCinterface_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys " "Found entity 1: ADCinterface_qsys" {  } { { "ADCinterface_qsys/synthesis/ADCinterface_qsys.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/ADCinterface_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_mm_interconnect_0 " "Found entity 1: ADCinterface_qsys_mm_interconnect_0" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216138 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: ADCinterface_qsys_mm_interconnect_0_rsp_mux" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: ADCinterface_qsys_mm_interconnect_0_cmd_mux" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: ADCinterface_qsys_mm_interconnect_0_cmd_demux" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216147 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216147 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216147 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216147 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216147 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1441576216153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216156 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1441576216157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ADCinterface_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ADCinterface_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1441576216162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ADCinterface_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ADCinterface_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1441576216162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: ADCinterface_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216162 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADCinterface_qsys_mm_interconnect_0_router_001 " "Found entity 2: ADCinterface_qsys_mm_interconnect_0_router_001" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ADCinterface_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ADCinterface_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1441576216163 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ADCinterface_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ADCinterface_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1441576216163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: ADCinterface_qsys_mm_interconnect_0_router_default_decode" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216164 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADCinterface_qsys_mm_interconnect_0_router " "Found entity 2: ADCinterface_qsys_mm_interconnect_0_router" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_master_0 " "Found entity 1: ADCinterface_qsys_master_0" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_master_0_p2b_adapter " "Found entity 1: ADCinterface_qsys_master_0_p2b_adapter" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_p2b_adapter.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_master_0_b2p_adapter " "Found entity 1: ADCinterface_qsys_master_0_b2p_adapter" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_b2p_adapter.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216184 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216184 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216184 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216184 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216184 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216184 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_master_0_timing_adt " "Found entity 1: ADCinterface_qsys_master_0_timing_adt" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_timing_adt.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216192 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216192 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/ADCinterface.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface " "Found entity 1: ADCinterface" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/ADCstream.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/ADCstream.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCstream " "Found entity 1: ADCstream" {  } { { "IP/ADCstream.v" "" { Text "/home/eric/GitHub/AMdemod/IP/ADCstream.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576216201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576216201 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_ADCinterface " "Elaborating entity \"top_ADCinterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1441576216375 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top_ADCinterface.v(40) " "Verilog HDL assignment warning at top_ADCinterface.v(40): truncated value with size 32 to match size of target (8)" {  } { { "top_ADCinterface.v" "" { Text "/home/eric/GitHub/AMdemod/top_ADCinterface.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576216377 "|top_ADCinterface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys ADCinterface_qsys:ADCinterface " "Elaborating entity \"ADCinterface_qsys\" for hierarchy \"ADCinterface_qsys:ADCinterface\"" {  } { { "top_ADCinterface.v" "ADCinterface" { Text "/home/eric/GitHub/AMdemod/top_ADCinterface.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576216389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface ADCinterface_qsys:ADCinterface\|ADCinterface:adcinterface_0 " "Elaborating entity \"ADCinterface\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface:adcinterface_0\"" {  } { { "ADCinterface_qsys/synthesis/ADCinterface_qsys.v" "adcinterface_0" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/ADCinterface_qsys.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576216402 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_null ADCinterface.v(82) " "Verilog HDL or VHDL warning at ADCinterface.v(82): object \"mem_null\" assigned a value but never read" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441576216403 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ADCinterface.v(106) " "Verilog HDL assignment warning at ADCinterface.v(106): truncated value with size 16 to match size of target (8)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576216404 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ADCinterface.v(108) " "Verilog HDL assignment warning at ADCinterface.v(108): truncated value with size 16 to match size of target (8)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576216404 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ADCinterface.v(109) " "Verilog HDL assignment warning at ADCinterface.v(109): truncated value with size 16 to match size of target (8)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576216404 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ADCinterface.v(110) " "Verilog HDL assignment warning at ADCinterface.v(110): truncated value with size 16 to match size of target (8)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576216404 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ADCinterface.v(111) " "Verilog HDL assignment warning at ADCinterface.v(111): truncated value with size 16 to match size of target (8)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576216405 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ADCinterface.v(112) " "Verilog HDL assignment warning at ADCinterface.v(112): truncated value with size 16 to match size of target (8)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576216405 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ADCinterface.v(113) " "Verilog HDL assignment warning at ADCinterface.v(113): truncated value with size 16 to match size of target (8)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576216405 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ADCinterface.v(114) " "Verilog HDL assignment warning at ADCinterface.v(114): truncated value with size 16 to match size of target (8)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576216405 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ADCinterface.v(115) " "Verilog HDL assignment warning at ADCinterface.v(115): truncated value with size 16 to match size of target (8)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576216405 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ADCinterface.v(116) " "Verilog HDL assignment warning at ADCinterface.v(116): truncated value with size 16 to match size of target (8)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576216405 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ADCinterface.v(148) " "Verilog HDL assignment warning at ADCinterface.v(148): truncated value with size 8 to match size of target (1)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576216408 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ADCinterface.v(203) " "Verilog HDL assignment warning at ADCinterface.v(203): truncated value with size 8 to match size of target (1)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576216411 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ADCinterface.v(204) " "Verilog HDL assignment warning at ADCinterface.v(204): truncated value with size 8 to match size of target (1)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576216411 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[9..14\] 0 ADCinterface.v(78) " "Net \"mem\[9..14\]\" at ADCinterface.v(78) has no driver or initial value, using a default initial value '0'" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1441576216417 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SDIO ADCinterface.v(20) " "Output port \"ADC_SDIO\" at ADCinterface.v(20) has no driver" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1441576216417 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_master_0 ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0 " "Elaborating entity \"ADCinterface_qsys_master_0\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\"" {  } { { "ADCinterface_qsys/synthesis/ADCinterface_qsys.v" "master_0" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/ADCinterface_qsys.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576216439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576216457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576216464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576216475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441576216480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576216481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576216481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576216481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576216481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576216481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576216481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576216481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576216481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576216481 ""}  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1441576216481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576216482 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576216488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441576217129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217129 ""}  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1441576217129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441576217218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217218 ""}  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1441576217218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_master_0_timing_adt ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|ADCinterface_qsys_master_0_timing_adt:timing_adt " "Elaborating entity \"ADCinterface_qsys_master_0_timing_adt\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|ADCinterface_qsys_master_0_timing_adt:timing_adt\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "timing_adt" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217271 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready ADCinterface_qsys_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at ADCinterface_qsys_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_timing_adt.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441576217271 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "fifo" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "b2p" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "p2b" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "transacto" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_master_0_b2p_adapter ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|ADCinterface_qsys_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"ADCinterface_qsys_master_0_b2p_adapter\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|ADCinterface_qsys_master_0_b2p_adapter:b2p_adapter\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "b2p_adapter" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217412 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel ADCinterface_qsys_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at ADCinterface_qsys_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_b2p_adapter.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441576217412 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ADCinterface_qsys_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at ADCinterface_qsys_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_b2p_adapter.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576217412 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_master_0_p2b_adapter ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|ADCinterface_qsys_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"ADCinterface_qsys_master_0_p2b_adapter\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|ADCinterface_qsys_master_0_p2b_adapter:p2b_adapter\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "p2b_adapter" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "rst_controller" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_mm_interconnect_0 ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ADCinterface_qsys_mm_interconnect_0\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "ADCinterface_qsys/synthesis/ADCinterface_qsys.v" "mm_interconnect_0" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/ADCinterface_qsys.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "master_0_master_translator" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adcinterface_0_avmm_control_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adcinterface_0_avmm_control_translator\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "adcinterface_0_avmm_control_translator" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "master_0_master_agent" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "adcinterface_0_avmm_control_agent" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "adcinterface_0_avmm_control_agent_rsp_fifo" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_mm_interconnect_0_router ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_router:router " "Elaborating entity \"ADCinterface_qsys_mm_interconnect_0_router\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_router:router\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "router" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_mm_interconnect_0_router_default_decode ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_router:router\|ADCinterface_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ADCinterface_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_router:router\|ADCinterface_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_mm_interconnect_0_router_001 ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ADCinterface_qsys_mm_interconnect_0_router_001\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "router_001" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_mm_interconnect_0_router_001_default_decode ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_router_001:router_001\|ADCinterface_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ADCinterface_qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_router_001:router_001\|ADCinterface_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adcinterface_0_avmm_control_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adcinterface_0_avmm_control_burst_adapter\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "adcinterface_0_avmm_control_burst_adapter" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adcinterface_0_avmm_control_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adcinterface_0_avmm_control_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_mm_interconnect_0_cmd_demux ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ADCinterface_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "cmd_demux" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_mm_interconnect_0_cmd_mux ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ADCinterface_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "cmd_mux" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_mm_interconnect_0_rsp_mux ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ADCinterface_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "rsp_mux" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "adcinterface_0_avmm_control_rsp_width_adapter" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217780 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441576217797 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441576217799 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441576217799 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "adcinterface_0_avmm_control_cmd_width_adapter" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/eric/GitHub/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCstream ADCstream:ADCstream " "Elaborating entity \"ADCstream\" for hierarchy \"ADCstream:ADCstream\"" {  } { { "top_ADCinterface.v" "ADCstream" { Text "/home/eric/GitHub/AMdemod/top_ADCinterface.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in ADCstream:ADCstream\|altddio_in:ALTDDIO_IN_component " "Elaborating entity \"altddio_in\" for hierarchy \"ADCstream:ADCstream\|altddio_in:ALTDDIO_IN_component\"" {  } { { "IP/ADCstream.v" "ALTDDIO_IN_component" { Text "/home/eric/GitHub/AMdemod/IP/ADCstream.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADCstream:ADCstream\|altddio_in:ALTDDIO_IN_component " "Elaborated megafunction instantiation \"ADCstream:ADCstream\|altddio_in:ALTDDIO_IN_component\"" {  } { { "IP/ADCstream.v" "" { Text "/home/eric/GitHub/AMdemod/IP/ADCstream.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441576217991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADCstream:ADCstream\|altddio_in:ALTDDIO_IN_component " "Instantiated megafunction \"ADCstream:ADCstream\|altddio_in:ALTDDIO_IN_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576217991 ""}  } { { "IP/ADCstream.v" "" { Text "/home/eric/GitHub/AMdemod/IP/ADCstream.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1441576217991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_1af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_1af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_1af " "Found entity 1: ddio_in_1af" {  } { { "db/ddio_in_1af.tdf" "" { Text "/home/eric/GitHub/AMdemod/db/ddio_in_1af.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576218047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576218047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_1af ADCstream:ADCstream\|altddio_in:ALTDDIO_IN_component\|ddio_in_1af:auto_generated " "Elaborating entity \"ddio_in_1af\" for hierarchy \"ADCstream:ADCstream\|altddio_in:ALTDDIO_IN_component\|ddio_in_1af:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/altddio_in.tdf" 85 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AMdemod AMdemod:AMdemod " "Elaborating entity \"AMdemod\" for hierarchy \"AMdemod:AMdemod\"" {  } { { "top_ADCinterface.v" "AMdemod" { Text "/home/eric/GitHub/AMdemod/top_ADCinterface.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 AMdemod.v(75) " "Verilog HDL assignment warning at AMdemod.v(75): truncated value with size 24 to match size of target (8)" {  } { { "AMdemodulator/AMdemod.v" "" { Text "/home/eric/GitHub/AMdemod/AMdemodulator/AMdemod.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576218061 "|top_ADCinterface|AMdemod:AMdemod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 AMdemod.v(76) " "Verilog HDL assignment warning at AMdemod.v(76): truncated value with size 24 to match size of target (8)" {  } { { "AMdemodulator/AMdemod.v" "" { Text "/home/eric/GitHub/AMdemod/AMdemodulator/AMdemod.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576218062 "|top_ADCinterface|AMdemod:AMdemod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LO AMdemod:AMdemod\|LO:LO " "Elaborating entity \"LO\" for hierarchy \"AMdemod:AMdemod\|LO:LO\"" {  } { { "AMdemodulator/AMdemod.v" "LO" { Text "/home/eric/GitHub/AMdemod/AMdemodulator/AMdemod.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LO_nco_ii_0 AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0 " "Elaborating entity \"LO_nco_ii_0\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\"" {  } { { "IP/LO/synthesis/LO.v" "nco_ii_0" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/LO.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_init AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cord_init:ci " "Elaborating entity \"cord_init\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cord_init:ci\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "ci" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_fs AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cord_fs:cfs " "Elaborating entity \"cord_fs\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cord_fs:cfs\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "cfs" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_seg_sel AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cord_seg_sel:css " "Elaborating entity \"cord_seg_sel\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cord_seg_sel:css\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "css" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "ux000" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "IP/LO/synthesis/submodules/asj_altqmcpipe.v" "acc" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/asj_altqmcpipe.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hth " "Found entity 1: add_sub_hth" {  } { { "db/add_sub_hth.tdf" "" { Text "/home/eric/GitHub/AMdemod/db/add_sub_hth.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576218316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576218316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hth AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_hth:auto_generated " "Elaborating entity \"add_sub_hth\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_hth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "ux001" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "ux002" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\"" {  } { { "IP/LO/synthesis/submodules/asj_dxx.v" "ux014" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/asj_dxx.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Elaborated megafunction instantiation \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\"" {  } { { "IP/LO/synthesis/submodules/asj_dxx.v" "" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/asj_dxx.v" 54 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441576218369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Instantiated megafunction \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218369 ""}  } { { "IP/LO/synthesis/submodules/asj_dxx.v" "" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/asj_dxx.v" 54 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1441576218369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cmh " "Found entity 1: add_sub_cmh" {  } { { "db/add_sub_cmh.tdf" "" { Text "/home/eric/GitHub/AMdemod/db/add_sub_cmh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576218422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576218422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cmh AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\|add_sub_cmh:auto_generated " "Elaborating entity \"add_sub_cmh\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\|add_sub_cmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_apr_dxx AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219 " "Elaborating entity \"asj_nco_apr_dxx\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "ux0219" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u3" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\"" {  } { { "IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v" "u0" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\"" {  } { { "IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v" "" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441576218471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Instantiated megafunction \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218471 ""}  } { { "IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v" "" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1441576218471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fkg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fkg " "Found entity 1: add_sub_fkg" {  } { { "db/add_sub_fkg.tdf" "" { Text "/home/eric/GitHub/AMdemod/db/add_sub_fkg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576218525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576218525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fkg AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\|add_sub_fkg:auto_generated " "Elaborating entity \"add_sub_fkg\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\|add_sub_fkg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u4 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u4\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u4" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u5" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\"" {  } { { "IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v" "u0" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\"" {  } { { "IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v" "" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441576218588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Instantiated megafunction \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218589 ""}  } { { "IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v" "" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1441576218589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_s0h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_s0h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_s0h " "Found entity 1: add_sub_s0h" {  } { { "db/add_sub_s0h.tdf" "" { Text "/home/eric/GitHub/AMdemod/db/add_sub_s0h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576218642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576218642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_s0h AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\|add_sub_s0h:auto_generated " "Elaborating entity \"add_sub_s0h\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\|add_sub_s0h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u6 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u6\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u6" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u7 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u7\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u7" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u8 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u8\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u8" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u9 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u9\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u9" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u10 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u10\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u10" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u11 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u11\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u11" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u12 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u12\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u12" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u13 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u13\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u13" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u14 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u14\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u14" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u15 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u15\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u15" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u16 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u16\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u16" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u17 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u17\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u17" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u18 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u18\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u18" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u19 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u19\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u19" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u20 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u20\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u20" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u21 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u21\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u21" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u22 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u22\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u22" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u23 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u23\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u23" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u24 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u24\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u24" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576218998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u25 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u25\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u25" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u26 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u26\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u26" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u27 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u27\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u27" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u28 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u28\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u28" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u29 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u29\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u29" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u30 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u30\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u30" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u31 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u31\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u31" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u32 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u32\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u32" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u33 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u33\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u33" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u34 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u34\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u34" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u35 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u35\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u35" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u36 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u36\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u36" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u37 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u37\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u37" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u38 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u38\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u38" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u39 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u39\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u39" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u40 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u40\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u40" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u41 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u41\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u41" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u42 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u42\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u42" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u43 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u43\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u43" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u44 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u44\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u44" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u45 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u45\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u45" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u46 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u46\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u46" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u47 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u47\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u47" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_2c AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cord_2c:cordinv " "Elaborating entity \"cord_2c\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cord_2c:cordinv\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "cordinv" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_crd_par AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_crd_par:ux005 " "Elaborating entity \"asj_crd_par\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_crd_par:ux005\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "ux005" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dop_reg AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|dop_reg:dop " "Elaborating entity \"dop_reg\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|dop_reg:dop\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "dop" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "ux710isdr" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "IP/LO/synthesis/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/asj_nco_isdr.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "IP/LO/synthesis/submodules/asj_nco_isdr.v" "" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/asj_nco_isdr.v" 46 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441576219583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219584 ""}  } { { "IP/LO/synthesis/submodules/asj_nco_isdr.v" "" { Text "/home/eric/GitHub/AMdemod/IP/LO/synthesis/submodules/asj_nco_isdr.v" 46 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1441576219584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cki " "Found entity 1: cntr_cki" {  } { { "db/cntr_cki.tdf" "" { Text "/home/eric/GitHub/AMdemod/db/cntr_cki.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576219655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576219655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cki AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_cki:auto_generated " "Elaborating entity \"cntr_cki\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_cki:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CIC AMdemod:AMdemod\|CIC:CIC " "Elaborating entity \"CIC\" for hierarchy \"AMdemod:AMdemod\|CIC:CIC\"" {  } { { "AMdemodulator/AMdemod.v" "CIC" { Text "/home/eric/GitHub/AMdemod/AMdemodulator/AMdemod.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219665 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "41 8 CIC.v(120) " "Verilog HDL assignment warning at CIC.v(120): truncated value with size 41 to match size of target (8)" {  } { { "IP/CIC/CIC.v" "" { Text "/home/eric/GitHub/AMdemod/IP/CIC/CIC.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576219671 "|top_ADCinterface|AMdemod:AMdemod|CIC:CIC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialFIR AMdemod:AMdemod\|SerialFIR:FIR " "Elaborating entity \"SerialFIR\" for hierarchy \"AMdemod:AMdemod\|SerialFIR:FIR\"" {  } { { "AMdemodulator/AMdemod.v" "FIR" { Text "/home/eric/GitHub/AMdemod/AMdemodulator/AMdemod.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441576219766 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 coeff.vh(8) " "Verilog HDL assignment warning at coeff.vh(8): truncated value with size 32 to match size of target (8)" {  } { { "IP/SerialFIR/coeff.vh" "" { Text "/home/eric/GitHub/AMdemod/IP/SerialFIR/coeff.vh" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576219768 "|top_ADCinterface|AMdemod:AMdemod|SerialFIR:FIR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 coeff.vh(11) " "Verilog HDL assignment warning at coeff.vh(11): truncated value with size 32 to match size of target (8)" {  } { { "IP/SerialFIR/coeff.vh" "" { Text "/home/eric/GitHub/AMdemod/IP/SerialFIR/coeff.vh" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576219768 "|top_ADCinterface|AMdemod:AMdemod|SerialFIR:FIR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 coeff.vh(12) " "Verilog HDL assignment warning at coeff.vh(12): truncated value with size 32 to match size of target (8)" {  } { { "IP/SerialFIR/coeff.vh" "" { Text "/home/eric/GitHub/AMdemod/IP/SerialFIR/coeff.vh" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576219768 "|top_ADCinterface|AMdemod:AMdemod|SerialFIR:FIR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 coeff.vh(15) " "Verilog HDL assignment warning at coeff.vh(15): truncated value with size 32 to match size of target (8)" {  } { { "IP/SerialFIR/coeff.vh" "" { Text "/home/eric/GitHub/AMdemod/IP/SerialFIR/coeff.vh" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576219769 "|top_ADCinterface|AMdemod:AMdemod|SerialFIR:FIR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 coeff.vh(16) " "Verilog HDL assignment warning at coeff.vh(16): truncated value with size 32 to match size of target (8)" {  } { { "IP/SerialFIR/coeff.vh" "" { Text "/home/eric/GitHub/AMdemod/IP/SerialFIR/coeff.vh" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576219769 "|top_ADCinterface|AMdemod:AMdemod|SerialFIR:FIR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 coeff.vh(20) " "Verilog HDL assignment warning at coeff.vh(20): truncated value with size 32 to match size of target (8)" {  } { { "IP/SerialFIR/coeff.vh" "" { Text "/home/eric/GitHub/AMdemod/IP/SerialFIR/coeff.vh" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576219769 "|top_ADCinterface|AMdemod:AMdemod|SerialFIR:FIR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 coeff.vh(21) " "Verilog HDL assignment warning at coeff.vh(21): truncated value with size 32 to match size of target (8)" {  } { { "IP/SerialFIR/coeff.vh" "" { Text "/home/eric/GitHub/AMdemod/IP/SerialFIR/coeff.vh" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576219769 "|top_ADCinterface|AMdemod:AMdemod|SerialFIR:FIR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 coeff.vh(24) " "Verilog HDL assignment warning at coeff.vh(24): truncated value with size 32 to match size of target (8)" {  } { { "IP/SerialFIR/coeff.vh" "" { Text "/home/eric/GitHub/AMdemod/IP/SerialFIR/coeff.vh" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576219770 "|top_ADCinterface|AMdemod:AMdemod|SerialFIR:FIR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 coeff.vh(25) " "Verilog HDL assignment warning at coeff.vh(25): truncated value with size 32 to match size of target (8)" {  } { { "IP/SerialFIR/coeff.vh" "" { Text "/home/eric/GitHub/AMdemod/IP/SerialFIR/coeff.vh" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576219770 "|top_ADCinterface|AMdemod:AMdemod|SerialFIR:FIR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 coeff.vh(28) " "Verilog HDL assignment warning at coeff.vh(28): truncated value with size 32 to match size of target (8)" {  } { { "IP/SerialFIR/coeff.vh" "" { Text "/home/eric/GitHub/AMdemod/IP/SerialFIR/coeff.vh" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576219770 "|top_ADCinterface|AMdemod:AMdemod|SerialFIR:FIR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SerialFIR.v(106) " "Verilog HDL assignment warning at SerialFIR.v(106): truncated value with size 32 to match size of target (16)" {  } { { "IP/SerialFIR/SerialFIR.v" "" { Text "/home/eric/GitHub/AMdemod/IP/SerialFIR/SerialFIR.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576219773 "|top_ADCinterface|AMdemod:AMdemod|SerialFIR:FIR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 SerialFIR.v(107) " "Verilog HDL assignment warning at SerialFIR.v(107): truncated value with size 16 to match size of target (1)" {  } { { "IP/SerialFIR/SerialFIR.v" "" { Text "/home/eric/GitHub/AMdemod/IP/SerialFIR/SerialFIR.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441576219773 "|top_ADCinterface|AMdemod:AMdemod|SerialFIR:FIR"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SerialFIR.v(99) " "Verilog HDL Case Statement information at SerialFIR.v(99): all case item expressions in this case statement are onehot" {  } { { "IP/SerialFIR/SerialFIR.v" "" { Text "/home/eric/GitHub/AMdemod/IP/SerialFIR/SerialFIR.v" 99 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1441576219773 "|top_ADCinterface|AMdemod:AMdemod|SerialFIR:FIR"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5884.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5884.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5884 " "Found entity 1: altsyncram_5884" {  } { { "db/altsyncram_5884.tdf" "" { Text "/home/eric/GitHub/AMdemod/db/altsyncram_5884.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576223594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576223594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "/home/eric/GitHub/AMdemod/db/mux_dlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576223746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576223746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/eric/GitHub/AMdemod/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576223827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576223827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b9i " "Found entity 1: cntr_b9i" {  } { { "db/cntr_b9i.tdf" "" { Text "/home/eric/GitHub/AMdemod/db/cntr_b9i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576223929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576223929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "/home/eric/GitHub/AMdemod/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576223987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576223987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22j " "Found entity 1: cntr_22j" {  } { { "db/cntr_22j.tdf" "" { Text "/home/eric/GitHub/AMdemod/db/cntr_22j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576224066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576224066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "/home/eric/GitHub/AMdemod/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576224170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576224170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/eric/GitHub/AMdemod/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576224257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576224257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/eric/GitHub/AMdemod/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441576224313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441576224313 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441576224500 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1441576224603 ""}
