<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\impl\gwsynthesis\TangcartMSX.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\TangcartMSX.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\TangcartMSX.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Apr  3 20:51:24 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>28931</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>10468</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>176</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>tclock</td>
<td>Base</td>
<td>279.408</td>
<td>3.579
<td>0.000</td>
<td>139.704</td>
<td></td>
<td></td>
<td>tclock_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>46.568</td>
<td>21.474
<td>0.000</td>
<td>23.284</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>46.568</td>
<td>21.474
<td>0.000</td>
<td>23.284</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>93.136</td>
<td>10.737
<td>0.000</td>
<td>46.568</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>139.704</td>
<td>7.158
<td>0.000</td>
<td>69.852</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>21.474(MHz)</td>
<td>29.520(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of tclock!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>tclock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tclock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.347</td>
<td>u_scc/ff_a14_inv_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>16.556</td>
</tr>
<tr>
<td>2</td>
<td>6.816</td>
<td>u_scc/ff_a14_inv_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>16.086</td>
</tr>
<tr>
<td>3</td>
<td>6.827</td>
<td>u_scc/ff_a14_inv_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>16.075</td>
</tr>
<tr>
<td>4</td>
<td>6.827</td>
<td>u_scc/ff_a14_inv_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>16.075</td>
</tr>
<tr>
<td>5</td>
<td>7.039</td>
<td>u_scc/ff_a14_inv_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>15.863</td>
</tr>
<tr>
<td>6</td>
<td>7.059</td>
<td>u_scc/ff_a14_inv_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>15.843</td>
</tr>
<tr>
<td>7</td>
<td>7.067</td>
<td>u_scc/ff_a14_inv_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>15.836</td>
</tr>
<tr>
<td>8</td>
<td>7.540</td>
<td>u_scc/ff_a14_inv_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>15.362</td>
</tr>
<tr>
<td>9</td>
<td>8.152</td>
<td>u_scc/ff_a14_inv_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>14.750</td>
</tr>
<tr>
<td>10</td>
<td>8.450</td>
<td>u_scc/ff_a14_inv_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_0_1_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>14.809</td>
</tr>
<tr>
<td>11</td>
<td>8.625</td>
<td>u_scc/ff_a14_inv_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>14.277</td>
</tr>
<tr>
<td>12</td>
<td>8.633</td>
<td>u_scc/ff_a14_inv_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>14.270</td>
</tr>
<tr>
<td>13</td>
<td>8.785</td>
<td>u_scc/ff_a14_inv_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>14.474</td>
</tr>
<tr>
<td>14</td>
<td>8.867</td>
<td>u_scc/ff_a14_inv_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>14.392</td>
</tr>
<tr>
<td>15</td>
<td>8.868</td>
<td>u_scc/ff_a14_inv_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>14.391</td>
</tr>
<tr>
<td>16</td>
<td>8.910</td>
<td>u_scc/ff_a14_inv_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_6_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.993</td>
</tr>
<tr>
<td>17</td>
<td>9.010</td>
<td>u_scc/ff_a14_inv_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.893</td>
</tr>
<tr>
<td>18</td>
<td>9.178</td>
<td>u_scc/ff_a14_inv_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.725</td>
</tr>
<tr>
<td>19</td>
<td>9.178</td>
<td>u_scc/ff_a14_inv_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.725</td>
</tr>
<tr>
<td>20</td>
<td>9.220</td>
<td>u_scc/ff_a14_inv_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.683</td>
</tr>
<tr>
<td>21</td>
<td>9.283</td>
<td>u_scc/ff_a14_inv_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s/AD[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.976</td>
</tr>
<tr>
<td>22</td>
<td>9.285</td>
<td>u_scc/ff_a14_inv_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s/AD[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.974</td>
</tr>
<tr>
<td>23</td>
<td>9.351</td>
<td>u_scc/ff_a14_inv_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.908</td>
</tr>
<tr>
<td>24</td>
<td>9.351</td>
<td>u_scc/ff_a14_inv_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.908</td>
</tr>
<tr>
<td>25</td>
<td>9.368</td>
<td>u_scc/ff_a14_inv_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_1_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.891</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.512</td>
<td>u_opm/u_ym2151/OP/u_cyc46r_cyc53r_M1_z/sr[0]_9_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc42r_level_fp_sign_cyc42r_level_fp_sign_0_0_s/DI[24]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>2</td>
<td>0.552</td>
<td>u_opm/u_ym2151/PG/cyc9r_previous_phase_9_s0/Q</td>
<td>u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s10/DI[1]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>3</td>
<td>0.552</td>
<td>u_opm/u_ym2151/PG/cyc9r_previous_phase_8_s0/Q</td>
<td>u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s10/DI[0]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>4</td>
<td>0.559</td>
<td>u_opm/u_ym2151/REG/d32reg_mode_bram.u_amen_reg/wrcntr_1_s0/Q</td>
<td>u_opm/u_ym2151/REG/d32reg_mode_bram.u_amen_reg/sr_bram_sr_bram_1_0_s/WAD[1]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>5</td>
<td>0.566</td>
<td>u_opm/u_ym2151/REG/d32reg_mode_bram.u_amen_reg/wrcntr_3_s0/Q</td>
<td>u_opm/u_ym2151/REG/d32reg_mode_bram.u_amen_reg/sr_bram_sr_bram_1_0_s/WAD[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>6</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_0_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>7</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_1_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>8</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_2_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>9</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_6_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_6_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>10</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_7_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>11</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_8_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_8_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>12</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_9_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_9_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>13</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_11_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_11_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>14</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_1_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>15</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_3_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>16</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_9_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_9_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>17</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_11_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_11_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>18</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc49r_level_signed_0_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>19</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc44r_logsin_attenuated_0_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc45r_logsin_saturated_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>20</td>
<td>0.570</td>
<td>u_opm/u_ym2151/OP/cyc44r_logsin_attenuated_11_s0/Q</td>
<td>u_opm/u_ym2151/OP/cyc45r_logsin_saturated_11_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>21</td>
<td>0.570</td>
<td>u_opm/u_ym2151/EG/cyc40r_tl_1_s0/Q</td>
<td>u_opm/u_ym2151/EG/cyc41r_tl_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>22</td>
<td>0.570</td>
<td>u_opm/u_ym2151/REG/d32reg_mode_bram.u_tl_reg/o_Q_TAP_1_s0/Q</td>
<td>u_opm/u_ym2151/EG/cyc40r_tl_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>23</td>
<td>0.570</td>
<td>u_opm/u_ym2151/EG/cyc8r_d1l_1_s0/Q</td>
<td>u_opm/u_ym2151/EG/cyc9r_d1l_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>24</td>
<td>0.570</td>
<td>u_opm/u_ym2151/EG/cyc8r_d1l_2_s0/Q</td>
<td>u_opm/u_ym2151/EG/cyc9r_d1l_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>25</td>
<td>0.570</td>
<td>u_opm/u_ym2151/EG/cyc6r_cyc9r_kon_previous_0_s0/Q</td>
<td>u_opm/u_ym2151/EG/cyc6r_cyc9r_kon_previous_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>38.502</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_2_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.022</td>
</tr>
<tr>
<td>2</td>
<td>38.502</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_3_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.022</td>
</tr>
<tr>
<td>3</td>
<td>38.502</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_4_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.022</td>
</tr>
<tr>
<td>4</td>
<td>38.502</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_5_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.022</td>
</tr>
<tr>
<td>5</td>
<td>38.502</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_6_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.022</td>
</tr>
<tr>
<td>6</td>
<td>38.502</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_7_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.022</td>
</tr>
<tr>
<td>7</td>
<td>38.502</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/phase_acc_3_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.022</td>
</tr>
<tr>
<td>8</td>
<td>38.502</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/phase_acc_4_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.022</td>
</tr>
<tr>
<td>9</td>
<td>38.502</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/phase_acc_5_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.022</td>
</tr>
<tr>
<td>10</td>
<td>38.502</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/phase_acc_6_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.022</td>
</tr>
<tr>
<td>11</td>
<td>38.502</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/phase_acc_7_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.022</td>
</tr>
<tr>
<td>12</td>
<td>38.502</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/phase_acc_8_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.022</td>
</tr>
<tr>
<td>13</td>
<td>38.502</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/phase_acc_9_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.022</td>
</tr>
<tr>
<td>14</td>
<td>38.502</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/phase_acc_10_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.022</td>
</tr>
<tr>
<td>15</td>
<td>38.502</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/phase_acc_11_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.022</td>
</tr>
<tr>
<td>16</td>
<td>38.502</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/phase_acc_12_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.022</td>
</tr>
<tr>
<td>17</td>
<td>38.502</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/phase_acc_13_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.022</td>
</tr>
<tr>
<td>18</td>
<td>38.502</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/phase_acc_14_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.022</td>
</tr>
<tr>
<td>19</td>
<td>38.512</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.013</td>
</tr>
<tr>
<td>20</td>
<td>38.512</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_1_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.013</td>
</tr>
<tr>
<td>21</td>
<td>38.512</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_14_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.013</td>
</tr>
<tr>
<td>22</td>
<td>38.512</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/phase_acc_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.013</td>
</tr>
<tr>
<td>23</td>
<td>38.512</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/phase_acc_1_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.013</td>
</tr>
<tr>
<td>24</td>
<td>38.512</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/phase_acc_2_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.013</td>
</tr>
<tr>
<td>25</td>
<td>38.512</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
<td>u_opm/u_ym2151/LFO/phase_acc_fa_prev_carry_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>46.568</td>
<td>0.000</td>
<td>8.013</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.296</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_out0_s1/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.308</td>
</tr>
<tr>
<td>2</td>
<td>1.296</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_count_en_s1/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.308</td>
</tr>
<tr>
<td>3</td>
<td>1.296</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.308</td>
</tr>
<tr>
<td>4</td>
<td>1.296</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_1_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.308</td>
</tr>
<tr>
<td>5</td>
<td>1.296</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_2_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.308</td>
</tr>
<tr>
<td>6</td>
<td>1.296</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_3_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.308</td>
</tr>
<tr>
<td>7</td>
<td>1.296</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.308</td>
</tr>
<tr>
<td>8</td>
<td>1.296</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_1_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.308</td>
</tr>
<tr>
<td>9</td>
<td>1.296</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_2_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.308</td>
</tr>
<tr>
<td>10</td>
<td>1.296</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_3_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.308</td>
</tr>
<tr>
<td>11</td>
<td>1.296</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.308</td>
</tr>
<tr>
<td>12</td>
<td>1.296</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_1_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.308</td>
</tr>
<tr>
<td>13</td>
<td>1.296</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_2_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.308</td>
</tr>
<tr>
<td>14</td>
<td>1.296</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_3_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.308</td>
</tr>
<tr>
<td>15</td>
<td>1.296</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.308</td>
</tr>
<tr>
<td>16</td>
<td>1.296</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_1_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.308</td>
</tr>
<tr>
<td>17</td>
<td>1.296</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_2_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.308</td>
</tr>
<tr>
<td>18</td>
<td>1.296</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_3_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.308</td>
</tr>
<tr>
<td>19</td>
<td>1.296</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.308</td>
</tr>
<tr>
<td>20</td>
<td>1.296</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_1_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.308</td>
</tr>
<tr>
<td>21</td>
<td>1.296</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_2_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.308</td>
</tr>
<tr>
<td>22</td>
<td>1.296</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_3_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.308</td>
</tr>
<tr>
<td>23</td>
<td>1.296</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.308</td>
</tr>
<tr>
<td>24</td>
<td>1.296</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_1_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.308</td>
</tr>
<tr>
<td>25</td>
<td>1.296</td>
<td>ff_reset_6_s0/Q</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_2_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.308</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_led_0_s0</td>
</tr>
<tr>
<td>2</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_led_4_s0</td>
</tr>
<tr>
<td>3</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_4mhz_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_sound_4_s0</td>
</tr>
<tr>
<td>6</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg0_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/freq_11_s0</td>
</tr>
<tr>
<td>8</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/freq_9_s0</td>
</tr>
<tr>
<td>9</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_opll/u_ikaopll/u_REG/mul_reg[0]_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_opll/u_ikaopll/u_EG/eg_prescaler_0_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/ff_a14_inv_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_scc/ff_a14_inv_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_scc/ff_a14_inv_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>u_scc/w_abhi_14_s0/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">u_scc/w_abhi_14_s0/F</td>
</tr>
<tr>
<td>7.104</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/I0</td>
</tr>
<tr>
<td>8.136</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/F</td>
</tr>
<tr>
<td>10.144</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>w_out_data_0_s7/I1</td>
</tr>
<tr>
<td>11.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">w_out_data_0_s7/F</td>
</tr>
<tr>
<td>12.548</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>13.647</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>14.487</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s7/I2</td>
</tr>
<tr>
<td>15.519</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s7/F</td>
</tr>
<tr>
<td>15.524</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s6/I0</td>
</tr>
<tr>
<td>16.346</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s6/F</td>
</tr>
<tr>
<td>17.699</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C32</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s/AD[3]</td>
</tr>
<tr>
<td>17.959</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s/DO[3]</td>
</tr>
<tr>
<td>19.247</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_3_G[0]_s0/I0</td>
</tr>
<tr>
<td>20.279</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_3_G[0]_s0/F</td>
</tr>
<tr>
<td>20.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_3_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.407, 44.740%; route: 8.690, 52.491%; tC2Q: 0.458, 2.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/ff_a14_inv_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_scc/ff_a14_inv_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_scc/ff_a14_inv_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>u_scc/w_abhi_14_s0/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">u_scc/w_abhi_14_s0/F</td>
</tr>
<tr>
<td>7.104</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/I0</td>
</tr>
<tr>
<td>8.136</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/F</td>
</tr>
<tr>
<td>10.144</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>w_out_data_0_s7/I1</td>
</tr>
<tr>
<td>11.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">w_out_data_0_s7/F</td>
</tr>
<tr>
<td>12.548</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>13.647</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>14.487</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s7/I2</td>
</tr>
<tr>
<td>15.519</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s7/F</td>
</tr>
<tr>
<td>15.524</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s6/I0</td>
</tr>
<tr>
<td>16.346</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s6/F</td>
</tr>
<tr>
<td>17.698</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C33</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s/AD[3]</td>
</tr>
<tr>
<td>17.957</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s/DO[3]</td>
</tr>
<tr>
<td>18.778</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_7_G[0]_s0/I0</td>
</tr>
<tr>
<td>19.810</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_7_G[0]_s0/F</td>
</tr>
<tr>
<td>19.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.407, 46.047%; route: 8.221, 51.104%; tC2Q: 0.458, 2.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/ff_a14_inv_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_scc/ff_a14_inv_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_scc/ff_a14_inv_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>u_scc/w_abhi_14_s0/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">u_scc/w_abhi_14_s0/F</td>
</tr>
<tr>
<td>7.104</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/I0</td>
</tr>
<tr>
<td>8.136</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/F</td>
</tr>
<tr>
<td>10.144</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>w_out_data_0_s7/I1</td>
</tr>
<tr>
<td>11.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">w_out_data_0_s7/F</td>
</tr>
<tr>
<td>12.548</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>13.647</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>14.487</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s7/I2</td>
</tr>
<tr>
<td>15.519</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s7/F</td>
</tr>
<tr>
<td>15.524</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s6/I0</td>
</tr>
<tr>
<td>16.346</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s6/F</td>
</tr>
<tr>
<td>17.699</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C32</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s/AD[3]</td>
</tr>
<tr>
<td>17.980</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C32</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s/DO[1]</td>
</tr>
<tr>
<td>18.767</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_1_G[0]_s0/I0</td>
</tr>
<tr>
<td>19.799</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_1_G[0]_s0/F</td>
</tr>
<tr>
<td>19.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.429, 46.213%; route: 8.188, 50.936%; tC2Q: 0.458, 2.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/ff_a14_inv_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_scc/ff_a14_inv_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_scc/ff_a14_inv_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>u_scc/w_abhi_14_s0/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">u_scc/w_abhi_14_s0/F</td>
</tr>
<tr>
<td>7.104</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/I0</td>
</tr>
<tr>
<td>8.136</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/F</td>
</tr>
<tr>
<td>10.144</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>w_out_data_0_s7/I1</td>
</tr>
<tr>
<td>11.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">w_out_data_0_s7/F</td>
</tr>
<tr>
<td>12.548</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>13.647</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>14.487</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s7/I2</td>
</tr>
<tr>
<td>15.519</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s7/F</td>
</tr>
<tr>
<td>15.524</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s6/I0</td>
</tr>
<tr>
<td>16.346</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s6/F</td>
</tr>
<tr>
<td>17.699</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C32</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s/AD[3]</td>
</tr>
<tr>
<td>17.980</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C32</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s/DO[0]</td>
</tr>
<tr>
<td>18.767</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_0_G[0]_s0/I0</td>
</tr>
<tr>
<td>19.799</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>19.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.429, 46.213%; route: 8.188, 50.936%; tC2Q: 0.458, 2.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/ff_a14_inv_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_scc/ff_a14_inv_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_scc/ff_a14_inv_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>u_scc/w_abhi_14_s0/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">u_scc/w_abhi_14_s0/F</td>
</tr>
<tr>
<td>7.104</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/I0</td>
</tr>
<tr>
<td>8.136</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/F</td>
</tr>
<tr>
<td>10.144</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>w_out_data_0_s7/I1</td>
</tr>
<tr>
<td>11.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">w_out_data_0_s7/F</td>
</tr>
<tr>
<td>12.548</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>13.647</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>14.487</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s7/I2</td>
</tr>
<tr>
<td>15.519</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s7/F</td>
</tr>
<tr>
<td>15.524</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s6/I0</td>
</tr>
<tr>
<td>16.346</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s6/F</td>
</tr>
<tr>
<td>17.698</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C33</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s/AD[3]</td>
</tr>
<tr>
<td>17.978</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C33</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s/DO[0]</td>
</tr>
<tr>
<td>18.765</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_4_G[0]_s0/I0</td>
</tr>
<tr>
<td>19.587</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_4_G[0]_s0/F</td>
</tr>
<tr>
<td>19.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_4_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.219, 45.506%; route: 8.186, 51.604%; tC2Q: 0.458, 2.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/ff_a14_inv_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_scc/ff_a14_inv_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_scc/ff_a14_inv_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>u_scc/w_abhi_14_s0/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">u_scc/w_abhi_14_s0/F</td>
</tr>
<tr>
<td>7.104</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/I0</td>
</tr>
<tr>
<td>8.136</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/F</td>
</tr>
<tr>
<td>10.144</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>w_out_data_0_s7/I1</td>
</tr>
<tr>
<td>11.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">w_out_data_0_s7/F</td>
</tr>
<tr>
<td>12.548</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>13.647</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>14.487</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s7/I2</td>
</tr>
<tr>
<td>15.519</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s7/F</td>
</tr>
<tr>
<td>15.524</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s6/I0</td>
</tr>
<tr>
<td>16.346</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s6/F</td>
</tr>
<tr>
<td>17.197</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C34</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/AD[3]</td>
</tr>
<tr>
<td>17.456</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/DO[1]</td>
</tr>
<tr>
<td>18.745</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_5_G[0]_s0/I1</td>
</tr>
<tr>
<td>19.567</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_5_G[0]_s0/F</td>
</tr>
<tr>
<td>19.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.197, 45.428%; route: 8.188, 51.679%; tC2Q: 0.458, 2.893%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/ff_a14_inv_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_scc/ff_a14_inv_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_scc/ff_a14_inv_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>u_scc/w_abhi_14_s0/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">u_scc/w_abhi_14_s0/F</td>
</tr>
<tr>
<td>7.104</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/I0</td>
</tr>
<tr>
<td>8.136</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/F</td>
</tr>
<tr>
<td>10.144</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>w_out_data_0_s7/I1</td>
</tr>
<tr>
<td>11.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">w_out_data_0_s7/F</td>
</tr>
<tr>
<td>12.548</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>13.647</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>14.487</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s7/I2</td>
</tr>
<tr>
<td>15.519</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s7/F</td>
</tr>
<tr>
<td>15.524</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s6/I0</td>
</tr>
<tr>
<td>16.346</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s6/F</td>
</tr>
<tr>
<td>17.699</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C32</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s/AD[3]</td>
</tr>
<tr>
<td>17.959</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s/DO[2]</td>
</tr>
<tr>
<td>18.933</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_2_G[0]_s0/I0</td>
</tr>
<tr>
<td>19.559</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_2_G[0]_s0/F</td>
</tr>
<tr>
<td>19.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.001, 44.211%; route: 8.376, 52.894%; tC2Q: 0.458, 2.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/ff_a14_inv_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_scc/ff_a14_inv_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_scc/ff_a14_inv_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>u_scc/w_abhi_14_s0/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">u_scc/w_abhi_14_s0/F</td>
</tr>
<tr>
<td>7.104</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/I0</td>
</tr>
<tr>
<td>8.136</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/F</td>
</tr>
<tr>
<td>10.144</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>w_out_data_0_s7/I1</td>
</tr>
<tr>
<td>11.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">w_out_data_0_s7/F</td>
</tr>
<tr>
<td>12.548</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>13.647</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>14.487</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s7/I2</td>
</tr>
<tr>
<td>15.519</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s7/F</td>
</tr>
<tr>
<td>15.524</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s6/I0</td>
</tr>
<tr>
<td>16.346</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s6/F</td>
</tr>
<tr>
<td>17.197</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C34</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/AD[3]</td>
</tr>
<tr>
<td>17.477</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/DO[2]</td>
</tr>
<tr>
<td>18.264</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_6_G[0]_s0/I1</td>
</tr>
<tr>
<td>19.086</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_6_G[0]_s0/F</td>
</tr>
<tr>
<td>19.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.219, 46.990%; route: 7.685, 50.026%; tC2Q: 0.458, 2.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/ff_a14_inv_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_scc/ff_a14_inv_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_scc/ff_a14_inv_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>u_scc/w_abhi_14_s0/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">u_scc/w_abhi_14_s0/F</td>
</tr>
<tr>
<td>7.104</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/I0</td>
</tr>
<tr>
<td>8.136</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>2.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s5/I1</td>
</tr>
<tr>
<td>11.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R20C32[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s5/F</td>
</tr>
<tr>
<td>13.311</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/I2</td>
</tr>
<tr>
<td>14.343</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C39[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/F</td>
</tr>
<tr>
<td>15.827</td>
<td>1.484</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C38</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_0_1_s/AD[2]</td>
</tr>
<tr>
<td>16.086</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_0_1_s/DO[3]</td>
</tr>
<tr>
<td>17.375</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_7_G[0]_s0/I0</td>
</tr>
<tr>
<td>18.474</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_7_G[0]_s0/F</td>
</tr>
<tr>
<td>18.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_7_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C39[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.486, 37.193%; route: 8.806, 59.699%; tC2Q: 0.458, 3.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/ff_a14_inv_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_scc/ff_a14_inv_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_scc/ff_a14_inv_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>u_scc/w_abhi_14_s0/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">u_scc/w_abhi_14_s0/F</td>
</tr>
<tr>
<td>7.104</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/I0</td>
</tr>
<tr>
<td>8.136</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>2.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s5/I1</td>
</tr>
<tr>
<td>11.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R20C32[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s5/F</td>
</tr>
<tr>
<td>13.311</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s6/I2</td>
</tr>
<tr>
<td>14.343</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C39[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s6/F</td>
</tr>
<tr>
<td>16.349</td>
<td>2.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s12/I0</td>
</tr>
<tr>
<td>17.410</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s12/F</td>
</tr>
<tr>
<td>18.533</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_0_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_0_1_s/CLK</td>
</tr>
<tr>
<td>26.983</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C38</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.189, 35.038%; route: 9.162, 61.867%; tC2Q: 0.458, 3.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/ff_a14_inv_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_scc/ff_a14_inv_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_scc/ff_a14_inv_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>u_scc/w_abhi_14_s0/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">u_scc/w_abhi_14_s0/F</td>
</tr>
<tr>
<td>7.104</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/I0</td>
</tr>
<tr>
<td>8.136</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>2.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s5/I1</td>
</tr>
<tr>
<td>11.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R20C32[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s5/F</td>
</tr>
<tr>
<td>13.311</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/I2</td>
</tr>
<tr>
<td>14.343</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C39[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/F</td>
</tr>
<tr>
<td>15.827</td>
<td>1.484</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C38</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_0_1_s/AD[2]</td>
</tr>
<tr>
<td>16.086</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_0_1_s/DO[0]</td>
</tr>
<tr>
<td>17.375</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_4_G[0]_s0/I0</td>
</tr>
<tr>
<td>18.001</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_4_G[0]_s0/F</td>
</tr>
<tr>
<td>18.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_4_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.013, 35.113%; route: 8.806, 61.677%; tC2Q: 0.458, 3.210%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/ff_a14_inv_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_scc/ff_a14_inv_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_scc/ff_a14_inv_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>u_scc/w_abhi_14_s0/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">u_scc/w_abhi_14_s0/F</td>
</tr>
<tr>
<td>7.104</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/I0</td>
</tr>
<tr>
<td>8.136</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>2.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s5/I1</td>
</tr>
<tr>
<td>11.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R20C32[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s5/F</td>
</tr>
<tr>
<td>13.311</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/I2</td>
</tr>
<tr>
<td>14.343</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C39[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/F</td>
</tr>
<tr>
<td>15.827</td>
<td>1.484</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C38</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_0_1_s/AD[2]</td>
</tr>
<tr>
<td>16.108</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C38</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_0_1_s/DO[1]</td>
</tr>
<tr>
<td>16.894</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_5_G[0]_s0/I0</td>
</tr>
<tr>
<td>17.993</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_5_G[0]_s0/F</td>
</tr>
<tr>
<td>17.993</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_5_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C39[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.508, 38.598%; route: 8.303, 58.190%; tC2Q: 0.458, 3.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/ff_a14_inv_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_scc/ff_a14_inv_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_scc/ff_a14_inv_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>u_scc/w_abhi_14_s0/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">u_scc/w_abhi_14_s0/F</td>
</tr>
<tr>
<td>7.104</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/I0</td>
</tr>
<tr>
<td>8.136</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/F</td>
</tr>
<tr>
<td>10.144</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>w_out_data_0_s7/I1</td>
</tr>
<tr>
<td>11.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">w_out_data_0_s7/F</td>
</tr>
<tr>
<td>12.548</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>13.647</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>14.156</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s14/I2</td>
</tr>
<tr>
<td>14.782</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s14/F</td>
</tr>
<tr>
<td>14.787</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s11/I0</td>
</tr>
<tr>
<td>15.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s11/F</td>
</tr>
<tr>
<td>16.348</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s12/I0</td>
</tr>
<tr>
<td>17.409</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C33[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s12/F</td>
</tr>
<tr>
<td>18.197</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>26.983</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C32</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.981, 48.232%; route: 7.034, 48.601%; tC2Q: 0.458, 3.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/ff_a14_inv_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_scc/ff_a14_inv_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_scc/ff_a14_inv_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>u_scc/w_abhi_14_s0/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">u_scc/w_abhi_14_s0/F</td>
</tr>
<tr>
<td>7.104</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/I0</td>
</tr>
<tr>
<td>8.136</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>2.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s5/I1</td>
</tr>
<tr>
<td>11.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R20C32[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s5/F</td>
</tr>
<tr>
<td>13.311</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s6/I2</td>
</tr>
<tr>
<td>14.343</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C39[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s6/F</td>
</tr>
<tr>
<td>16.349</td>
<td>2.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s12/I0</td>
</tr>
<tr>
<td>17.410</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C37[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s12/F</td>
</tr>
<tr>
<td>18.116</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>26.983</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C37</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.189, 36.054%; route: 8.745, 60.762%; tC2Q: 0.458, 3.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/ff_a14_inv_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_scc/ff_a14_inv_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_scc/ff_a14_inv_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>u_scc/w_abhi_14_s0/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">u_scc/w_abhi_14_s0/F</td>
</tr>
<tr>
<td>7.104</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/I0</td>
</tr>
<tr>
<td>8.136</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/F</td>
</tr>
<tr>
<td>10.144</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>w_out_data_0_s7/I1</td>
</tr>
<tr>
<td>11.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">w_out_data_0_s7/F</td>
</tr>
<tr>
<td>12.548</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>13.647</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>14.156</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s14/I2</td>
</tr>
<tr>
<td>14.782</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s14/F</td>
</tr>
<tr>
<td>14.787</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s11/I0</td>
</tr>
<tr>
<td>15.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s11/F</td>
</tr>
<tr>
<td>16.348</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s12/I0</td>
</tr>
<tr>
<td>17.409</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C33[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s12/F</td>
</tr>
<tr>
<td>18.115</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s/CLK</td>
</tr>
<tr>
<td>26.983</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.981, 48.509%; route: 6.952, 48.306%; tC2Q: 0.458, 3.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/ff_a14_inv_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_scc/ff_a14_inv_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_scc/ff_a14_inv_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>u_scc/w_abhi_14_s0/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">u_scc/w_abhi_14_s0/F</td>
</tr>
<tr>
<td>7.104</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/I0</td>
</tr>
<tr>
<td>8.136</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>2.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s5/I1</td>
</tr>
<tr>
<td>11.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R20C32[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s5/F</td>
</tr>
<tr>
<td>13.311</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/I2</td>
</tr>
<tr>
<td>14.343</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C39[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/F</td>
</tr>
<tr>
<td>15.827</td>
<td>1.484</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C38</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_0_1_s/AD[2]</td>
</tr>
<tr>
<td>16.108</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C38</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_0_1_s/DO[2]</td>
</tr>
<tr>
<td>16.894</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_6_G[0]_s0/I0</td>
</tr>
<tr>
<td>17.716</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_6_G[0]_s0/F</td>
</tr>
<tr>
<td>17.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_6_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.231, 37.383%; route: 8.303, 59.342%; tC2Q: 0.458, 3.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/ff_a14_inv_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_scc/ff_a14_inv_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_scc/ff_a14_inv_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>u_scc/w_abhi_14_s0/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">u_scc/w_abhi_14_s0/F</td>
</tr>
<tr>
<td>7.104</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/I0</td>
</tr>
<tr>
<td>8.136</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>2.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s5/I1</td>
</tr>
<tr>
<td>11.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R20C32[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s5/F</td>
</tr>
<tr>
<td>13.311</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/I2</td>
</tr>
<tr>
<td>14.343</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C39[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/F</td>
</tr>
<tr>
<td>15.517</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C38</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_1_0_s/AD[2]</td>
</tr>
<tr>
<td>15.798</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_1_0_s/DO[3]</td>
</tr>
<tr>
<td>16.584</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_3_G[0]_s0/I1</td>
</tr>
<tr>
<td>17.616</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_3_G[0]_s0/F</td>
</tr>
<tr>
<td>17.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_3_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.441, 39.163%; route: 7.994, 57.538%; tC2Q: 0.458, 3.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/ff_a14_inv_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_scc/ff_a14_inv_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_scc/ff_a14_inv_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>u_scc/w_abhi_14_s0/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">u_scc/w_abhi_14_s0/F</td>
</tr>
<tr>
<td>7.104</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/I0</td>
</tr>
<tr>
<td>8.136</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>2.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s5/I1</td>
</tr>
<tr>
<td>11.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R20C32[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s5/F</td>
</tr>
<tr>
<td>13.311</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s6/I2</td>
</tr>
<tr>
<td>14.343</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C39[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s6/F</td>
</tr>
<tr>
<td>16.349</td>
<td>2.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_0_G[0]_s0/I2</td>
</tr>
<tr>
<td>17.448</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>17.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_0_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.227, 38.085%; route: 8.039, 58.576%; tC2Q: 0.458, 3.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/ff_a14_inv_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_scc/ff_a14_inv_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_scc/ff_a14_inv_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>u_scc/w_abhi_14_s0/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">u_scc/w_abhi_14_s0/F</td>
</tr>
<tr>
<td>7.104</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/I0</td>
</tr>
<tr>
<td>8.136</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>2.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s5/I1</td>
</tr>
<tr>
<td>11.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R20C32[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s5/F</td>
</tr>
<tr>
<td>13.311</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s6/I2</td>
</tr>
<tr>
<td>14.343</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C39[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s6/F</td>
</tr>
<tr>
<td>16.349</td>
<td>2.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_1_G[0]_s0/I2</td>
</tr>
<tr>
<td>17.448</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_1_G[0]_s0/F</td>
</tr>
<tr>
<td>17.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_1_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C37[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.227, 38.085%; route: 8.039, 58.576%; tC2Q: 0.458, 3.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/ff_a14_inv_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_scc/ff_a14_inv_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_scc/ff_a14_inv_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>u_scc/w_abhi_14_s0/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">u_scc/w_abhi_14_s0/F</td>
</tr>
<tr>
<td>7.104</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/I0</td>
</tr>
<tr>
<td>8.136</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>2.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s5/I1</td>
</tr>
<tr>
<td>11.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R20C32[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s5/F</td>
</tr>
<tr>
<td>13.311</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/I2</td>
</tr>
<tr>
<td>14.343</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C39[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/F</td>
</tr>
<tr>
<td>15.517</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C38</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_1_0_s/AD[2]</td>
</tr>
<tr>
<td>15.798</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C38</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_1_0_s/DO[2]</td>
</tr>
<tr>
<td>16.584</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_2_G[0]_s0/I1</td>
</tr>
<tr>
<td>17.406</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_2_G[0]_s0/F</td>
</tr>
<tr>
<td>17.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_2_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C37[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.231, 38.229%; route: 7.994, 58.421%; tC2Q: 0.458, 3.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/ff_a14_inv_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_scc/ff_a14_inv_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_scc/ff_a14_inv_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>u_scc/w_abhi_14_s0/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">u_scc/w_abhi_14_s0/F</td>
</tr>
<tr>
<td>7.104</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/I0</td>
</tr>
<tr>
<td>8.136</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/F</td>
</tr>
<tr>
<td>10.144</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>w_out_data_0_s7/I1</td>
</tr>
<tr>
<td>11.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">w_out_data_0_s7/F</td>
</tr>
<tr>
<td>12.548</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>13.647</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>14.487</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s7/I2</td>
</tr>
<tr>
<td>15.519</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s7/F</td>
</tr>
<tr>
<td>15.524</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s6/I0</td>
</tr>
<tr>
<td>16.346</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s6/F</td>
</tr>
<tr>
<td>17.699</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>26.983</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C32</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.116, 43.761%; route: 7.402, 52.959%; tC2Q: 0.458, 3.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/ff_a14_inv_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_scc/ff_a14_inv_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_scc/ff_a14_inv_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>u_scc/w_abhi_14_s0/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">u_scc/w_abhi_14_s0/F</td>
</tr>
<tr>
<td>7.104</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/I0</td>
</tr>
<tr>
<td>8.136</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/F</td>
</tr>
<tr>
<td>10.144</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>w_out_data_0_s7/I1</td>
</tr>
<tr>
<td>11.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">w_out_data_0_s7/F</td>
</tr>
<tr>
<td>12.548</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>13.647</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>14.487</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s7/I2</td>
</tr>
<tr>
<td>15.519</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s7/F</td>
</tr>
<tr>
<td>15.524</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s6/I0</td>
</tr>
<tr>
<td>16.346</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C35[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s6/F</td>
</tr>
<tr>
<td>17.698</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s/CLK</td>
</tr>
<tr>
<td>26.983</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.116, 43.767%; route: 7.400, 52.953%; tC2Q: 0.458, 3.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/ff_a14_inv_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_scc/ff_a14_inv_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_scc/ff_a14_inv_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>u_scc/w_abhi_14_s0/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">u_scc/w_abhi_14_s0/F</td>
</tr>
<tr>
<td>7.104</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/I0</td>
</tr>
<tr>
<td>8.136</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/F</td>
</tr>
<tr>
<td>10.144</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>w_out_data_0_s7/I1</td>
</tr>
<tr>
<td>11.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">w_out_data_0_s7/F</td>
</tr>
<tr>
<td>12.548</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>13.647</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>14.156</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s14/I2</td>
</tr>
<tr>
<td>14.782</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s14/F</td>
</tr>
<tr>
<td>14.787</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s11/I0</td>
</tr>
<tr>
<td>15.813</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s11/F</td>
</tr>
<tr>
<td>16.236</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s13/I0</td>
</tr>
<tr>
<td>17.262</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C34[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s13/F</td>
</tr>
<tr>
<td>17.632</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/CLK</td>
</tr>
<tr>
<td>26.983</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.940, 49.899%; route: 6.510, 46.806%; tC2Q: 0.458, 3.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/ff_a14_inv_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_scc/ff_a14_inv_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_scc/ff_a14_inv_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>u_scc/w_abhi_14_s0/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">u_scc/w_abhi_14_s0/F</td>
</tr>
<tr>
<td>7.104</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/I0</td>
</tr>
<tr>
<td>8.136</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/F</td>
</tr>
<tr>
<td>10.144</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>w_out_data_0_s7/I1</td>
</tr>
<tr>
<td>11.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">w_out_data_0_s7/F</td>
</tr>
<tr>
<td>12.548</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>13.647</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>14.156</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s14/I2</td>
</tr>
<tr>
<td>14.782</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s14/F</td>
</tr>
<tr>
<td>14.787</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s11/I0</td>
</tr>
<tr>
<td>15.813</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R16C35[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s11/F</td>
</tr>
<tr>
<td>16.236</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s13/I0</td>
</tr>
<tr>
<td>17.262</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C34[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s13/F</td>
</tr>
<tr>
<td>17.632</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/CLK</td>
</tr>
<tr>
<td>26.983</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.940, 49.899%; route: 6.510, 46.806%; tC2Q: 0.458, 3.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/ff_a14_inv_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td>u_scc/ff_a14_inv_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td style=" font-weight:bold;">u_scc/ff_a14_inv_s0/Q</td>
</tr>
<tr>
<td>4.602</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>u_scc/w_abhi_14_s0/I1</td>
</tr>
<tr>
<td>5.634</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">u_scc/w_abhi_14_s0/F</td>
</tr>
<tr>
<td>7.104</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/I0</td>
</tr>
<tr>
<td>8.136</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s1/F</td>
</tr>
<tr>
<td>10.485</td>
<td>2.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s5/I1</td>
</tr>
<tr>
<td>11.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R20C32[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s5/F</td>
</tr>
<tr>
<td>13.311</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s6/I2</td>
</tr>
<tr>
<td>14.343</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C39[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s6/F</td>
</tr>
<tr>
<td>15.499</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s13/I0</td>
</tr>
<tr>
<td>16.124</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C39[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s13/F</td>
</tr>
<tr>
<td>17.614</td>
<td>1.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_1_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_1_0_s/CLK</td>
</tr>
<tr>
<td>26.983</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C38</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.753, 34.216%; route: 8.680, 62.484%; tC2Q: 0.458, 3.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/u_cyc46r_cyc53r_M1_z/sr[0]_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc42r_level_fp_sign_cyc42r_level_fp_sign_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>u_opm/u_ym2151/OP/u_cyc46r_cyc53r_M1_z/sr[0]_9_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/u_cyc46r_cyc53r_M1_z/sr[0]_9_s0/Q</td>
</tr>
<tr>
<td>4.262</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc42r_level_fp_sign_cyc42r_level_fp_sign_0_0_s/DI[24]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_opm/u_ym2151/OP/cyc42r_level_fp_sign_cyc42r_level_fp_sign_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.750</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_opm/u_ym2151/OP/cyc42r_level_fp_sign_cyc42r_level_fp_sign_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/PG/cyc9r_previous_phase_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>u_opm/u_ym2151/PG/cyc9r_previous_phase_9_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/cyc9r_previous_phase_9_s0/Q</td>
</tr>
<tr>
<td>4.229</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s10/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8</td>
<td>u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s10/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C8</td>
<td>u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/PG/cyc9r_previous_phase_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>u_opm/u_ym2151/PG/cyc9r_previous_phase_8_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/cyc9r_previous_phase_8_s0/Q</td>
</tr>
<tr>
<td>4.229</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s10/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8</td>
<td>u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s10/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C8</td>
<td>u_opm/u_ym2151/PG/cyc10r_previous_phase_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/REG/d32reg_mode_bram.u_amen_reg/wrcntr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/REG/d32reg_mode_bram.u_amen_reg/sr_bram_sr_bram_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>u_opm/u_ym2151/REG/d32reg_mode_bram.u_amen_reg/wrcntr_1_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/REG/d32reg_mode_bram.u_amen_reg/wrcntr_1_s0/Q</td>
</tr>
<tr>
<td>4.235</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/REG/d32reg_mode_bram.u_amen_reg/sr_bram_sr_bram_1_0_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12</td>
<td>u_opm/u_ym2151/REG/d32reg_mode_bram.u_amen_reg/sr_bram_sr_bram_1_0_s/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C12</td>
<td>u_opm/u_ym2151/REG/d32reg_mode_bram.u_amen_reg/sr_bram_sr_bram_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.627%; tC2Q: 0.333, 58.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/REG/d32reg_mode_bram.u_amen_reg/wrcntr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/REG/d32reg_mode_bram.u_amen_reg/sr_bram_sr_bram_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>u_opm/u_ym2151/REG/d32reg_mode_bram.u_amen_reg/wrcntr_3_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C12[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/REG/d32reg_mode_bram.u_amen_reg/wrcntr_3_s0/Q</td>
</tr>
<tr>
<td>4.242</td>
<td>0.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/REG/d32reg_mode_bram.u_amen_reg/sr_bram_sr_bram_1_0_s/WAD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12</td>
<td>u_opm/u_ym2151/REG/d32reg_mode_bram.u_amen_reg/sr_bram_sr_bram_1_0_s/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C12</td>
<td>u_opm/u_ym2151/REG/d32reg_mode_bram.u_amen_reg/sr_bram_sr_bram_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 42.337%; tC2Q: 0.333, 57.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[0][B]</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_0_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C22[0][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc51r_level_signed_0_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc52r_level_signed_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[0][A]</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_0_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C22[0][A]</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_1_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc51r_level_signed_1_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C23[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc52r_level_signed_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C23[0][A]</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_1_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C23[0][A]</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[1][B]</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_2_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C20[1][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc51r_level_signed_2_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc52r_level_signed_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[1][A]</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_2_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C20[1][A]</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc51r_level_signed_6_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc52r_level_signed_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_6_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C23[2][B]</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[0][B]</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_7_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C20[0][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc51r_level_signed_7_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc52r_level_signed_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_7_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C20[0][A]</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][A]</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_8_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc51r_level_signed_8_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[0][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc52r_level_signed_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[0][B]</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_8_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C22[0][B]</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_9_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc51r_level_signed_9_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc52r_level_signed_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[2][B]</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_9_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C21[2][B]</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_11_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc51r_level_signed_11_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc52r_level_signed_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C24[1][A]</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_11_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C24[1][A]</td>
<td>u_opm/u_ym2151/OP/cyc52r_level_signed_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_1_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc50r_level_signed_1_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc51r_level_signed_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C23[0][B]</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_1_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C23[0][B]</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_3_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc50r_level_signed_3_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc51r_level_signed_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_3_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[2][A]</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_9_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C21[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc50r_level_signed_9_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc51r_level_signed_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_9_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_11_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C24[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc50r_level_signed_11_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc51r_level_signed_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C24[2][A]</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_11_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C24[2][A]</td>
<td>u_opm/u_ym2151/OP/cyc51r_level_signed_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc49r_level_signed_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td>u_opm/u_ym2151/OP/cyc49r_level_signed_0_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc49r_level_signed_0_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[0][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc50r_level_signed_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[0][B]</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_0_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C22[0][B]</td>
<td>u_opm/u_ym2151/OP/cyc50r_level_signed_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc44r_logsin_attenuated_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc45r_logsin_saturated_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>u_opm/u_ym2151/OP/cyc44r_logsin_attenuated_0_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc44r_logsin_attenuated_0_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc45r_logsin_saturated_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[2][B]</td>
<td>u_opm/u_ym2151/OP/cyc45r_logsin_saturated_0_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C19[2][B]</td>
<td>u_opm/u_ym2151/OP/cyc45r_logsin_saturated_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/OP/cyc44r_logsin_attenuated_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/OP/cyc45r_logsin_saturated_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td>u_opm/u_ym2151/OP/cyc44r_logsin_attenuated_11_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C17[1][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc44r_logsin_attenuated_11_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/OP/cyc45r_logsin_saturated_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[2][A]</td>
<td>u_opm/u_ym2151/OP/cyc45r_logsin_saturated_11_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C17[2][A]</td>
<td>u_opm/u_ym2151/OP/cyc45r_logsin_saturated_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/EG/cyc40r_tl_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/EG/cyc41r_tl_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[2][B]</td>
<td>u_opm/u_ym2151/EG/cyc40r_tl_1_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C15[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/EG/cyc40r_tl_1_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/EG/cyc41r_tl_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[2][A]</td>
<td>u_opm/u_ym2151/EG/cyc41r_tl_1_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C15[2][A]</td>
<td>u_opm/u_ym2151/EG/cyc41r_tl_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/REG/d32reg_mode_bram.u_tl_reg/o_Q_TAP_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/EG/cyc40r_tl_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td>u_opm/u_ym2151/REG/d32reg_mode_bram.u_tl_reg/o_Q_TAP_1_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/REG/d32reg_mode_bram.u_tl_reg/o_Q_TAP_1_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/EG/cyc40r_tl_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[2][B]</td>
<td>u_opm/u_ym2151/EG/cyc40r_tl_1_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C15[2][B]</td>
<td>u_opm/u_ym2151/EG/cyc40r_tl_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/EG/cyc8r_d1l_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/EG/cyc9r_d1l_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[2][B]</td>
<td>u_opm/u_ym2151/EG/cyc8r_d1l_1_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C9[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/EG/cyc8r_d1l_1_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/EG/cyc9r_d1l_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[2][A]</td>
<td>u_opm/u_ym2151/EG/cyc9r_d1l_1_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C9[2][A]</td>
<td>u_opm/u_ym2151/EG/cyc9r_d1l_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/EG/cyc8r_d1l_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/EG/cyc9r_d1l_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td>u_opm/u_ym2151/EG/cyc8r_d1l_2_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/EG/cyc8r_d1l_2_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/EG/cyc9r_d1l_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>u_opm/u_ym2151/EG/cyc9r_d1l_2_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>u_opm/u_ym2151/EG/cyc9r_d1l_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/EG/cyc6r_cyc9r_kon_previous_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/EG/cyc6r_cyc9r_kon_previous_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>u_opm/u_ym2151/EG/cyc6r_cyc9r_kon_previous_0_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/EG/cyc6r_cyc9r_kon_previous_0_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/EG/cyc6r_cyc9r_kon_previous_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td>u_opm/u_ym2151/EG/cyc6r_cyc9r_kon_previous_1_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C8[1][A]</td>
<td>u_opm/u_ym2151/EG/cyc6r_cyc9r_kon_previous_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>6.961</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>7.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>106</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.746</td>
<td>3.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_2_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 10.246%; route: 6.742, 84.040%; tC2Q: 0.458, 5.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>6.961</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>7.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>106</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.746</td>
<td>3.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_3_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 10.246%; route: 6.742, 84.040%; tC2Q: 0.458, 5.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>6.961</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>7.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>106</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.746</td>
<td>3.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_4_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 10.246%; route: 6.742, 84.040%; tC2Q: 0.458, 5.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>6.961</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>7.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>106</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.746</td>
<td>3.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_5_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 10.246%; route: 6.742, 84.040%; tC2Q: 0.458, 5.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>6.961</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>7.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>106</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.746</td>
<td>3.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_6_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 10.246%; route: 6.742, 84.040%; tC2Q: 0.458, 5.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>6.961</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>7.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>106</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.746</td>
<td>3.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_7_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 10.246%; route: 6.742, 84.040%; tC2Q: 0.458, 5.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/phase_acc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>6.961</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>7.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>106</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.746</td>
<td>3.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/phase_acc_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[2][B]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_3_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C23[2][B]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 10.246%; route: 6.742, 84.040%; tC2Q: 0.458, 5.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/phase_acc_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>6.961</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>7.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>106</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.746</td>
<td>3.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/phase_acc_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][B]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_4_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C23[1][B]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 10.246%; route: 6.742, 84.040%; tC2Q: 0.458, 5.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/phase_acc_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>6.961</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>7.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>106</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.746</td>
<td>3.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/phase_acc_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_5_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 10.246%; route: 6.742, 84.040%; tC2Q: 0.458, 5.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/phase_acc_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>6.961</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>7.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>106</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.746</td>
<td>3.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/phase_acc_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_6_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 10.246%; route: 6.742, 84.040%; tC2Q: 0.458, 5.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/phase_acc_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>6.961</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>7.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>106</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.746</td>
<td>3.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/phase_acc_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_7_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 10.246%; route: 6.742, 84.040%; tC2Q: 0.458, 5.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/phase_acc_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>6.961</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>7.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>106</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.746</td>
<td>3.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/phase_acc_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_8_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 10.246%; route: 6.742, 84.040%; tC2Q: 0.458, 5.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/phase_acc_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>6.961</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>7.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>106</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.746</td>
<td>3.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/phase_acc_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_9_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 10.246%; route: 6.742, 84.040%; tC2Q: 0.458, 5.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/phase_acc_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>6.961</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>7.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>106</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.746</td>
<td>3.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/phase_acc_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_10_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 10.246%; route: 6.742, 84.040%; tC2Q: 0.458, 5.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/phase_acc_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>6.961</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>7.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>106</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.746</td>
<td>3.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/phase_acc_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_11_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 10.246%; route: 6.742, 84.040%; tC2Q: 0.458, 5.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/phase_acc_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>6.961</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>7.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>106</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.746</td>
<td>3.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/phase_acc_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_12_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 10.246%; route: 6.742, 84.040%; tC2Q: 0.458, 5.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/phase_acc_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>6.961</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>7.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>106</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.746</td>
<td>3.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/phase_acc_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_13_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 10.246%; route: 6.742, 84.040%; tC2Q: 0.458, 5.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/phase_acc_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>6.961</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>7.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>106</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.746</td>
<td>3.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/phase_acc_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_14_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 10.246%; route: 6.742, 84.040%; tC2Q: 0.458, 5.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>6.961</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>7.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>106</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.736</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_0_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 10.259%; route: 6.732, 84.021%; tC2Q: 0.458, 5.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>6.961</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>7.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>106</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.736</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_1_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 10.259%; route: 6.732, 84.021%; tC2Q: 0.458, 5.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>6.961</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>7.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>106</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.736</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/multiplier_sr_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_14_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>u_opm/u_ym2151/LFO/multiplier_sr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 10.259%; route: 6.732, 84.021%; tC2Q: 0.458, 5.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>6.961</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>7.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>106</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.736</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/phase_acc_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[2][B]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 10.259%; route: 6.732, 84.021%; tC2Q: 0.458, 5.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/phase_acc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>6.961</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>7.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>106</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.736</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/phase_acc_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[2][A]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_1_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[2][A]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 10.259%; route: 6.732, 84.021%; tC2Q: 0.458, 5.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/phase_acc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>6.961</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>7.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>106</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.736</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/phase_acc_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_2_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[0][B]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 10.259%; route: 6.732, 84.021%; tC2Q: 0.458, 5.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opm/u_ym2151/LFO/phase_acc_fa_prev_carry_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/TIMINGGEN/synced_mrst_n_s0/Q</td>
</tr>
<tr>
<td>6.961</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_opm/u_ym2151/REG/n360_s4/I1</td>
</tr>
<tr>
<td>7.783</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>106</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">u_opm/u_ym2151/REG/n360_s4/F</td>
</tr>
<tr>
<td>11.736</td>
<td>3.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">u_opm/u_ym2151/LFO/phase_acc_fa_prev_carry_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.291</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_fa_prev_carry_s0/CLK</td>
</tr>
<tr>
<td>50.248</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>u_opm/u_ym2151/LFO/phase_acc_fa_prev_carry_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.568</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 10.259%; route: 6.732, 84.021%; tC2Q: 0.458, 5.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_out0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>710</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6[1][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_out0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_out0_s1/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C6[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_out0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 74.521%; tC2Q: 0.333, 25.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_count_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>710</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C6[2][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_count_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C6[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_count_en_s1/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C6[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_count_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 74.521%; tC2Q: 0.333, 25.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>710</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[0][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_0_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C7[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 74.521%; tC2Q: 0.333, 25.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>710</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C6[0][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C6[0][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_1_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C6[0][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 74.521%; tC2Q: 0.333, 25.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>710</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C6[1][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C6[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_2_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C6[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 74.521%; tC2Q: 0.333, 25.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>710</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C6[1][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C6[1][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_3_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C6[1][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 74.521%; tC2Q: 0.333, 25.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>710</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[1][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[1][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_0_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C6[1][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 74.521%; tC2Q: 0.333, 25.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>710</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[1][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_1_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C6[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 74.521%; tC2Q: 0.333, 25.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>710</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_2_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C6[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 74.521%; tC2Q: 0.333, 25.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>710</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[2][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[2][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_3_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C6[2][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 74.521%; tC2Q: 0.333, 25.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>710</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[0][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[0][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_0_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C4[0][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 74.521%; tC2Q: 0.333, 25.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>710</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_1_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C4[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 74.521%; tC2Q: 0.333, 25.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>710</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C4[1][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C4[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_2_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C4[1][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 74.521%; tC2Q: 0.333, 25.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>710</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C4[1][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C4[1][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_3_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C4[1][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 74.521%; tC2Q: 0.333, 25.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>710</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C4[0][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C4[0][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_0_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C4[0][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 74.521%; tC2Q: 0.333, 25.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>710</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C5[0][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C5[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_1_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C5[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 74.521%; tC2Q: 0.333, 25.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>710</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[0][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_2_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C6[0][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 74.521%; tC2Q: 0.333, 25.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>710</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[0][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[0][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_3_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C6[0][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter0_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 74.521%; tC2Q: 0.333, 25.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>710</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[2][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[2][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_0_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C5[2][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 74.521%; tC2Q: 0.333, 25.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>710</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C5[2][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C5[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_1_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C5[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 74.521%; tC2Q: 0.333, 25.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>710</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C6[2][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C6[2][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_2_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C6[2][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 74.521%; tC2Q: 0.333, 25.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>710</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C6[2][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C6[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_3_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C6[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter3_latch_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 74.521%; tC2Q: 0.333, 25.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>710</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[2][A]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_0_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C5[2][A]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 74.521%; tC2Q: 0.333, 25.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>710</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C5[1][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C5[1][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_1_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C5[1][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 74.521%; tC2Q: 0.333, 25.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>710</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C6[0][B]</td>
<td style=" font-weight:bold;">u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>3796</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C6[0][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_2_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C6[0][B]</td>
<td>u_msx_midi/u_tr_midi/u_8253/u_counter2/ff_counter2_latch_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 74.521%; tC2Q: 0.333, 25.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_led_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_led_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_led_0_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_led_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_led_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_led_4_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_4mhz_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_4mhz_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_4mhz_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_sound_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_sound_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_sound_4_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg0_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg0_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg0_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/freq_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/freq_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/freq_11_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/freq_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/freq_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/freq_9_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_opll/u_ikaopll/u_REG/mul_reg[0]_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_opll/u_ikaopll/u_REG/mul_reg[0]_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_opll/u_ikaopll/u_REG/mul_reg[0]_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_opll/u_ikaopll/u_EG/eg_prescaler_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_opll/u_ikaopll/u_EG/eg_prescaler_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_opll/u_ikaopll/u_EG/eg_prescaler_0_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3796</td>
<td>clk</td>
<td>6.347</td>
<td>0.262</td>
</tr>
<tr>
<td>1340</td>
<td>synced_mrst_n_57</td>
<td>35.290</td>
<td>3.026</td>
</tr>
<tr>
<td>710</td>
<td>ff_reset[6]</td>
<td>32.099</td>
<td>2.608</td>
</tr>
<tr>
<td>514</td>
<td>n86_4</td>
<td>33.694</td>
<td>3.127</td>
</tr>
<tr>
<td>269</td>
<td>n236_11</td>
<td>33.694</td>
<td>2.180</td>
</tr>
<tr>
<td>216</td>
<td>n16_10</td>
<td>36.460</td>
<td>3.112</td>
</tr>
<tr>
<td>170</td>
<td>m_nc_sel_z_6</td>
<td>35.925</td>
<td>2.846</td>
</tr>
<tr>
<td>114</td>
<td>n672_5</td>
<td>40.138</td>
<td>3.408</td>
</tr>
<tr>
<td>106</td>
<td>n26_8</td>
<td>31.123</td>
<td>4.593</td>
</tr>
<tr>
<td>106</td>
<td>n360_10</td>
<td>31.107</td>
<td>3.963</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R8C14</td>
<td>94.44%</td>
</tr>
<tr>
<td>R13C7</td>
<td>94.44%</td>
</tr>
<tr>
<td>R11C38</td>
<td>93.06%</td>
</tr>
<tr>
<td>R6C13</td>
<td>93.06%</td>
</tr>
<tr>
<td>R14C8</td>
<td>93.06%</td>
</tr>
<tr>
<td>R6C20</td>
<td>91.67%</td>
</tr>
<tr>
<td>R7C9</td>
<td>91.67%</td>
</tr>
<tr>
<td>R17C7</td>
<td>91.67%</td>
</tr>
<tr>
<td>R17C10</td>
<td>91.67%</td>
</tr>
<tr>
<td>R7C14</td>
<td>91.67%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
