INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VLSI_ARCHITECTURE/ENCODER/ENCODER.srcs/sources_1/new/enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2458] undeclared symbol z3, assumed default net type wire [D:/VLSI_ARCHITECTURE/ENCODER/ENCODER.srcs/sources_1/new/enc.v:37]
