#include <fstream>
#include <algorithm>
#include "SerialTimingAnalyzer.hpp"
#include "TimingGraph.hpp"
#include "TimingConstraints.cpp"

#include <iostream>
using std::cout;
using std::endl;

#include "sta_util.hpp"

#define FWD_TRAVERSE_DEBUG
//#define BCK_TRAVERSE_DEBUG

SerialTimingAnalyzer::SerialTimingAnalyzer()
    : tag_pool_(sizeof(TimingTag)) //Need to give the size of the object to allocate
    {}

ta_runtime SerialTimingAnalyzer::calculate_timing(const TimingGraph& timing_graph, const TimingConstraints& timing_constraints) {
    //Pre-allocate data sturctures
    data_tags_ = std::vector<TimingTags>(timing_graph.num_nodes());
    clock_tags_ = std::vector<TimingTags>(timing_graph.num_nodes());

    struct timespec start_times[4];
    struct timespec end_times[4];

#ifdef SAVE_LEVEL_TIMES
    fwd_start_ = std::vector<struct timespec>(timing_graph.num_levels());
    fwd_end_ = std::vector<struct timespec>(timing_graph.num_levels());
    bck_start_ = std::vector<struct timespec>(timing_graph.num_levels());
    bck_end_ = std::vector<struct timespec>(timing_graph.num_levels());
#endif
    clock_gettime(CLOCK_MONOTONIC, &start_times[0]);
    pre_traversal(timing_graph, timing_constraints);
    clock_gettime(CLOCK_MONOTONIC, &end_times[0]);

    clock_gettime(CLOCK_MONOTONIC, &start_times[1]);
    forward_traversal(timing_graph, timing_constraints);
    clock_gettime(CLOCK_MONOTONIC, &end_times[1]);

    clock_gettime(CLOCK_MONOTONIC, &start_times[2]);
    backward_traversal(timing_graph);
    clock_gettime(CLOCK_MONOTONIC, &end_times[2]);

    ta_runtime traversal_times;
    traversal_times.pre_traversal = time_sec(start_times[0], end_times[0]);
    traversal_times.fwd_traversal = time_sec(start_times[1], end_times[1]);
    traversal_times.bck_traversal = time_sec(start_times[2], end_times[2]);

    return traversal_times;
}

void SerialTimingAnalyzer::reset_timing() {
    //Drop references to the tags
    data_tags_.clear();
    clock_tags_.clear();

    //Release the memory allocated to tags
    tag_pool_.purge_memory();
}

void SerialTimingAnalyzer::pre_traversal(const TimingGraph& timing_graph, const TimingConstraints& timing_constraints) {

    /*
     * The pre-traversal sets up the timing graph for propagating arrival
     * and required times.
     * Steps performed include:
     *   - Initialize arrival times on primary inputs
     *   - Propogating clock delay to all clock pins
     *   - Initialize required times on primary outputs
     */
    for(NodeId node_id : timing_graph.primary_inputs()) {
        pre_traverse_node(timing_graph, timing_constraints, node_id);
    }

    //TODO: remove primary_ outputs() if not needed?
    for(NodeId node_id : timing_graph.primary_outputs()) {
        pre_traverse_node(timing_graph, timing_constraints, node_id);
    }
}

void SerialTimingAnalyzer::forward_traversal(const TimingGraph& timing_graph, const TimingConstraints& timing_constraints) {
    //Forward traversal (arrival times)
    for(int level_idx = 1; level_idx < timing_graph.num_levels(); level_idx++) {
#ifdef SAVE_LEVEL_TIMES
        clock_gettime(CLOCK_MONOTONIC, &fwd_start_[level_idx]);
#endif
        for(NodeId node_id : timing_graph.level(level_idx)) {
            forward_traverse_node(timing_graph, timing_constraints, node_id);
        }
#ifdef SAVE_LEVEL_TIMES
        clock_gettime(CLOCK_MONOTONIC, &fwd_end_[level_idx]);
#endif
    }
}

void SerialTimingAnalyzer::backward_traversal(const TimingGraph& timing_graph) {
    //Backward traversal (required times)
    for(int level_idx = timing_graph.num_levels() - 2; level_idx >= 0; level_idx--) {
#ifdef SAVE_LEVEL_TIMES
        clock_gettime(CLOCK_MONOTONIC, &bck_start_[level_idx]);
#endif
        for(NodeId node_id : timing_graph.level(level_idx)) {
            backward_traverse_node(timing_graph, node_id);
        }
#ifdef SAVE_LEVEL_TIMES
        clock_gettime(CLOCK_MONOTONIC, &bck_end_[level_idx]);
#endif
    }
}

void SerialTimingAnalyzer::pre_traverse_node(const TimingGraph& tg, const TimingConstraints& tc, const NodeId node_id) {
    if(tg.num_node_in_edges(node_id) == 0) { //Primary Input
        //Initialize with zero arrival time
        //TODO: use real timing constraints!

        if(tg.node_type(node_id) == TN_Type::CONSTANT_GEN_SOURCE) {
            //Pass, we don't propagate any tags from constant generators,
            //since they do not effect they dynamic timing behaviour of the
            //system

        } else {
            //A standard primary input
            float input_constraint = tc.input_constraint(node_id);

            //Figure out if we are a clock source
            if(tg.node_is_clock_source(node_id)) {
                ASSERT_MSG(clock_tags_[node_id].num_tags() == 0, "Primary input already has clock tags");
                clock_tags_[node_id].add_tag(tag_pool_,
                        TimingTag(Time(input_constraint), Time(NAN), tg.node_clock_domain(node_id), node_id));
            } else {
                ASSERT_MSG(clock_tags_[node_id].num_tags() == 0, "Primary input already has data tags");
                data_tags_[node_id].add_tag(tag_pool_,
                        TimingTag(Time(input_constraint), Time(NAN), tg.node_clock_domain(node_id), node_id));

            }
        }
    }
/*
 *
 *    if(tg.num_node_out_edges(node_id) == 0) { //Primary Output
 *        ASSERT_MSG(tags_[node_id].num_tags() == 0, "Primary output already has timing tags");
 *
 *        //Initialize required time
 *        //FIXME Currently assuming:
 *        //   * All clocks at fixed frequency
 *
 *        //FF_SINK's have their required time set by the clock network, so we don't
 *        //need to set them explicitly here.
 *        //
 *        //Everything else gets the standard constraint
 *        if(tg.node_type(node_id) != TN_Type::FF_SINK) {
 *            DomainId output_domain = tg.node_clock_domain(node_id);
 *            float output_constraint = tc.output_constraint(node_id);
 *            //This is not the correct way to look-up the output clock constraint
 *            //TODO FIXME
 *            float period_constraint = tc.clock_constraint(output_domain, output_domain);
 *            tags_[node_id].add_tag(tag_pool_,
 *                    TimingTag(Time(NAN), Time(period_constraint - output_constraint), output_domain, node_id, TagType::DATA));
 *        }
 *    }
 */
}

void SerialTimingAnalyzer::forward_traverse_node(const TimingGraph& tg, const TimingConstraints& tc, const NodeId node_id) {
#ifdef FWD_TRAVERSE_DEBUG
    cout << "FWD Traversing Node: " << node_id << " (" << tg.node_type(node_id) << ")" << endl;
#endif

    //Pull from upstream sources to current node
    //We must use the tags by reference so we don't accidentally wipe-out any
    //existing tags
    TimingTags& node_data_tags = data_tags_[node_id];
    TimingTags& node_clock_tags = clock_tags_[node_id];

    for(int edge_idx = 0; edge_idx < tg.num_node_in_edges(node_id); edge_idx++) {
        EdgeId edge_id = tg.node_in_edge(node_id, edge_idx);

        int src_node_id = tg.edge_src_node(edge_id);

        const Time& edge_delay = tg.edge_delay(edge_id);

#ifdef FWD_TRAVERSE_DEBUG
            cout << "\tSRC Node: " << src_node_id << endl;;
#endif
        /*
         * Clock tags
         */
        if(tg.node_type(src_node_id) != TN_Type::FF_SOURCE) {
            //Do not propagate clock tags from an FF Source,
            //the clock arrival there will have been converted to a
            //data tag
            const TimingTags& src_clk_tags = clock_tags_[src_node_id];
            for(const TimingTag& src_clk_tag : src_clk_tags) {
#ifdef FWD_TRAVERSE_DEBUG
                cout << "\t\tCLOCK_TAG -";
                cout << " CLK: " << src_clk_tag.clock_domain();
                cout << " Arr: " << src_clk_tag.arr_time();
                cout << " Edge_Delay: " << edge_delay;
                cout << " Edge_Arrival: " << src_clk_tag.arr_time() + edge_delay;
                cout << endl;
#endif
                //Standard propagation through the clock network
                node_clock_tags.max_arr(tag_pool_, src_clk_tag.arr_time() + edge_delay, src_clk_tag);

                if(tg.node_type(node_id) == TN_Type::FF_SOURCE) {
                    //This is a clock to data launch edge
                    //Mark the data arrival (launch) time at this FF

                    //FF Launch edge, begin data propagation
                    //
                    //We convert the clock arrival time to a
                    //data arrival time at this node (since the clock arrival
                    //launches the data)
                    TimingTag launch_tag = src_clk_tag;
                    launch_tag.set_launch_node(src_node_id);
                    ASSERT(launch_tag.next() == nullptr);

                    //Mark propagated launch time as a DATA tag
                    node_data_tags.max_arr(tag_pool_, launch_tag.arr_time() + edge_delay, launch_tag);
                }
            }
        }

        /*
         * Data tags
         */

        const TimingTags& src_data_tags = data_tags_[src_node_id];

        for(const TimingTag& src_data_tag : src_data_tags) {
#ifdef FWD_TRAVERSE_DEBUG
            cout << "\t\tDATA_TAG -";
            cout << " CLK: " << src_data_tag.clock_domain();
            cout << " Arr: " << src_data_tag.arr_time();
            cout << " Edge_Delay: " << edge_delay;
            cout << " Edge_Arrival: " << src_data_tag.arr_time() + edge_delay;
            cout << endl;
#endif
            //Standard data-path propagation
            node_data_tags.max_arr(tag_pool_, src_data_tag.arr_time() + edge_delay, src_data_tag);
        }

        /*
         * Calculate required times
         */
        if(tg.node_type(node_id) == TN_Type::OUTPAD_SINK) {
            //Determine the required time for outputs
            float output_constraint = tc.output_constraint(node_id);
            DomainId node_domain = tg.node_clock_domain(node_id);
            for(const TimingTag& data_tag : node_data_tags) {
                float clock_constraint = tc.clock_constraint(data_tag.clock_domain(), node_domain);

                //We subtract the output delay from the clock constraint so that the
                //required time gaurentees output_constraint time of off-chip propagation
                node_data_tags.min_req(tag_pool_, Time(clock_constraint - output_constraint), data_tag);
            }
        } else if (tg.node_type(node_id) == TN_Type::FF_SINK) {
            //Determine the required time at this FF
            //
            //We need to generate a required time for each clock domain for which there is a data
            //arrival time at this node, while considering all possible clocks that could drive
            //this node (i.e. take the most restrictive constraint accross all clock tags at this
            //node)

            //FIXME Only need to generate req tags for clocks with known arrival times
            for(TimingTag& node_data_tag : node_data_tags) {
                for(const TimingTag& node_clock_tag : node_clock_tags) {
                    float clock_constraint = tc.clock_constraint(node_data_tag.clock_domain(), node_clock_tag.clock_domain());

                    //FIXME Performance: We know the tag, so we don't need to search through the tags
                    node_data_tags.min_req(tag_pool_, node_clock_tag.arr_time() + Time(clock_constraint), node_data_tag);
                }
            }
        }
    }

#ifdef FWD_TRAVERSE_DEBUG
    cout << "\tResulting Tags:" << endl;
    for(const auto& node_clk_tag : node_clock_tags) {
        cout << "\t\t";
        cout << "CLOCK_TAG -";
        cout << " CLK: " << node_clk_tag.clock_domain();
        cout << " Arr: " << node_clk_tag.arr_time();
        cout << " Req: " << node_clk_tag.req_time();
        cout << endl;
    }
    for(const auto& node_data_tag : node_data_tags) {
        cout << "\t\t";
        cout << "DATA_TAG -";
        cout << " CLK: " << node_data_tag.clock_domain();
        cout << " Arr: " << node_data_tag.arr_time();
        cout << " Req: " << node_data_tag.req_time();
        cout << endl;
    }
#endif
}

void SerialTimingAnalyzer::backward_traverse_node(const TimingGraph& tg, const NodeId node_id) {
    //Pull from downstream sinks to current node

#ifdef BCK_TRAVERSE_DEBUG
    cout << "BCK Traversing Node: " << node_id << endl;
#endif

    TN_Type node_type = tg.node_type(node_id);

    //We don't propagate required times past FF_CLOCK nodes,
    //since anything upstream is part of the clock network
    if(node_type == TN_Type::FF_CLOCK) {
        return;
    }

    //We must use the tags by reference so we don't accidentally wipe-out any
    //existing tags
    TimingTags& node_data_tags = data_tags_[node_id];

    //Each back-edge from down stream node
    for(int edge_idx = 0; edge_idx < tg.num_node_out_edges(node_id); edge_idx++) {
        EdgeId edge_id = tg.node_out_edge(node_id, edge_idx);

        int sink_node_id = tg.edge_sink_node(edge_id);

        const Time& edge_delay = tg.edge_delay(edge_id);

        const TimingTags& sink_data_tags = data_tags_[sink_node_id];

        for(const TimingTag& sink_tag : sink_data_tags) {
#ifdef BCK_TRAVERSE_DEBUG
            cout << "\tSINK - Node: " << sink_node_id;
            cout << " CLK: " << sink_tag.clock_domain();
            cout << " Type: " << sink_tag.type();
            cout << " Req: " << sink_tag.req_time();
            cout << " Edge_Delay: " << edge_delay;
            cout << " Edge_Arrival: " << sink_tag.arr_time() + edge_delay;
            cout << endl;
#endif

            node_data_tags.min_req(tag_pool_, sink_tag.req_time() - edge_delay, sink_tag);

#ifdef BCK_TRAVERSE_DEBUG
            for(const auto& tag : node_tags) {
                cout << "\t\t";
                cout << "CLK: " << tag.clock_domain();
                cout << " Arr: " << tag.arr_time();
                cout << " Req: " << tag.req_time();
                cout << endl;
            }
#endif
        }
    }
}

void SerialTimingAnalyzer::save_level_times(const TimingGraph& timing_graph, std::string filename) {
#ifdef SAVE_LEVEL_TIMES
    std::ofstream f(filename.c_str());
    f << "Level," << "Width," << "Fwd_Time," << "Bck_Time" << std::endl;
    for(int i = 0; i < timing_graph.num_levels(); i++) {
        f << i << "," << timing_graph.level(i).size() << "," << time_sec(fwd_start_[i], fwd_end_[i]) << "," << time_sec(bck_start_[i], bck_end_[i]) << std::endl;
    }
#endif
}

const TimingTags& SerialTimingAnalyzer::data_tags(const NodeId node_id) const {
    return data_tags_[node_id];
}
const TimingTags& SerialTimingAnalyzer::clock_tags(const NodeId node_id) const {
    return clock_tags_[node_id];
}
