Running: D:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/cpu_verilog/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba/superPOWEROVER9000/Test_CPU_with_memory_isim_beh.exe -prj D:/cpu_verilog/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba/superPOWEROVER9000/Test_CPU_with_memory_beh.prj work.Test_CPU_with_memory work.glbl 
ISim O.87xd (signature 0x2f00eba5)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "D:/cpu_verilog/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba/superPOWEROVER9000/Registers.v" into library work
Analyzing Verilog file "D:/cpu_verilog/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba/superPOWEROVER9000/PC.v" into library work
Analyzing Verilog file "D:/cpu_verilog/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba/superPOWEROVER9000/InstructionRegister.v" into library work
Analyzing Verilog file "D:/cpu_verilog/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba/superPOWEROVER9000/Control.v" into library work
Analyzing Verilog file "D:/cpu_verilog/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba/superPOWEROVER9000/ambaMemoryMaster.v" into library work
Analyzing Verilog file "D:/cpu_verilog/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba/superPOWEROVER9000/ALUControl.v" into library work
Analyzing Verilog file "D:/cpu_verilog/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba/superPOWEROVER9000/ALU.v" into library work
Analyzing Verilog file "D:/cpu_verilog/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba/superPOWEROVER9000/CPU.v" into library work
Analyzing Verilog file "D:/cpu_verilog/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba/superPOWEROVER9000/ambaMemorySlave.v" into library work
Analyzing Verilog file "D:/cpu_verilog/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba/superPOWEROVER9000/CPU_with_memory.v" into library work
Analyzing Verilog file "D:/cpu_verilog/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba/superPOWEROVER9000/Test_CPU_with_memory.v" into library work
Analyzing Verilog file "D:/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "D:/cpu_verilog/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba/superPOWEROVER9000/CPU.v" Line 220: Target <AWADDR_tmp> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "D:/cpu_verilog/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba/superPOWEROVER9000/CPU.v" Line 221: Target <AWPROT_tmp> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "D:/cpu_verilog/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba/superPOWEROVER9000/CPU.v" Line 222: Target <AWVALID_tmp> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "D:/cpu_verilog/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba/superPOWEROVER9000/CPU.v" Line 223: Target <WDATA_tmp> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "D:/cpu_verilog/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba/superPOWEROVER9000/CPU.v" Line 224: Target <WSTRB_tmp> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "D:/cpu_verilog/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba/superPOWEROVER9000/CPU.v" Line 225: Target <WVALID_tmp> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "D:/cpu_verilog/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba/superPOWEROVER9000/CPU.v" Line 226: Target <BREADY_tmp> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "D:/cpu_verilog/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba/superPOWEROVER9000/CPU.v" Line 227: Target <ARADDR_tmp> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "D:/cpu_verilog/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba/superPOWEROVER9000/CPU.v" Line 228: Target <ARPROT_tmp> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "D:/cpu_verilog/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba/superPOWEROVER9000/CPU.v" Line 229: Target <ARVALID_tmp> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "D:/cpu_verilog/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba/superPOWEROVER9000/CPU.v" Line 230: Target <RREADY_tmp> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:189 - "D:/cpu_verilog/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba/superPOWEROVER9000/CPU_with_memory.v" Line 93: Size mismatch in connection of port <BRESP>. Formal port size is 2-bit while actual signal size is 1-bit.
Completed static elaboration
Fuse Memory Usage: 64844 KB
Fuse CPU Usage: 374 ms
Compiling module Control
Compiling module EnableRegister
Compiling module ambaMemoryMaster
Compiling module InstructionRegister
Compiling module Registers
Compiling module ALUControl
Compiling module ALU
Compiling module CPU
Compiling module ambaMemorySlave
Compiling module CPU_with_memory
Compiling module Test_CPU_with_memory
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable D:/cpu_verilog/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba_not_work/superPOWEROVER9000_new_amba/superPOWEROVER9000/Test_CPU_with_memory_isim_beh.exe
Fuse Memory Usage: 70216 KB
Fuse CPU Usage: 515 ms
