-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
-- Date        : Wed Apr  3 18:40:17 2024
-- Host        : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ vio_twm_ddrx_stub.vhdl
-- Design      : vio_twm_ddrx
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7a200tfbg484-3
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  Port ( 
    clk : in STD_LOGIC;
    probe_in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    probe_in2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    probe_in3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    probe_in4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in5 : in STD_LOGIC_VECTOR ( 164 downto 0 );
    probe_in6 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    probe_in7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    probe_in8 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    probe_in9 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    probe_in10 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    probe_in11 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    probe_in12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in14 : in STD_LOGIC_VECTOR ( 47 downto 0 );
    probe_in15 : in STD_LOGIC_VECTOR ( 47 downto 0 );
    probe_out0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    probe_out1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    probe_out2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    probe_out4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    probe_out5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    probe_out6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    probe_out7 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    probe_out8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out10 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    probe_out11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    probe_out26 : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );

end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture stub of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "clk,probe_in0[0:0],probe_in1[5:0],probe_in2[5:0],probe_in3[5:0],probe_in4[0:0],probe_in5[164:0],probe_in6[6:0],probe_in7[3:0],probe_in8[6:0],probe_in9[8:0],probe_in10[8:0],probe_in11[8:0],probe_in12[0:0],probe_in13[0:0],probe_in14[47:0],probe_in15[47:0],probe_out0[8:0],probe_out1[4:0],probe_out2[0:0],probe_out3[3:0],probe_out4[2:0],probe_out5[3:0],probe_out6[1:0],probe_out7[9:0],probe_out8[0:0],probe_out9[0:0],probe_out10[2:0],probe_out11[0:0],probe_out12[0:0],probe_out13[0:0],probe_out14[0:0],probe_out15[0:0],probe_out16[0:0],probe_out17[0:0],probe_out18[0:0],probe_out19[0:0],probe_out20[0:0],probe_out21[0:0],probe_out22[0:0],probe_out23[0:0],probe_out24[0:0],probe_out25[3:0],probe_out26[1:0]";
attribute X_CORE_INFO : string;
attribute X_CORE_INFO of stub : architecture is "vio,Vivado 2022.1";
begin
end;
