 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : SYS_TOP
Version: K-2015.06
Date   : Fri Oct 14 13:49:36 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_REGFILE/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_REGFILE/regArr_reg[1][6]/Q (DFFRQX2M)                0.47       0.47 f
  U0_REGFILE/REG1[6] (RegFile)                            0.00       0.47 f
  U0_ALU/B[6] (ALU)                                       0.00       0.47 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.69 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.69 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.84 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.05 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.21 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.46 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.14 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.46 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.24       2.70 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.19 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.42 r
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.24       3.67 r
  U0_ALU/div_52/U51/Y (CLKMX2X2M)                         0.27       3.93 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.72 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.02 f
  U0_ALU/div_52/U66/Y (AND2X1M)                           0.28       5.30 f
  U0_ALU/div_52/U55/Y (CLKMX2X2M)                         0.24       5.54 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       5.99 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.32 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.65 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.96 f
  U0_ALU/div_52/U68/Y (AND3X1M)                           0.39       7.35 f
  U0_ALU/div_52/U58/Y (CLKMX2X2M)                         0.25       7.60 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.05 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.38 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.71 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.04 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.34 f
  U0_ALU/div_52/U69/Y (AND2X1M)                           0.32       9.67 f
  U0_ALU/div_52/U60/Y (CLKMX2X2M)                         0.25       9.92 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.46      10.37 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.33      10.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.33      11.03 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.33      11.36 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.33      11.69 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.31      11.99 f
  U0_ALU/div_52/U71/Y (AND2X1M)                           0.34      12.34 f
  U0_ALU/div_52/U61/Y (CLKMX2X2M)                         0.24      12.58 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)     0.45      13.03 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)     0.33      13.36 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)     0.33      13.68 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)     0.33      14.01 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)     0.33      14.34 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)     0.33      14.67 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)     0.32      14.98 f
  U0_ALU/div_52/quotient[0] (ALU_DW_div_uns_0)            0.00      14.98 f
  U0_ALU/U43/Y (AOI222X1M)                                0.41      15.39 r
  U0_ALU/U40/Y (AOI31X2M)                                 0.14      15.53 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                      0.00      15.53 f
  data arrival time                                                 15.53

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                        4.30


  Startpoint: U0_REGFILE/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_REGFILE/regArr_reg[1][6]/Q (DFFRQX2M)                0.47       0.47 f
  U0_REGFILE/REG1[6] (RegFile)                            0.00       0.47 f
  U0_ALU/B[6] (ALU)                                       0.00       0.47 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.69 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.69 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.84 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.05 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.21 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.46 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.14 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.46 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.24       2.70 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.19 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.42 r
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.24       3.67 r
  U0_ALU/div_52/U51/Y (CLKMX2X2M)                         0.27       3.93 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.72 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.02 f
  U0_ALU/div_52/U66/Y (AND2X1M)                           0.28       5.30 f
  U0_ALU/div_52/U55/Y (CLKMX2X2M)                         0.24       5.54 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       5.99 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.32 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.65 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.96 f
  U0_ALU/div_52/U68/Y (AND3X1M)                           0.39       7.35 f
  U0_ALU/div_52/U58/Y (CLKMX2X2M)                         0.25       7.60 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.05 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.38 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.71 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.04 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.34 f
  U0_ALU/div_52/U69/Y (AND2X1M)                           0.32       9.67 f
  U0_ALU/div_52/U60/Y (CLKMX2X2M)                         0.25       9.92 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.46      10.37 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.33      10.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.33      11.03 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.33      11.36 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.33      11.69 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.31      11.99 f
  U0_ALU/div_52/U71/Y (AND2X1M)                           0.34      12.34 f
  U0_ALU/div_52/quotient[1] (ALU_DW_div_uns_0)            0.00      12.34 f
  U0_ALU/U47/Y (AOI222X1M)                                0.31      12.64 r
  U0_ALU/U44/Y (AOI31X2M)                                 0.14      12.78 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00      12.78 f
  data arrival time                                                 12.78

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                -12.78
  --------------------------------------------------------------------------
  slack (MET)                                                        7.05


  Startpoint: U0_REGFILE/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_REGFILE/regArr_reg[1][6]/Q (DFFRQX2M)                0.47       0.47 f
  U0_REGFILE/REG1[6] (RegFile)                            0.00       0.47 f
  U0_ALU/B[6] (ALU)                                       0.00       0.47 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.69 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.69 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.84 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.05 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.21 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.46 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.14 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.46 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.24       2.70 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.19 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.42 r
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.24       3.67 r
  U0_ALU/div_52/U51/Y (CLKMX2X2M)                         0.27       3.93 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.72 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.02 f
  U0_ALU/div_52/U66/Y (AND2X1M)                           0.28       5.30 f
  U0_ALU/div_52/U55/Y (CLKMX2X2M)                         0.24       5.54 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       5.99 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.32 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.65 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.96 f
  U0_ALU/div_52/U68/Y (AND3X1M)                           0.39       7.35 f
  U0_ALU/div_52/U58/Y (CLKMX2X2M)                         0.25       7.60 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.05 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.38 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.71 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.04 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.34 f
  U0_ALU/div_52/U69/Y (AND2X1M)                           0.32       9.67 f
  U0_ALU/div_52/quotient[2] (ALU_DW_div_uns_0)            0.00       9.67 f
  U0_ALU/U51/Y (AOI222X1M)                                0.44      10.11 r
  U0_ALU/U48/Y (AOI31X2M)                                 0.14      10.25 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00      10.25 f
  data arrival time                                                 10.25

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                -10.25
  --------------------------------------------------------------------------
  slack (MET)                                                        9.58


  Startpoint: U0_REGFILE/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_REGFILE/regArr_reg[1][6]/Q (DFFRQX2M)                0.47       0.47 f
  U0_REGFILE/REG1[6] (RegFile)                            0.00       0.47 f
  U0_ALU/B[6] (ALU)                                       0.00       0.47 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.69 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.69 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.84 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.05 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.21 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.46 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.14 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.46 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.24       2.70 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.19 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.42 r
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.24       3.67 r
  U0_ALU/div_52/U51/Y (CLKMX2X2M)                         0.27       3.93 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.72 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.02 f
  U0_ALU/div_52/U66/Y (AND2X1M)                           0.28       5.30 f
  U0_ALU/div_52/U55/Y (CLKMX2X2M)                         0.24       5.54 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       5.99 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.32 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.65 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.96 f
  U0_ALU/div_52/U68/Y (AND3X1M)                           0.39       7.35 f
  U0_ALU/div_52/quotient[3] (ALU_DW_div_uns_0)            0.00       7.35 f
  U0_ALU/U55/Y (AOI222X1M)                                0.44       7.79 r
  U0_ALU/U52/Y (AOI31X2M)                                 0.14       7.93 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       7.93 f
  data arrival time                                                  7.93

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                 -7.93
  --------------------------------------------------------------------------
  slack (MET)                                                       11.90


  Startpoint: U0_REGFILE/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_REGFILE/regArr_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  U0_REGFILE/REG0[0] (RegFile)                            0.00       0.38 r
  U0_ALU/A[0] (ALU)                                       0.00       0.38 r
  U0_ALU/U96/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U35/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U114/Y (NOR2X1M)                         0.18       0.96 r
  U0_ALU/mult_49/U5/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U11/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.75 r
  U0_ALU/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.45 f
  U0_ALU/mult_49/FS_1/U26/Y (OA21X1M)                     0.40       5.85 f
  U0_ALU/mult_49/FS_1/U21/Y (OAI21BX1M)                   0.25       6.10 r
  U0_ALU/mult_49/FS_1/U19/Y (OAI21X1M)                    0.13       6.23 f
  U0_ALU/mult_49/FS_1/U2/Y (AOI21BX2M)                    0.17       6.40 f
  U0_ALU/mult_49/FS_1/U4/Y (XNOR2X2M)                     0.12       6.52 r
  U0_ALU/mult_49/FS_1/SUM[13] (ALU_DW01_add_1)            0.00       6.52 r
  U0_ALU/mult_49/PRODUCT[15] (ALU_DW02_mult_0)            0.00       6.52 r
  U0_ALU/U4/Y (OAI2BB1X2M)                                0.15       6.67 r
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       6.67 r
  data arrival time                                                  6.67

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.30      19.70
  data required time                                                19.70
  --------------------------------------------------------------------------
  data required time                                                19.70
  data arrival time                                                 -6.67
  --------------------------------------------------------------------------
  slack (MET)                                                       13.03


  Startpoint: U0_REGFILE/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_REGFILE/regArr_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  U0_REGFILE/REG0[0] (RegFile)                            0.00       0.38 r
  U0_ALU/A[0] (ALU)                                       0.00       0.38 r
  U0_ALU/U96/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U35/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U114/Y (NOR2X1M)                         0.18       0.96 r
  U0_ALU/mult_49/U5/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U11/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.75 r
  U0_ALU/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.45 f
  U0_ALU/mult_49/FS_1/U26/Y (OA21X1M)                     0.40       5.85 f
  U0_ALU/mult_49/FS_1/U21/Y (OAI21BX1M)                   0.25       6.10 r
  U0_ALU/mult_49/FS_1/U20/Y (XOR3XLM)                     0.16       6.26 r
  U0_ALU/mult_49/FS_1/SUM[12] (ALU_DW01_add_1)            0.00       6.26 r
  U0_ALU/mult_49/PRODUCT[14] (ALU_DW02_mult_0)            0.00       6.26 r
  U0_ALU/U7/Y (OAI2BB1X2M)                                0.13       6.39 r
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       6.39 r
  data arrival time                                                  6.39

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.30      19.70
  data required time                                                19.70
  --------------------------------------------------------------------------
  data required time                                                19.70
  data arrival time                                                 -6.39
  --------------------------------------------------------------------------
  slack (MET)                                                       13.31


  Startpoint: U0_REGFILE/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_REGFILE/regArr_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  U0_REGFILE/REG0[0] (RegFile)                            0.00       0.38 r
  U0_ALU/A[0] (ALU)                                       0.00       0.38 r
  U0_ALU/U96/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U35/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U114/Y (NOR2X1M)                         0.18       0.96 r
  U0_ALU/mult_49/U5/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U11/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.75 r
  U0_ALU/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.45 f
  U0_ALU/mult_49/FS_1/U26/Y (OA21X1M)                     0.40       5.85 f
  U0_ALU/mult_49/FS_1/U22/Y (XNOR2X1M)                    0.10       5.95 r
  U0_ALU/mult_49/FS_1/SUM[11] (ALU_DW01_add_1)            0.00       5.95 r
  U0_ALU/mult_49/PRODUCT[13] (ALU_DW02_mult_0)            0.00       5.95 r
  U0_ALU/U9/Y (OAI2BB1X2M)                                0.15       6.10 r
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       6.10 r
  data arrival time                                                  6.10

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.30      19.70
  data required time                                                19.70
  --------------------------------------------------------------------------
  data required time                                                19.70
  data arrival time                                                 -6.10
  --------------------------------------------------------------------------
  slack (MET)                                                       13.59


  Startpoint: U0_REGFILE/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_REGFILE/regArr_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  U0_REGFILE/REG0[0] (RegFile)                            0.00       0.38 r
  U0_ALU/A[0] (ALU)                                       0.00       0.38 r
  U0_ALU/U96/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U35/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U114/Y (NOR2X1M)                         0.18       0.96 r
  U0_ALU/mult_49/U5/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U11/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.75 r
  U0_ALU/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.45 f
  U0_ALU/mult_49/FS_1/U27/Y (CLKXOR2X2M)                  0.26       5.71 r
  U0_ALU/mult_49/FS_1/SUM[10] (ALU_DW01_add_1)            0.00       5.71 r
  U0_ALU/mult_49/PRODUCT[12] (ALU_DW02_mult_0)            0.00       5.71 r
  U0_ALU/U8/Y (OAI2BB1X2M)                                0.12       5.84 r
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       5.84 r
  data arrival time                                                  5.84

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.30      19.70
  data required time                                                19.70
  --------------------------------------------------------------------------
  data required time                                                19.70
  data arrival time                                                 -5.84
  --------------------------------------------------------------------------
  slack (MET)                                                       13.86


  Startpoint: U0_REGFILE/regArr_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_REGFILE/regArr_reg[1][6]/Q (DFFRQX2M)                0.47       0.47 f
  U0_REGFILE/REG1[6] (RegFile)                            0.00       0.47 f
  U0_ALU/B[6] (ALU)                                       0.00       0.47 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.69 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_0)                   0.00       0.69 f
  U0_ALU/div_52/U70/Y (NOR2X1M)                           0.16       0.84 r
  U0_ALU/div_52/U67/Y (AND3X1M)                           0.20       1.05 r
  U0_ALU/div_52/U65/Y (AND2X1M)                           0.16       1.21 r
  U0_ALU/div_52/U62/Y (AND4X1M)                           0.25       1.46 r
  U0_ALU/div_52/U40/Y (CLKMX2X2M)                         0.24       1.70 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.14 f
  U0_ALU/div_52/U63/Y (AND3X1M)                           0.32       2.46 f
  U0_ALU/div_52/U46/Y (CLKMX2X2M)                         0.24       2.70 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.19 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.42 r
  U0_ALU/div_52/U64/Y (AND2X1M)                           0.24       3.67 r
  U0_ALU/div_52/U51/Y (CLKMX2X2M)                         0.27       3.93 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.72 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.02 f
  U0_ALU/div_52/U66/Y (AND2X1M)                           0.28       5.30 f
  U0_ALU/div_52/quotient[4] (ALU_DW_div_uns_0)            0.00       5.30 f
  U0_ALU/U59/Y (AOI222X1M)                                0.43       5.73 r
  U0_ALU/U56/Y (AOI31X2M)                                 0.14       5.87 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       5.87 f
  data arrival time                                                  5.87

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                 -5.87
  --------------------------------------------------------------------------
  slack (MET)                                                       13.96


  Startpoint: U0_REGFILE/regArr_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/regArr_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_REGFILE/regArr_reg[0][0]/Q (DFFRQX2M)                0.38       0.38 r
  U0_REGFILE/REG0[0] (RegFile)                            0.00       0.38 r
  U0_ALU/A[0] (ALU)                                       0.00       0.38 r
  U0_ALU/U96/Y (BUFX2M)                                   0.26       0.64 r
  U0_ALU/mult_49/A[0] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U35/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U114/Y (NOR2X1M)                         0.18       0.96 r
  U0_ALU/mult_49/U5/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U11/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.75 r
  U0_ALU/mult_49/FS_1/U3/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_49/FS_1/U15/Y (XNOR2X1M)                    0.10       5.29 r
  U0_ALU/mult_49/FS_1/SUM[9] (ALU_DW01_add_1)             0.00       5.29 r
  U0_ALU/mult_49/PRODUCT[11] (ALU_DW02_mult_0)            0.00       5.29 r
  U0_ALU/U12/Y (OAI2BB1X2M)                               0.15       5.44 r
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       5.44 r
  data arrival time                                                  5.44

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00      20.00 r
  library setup time                                     -0.30      19.70
  data required time                                                19.70
  --------------------------------------------------------------------------
  data required time                                                19.70
  data arrival time                                                 -5.44
  --------------------------------------------------------------------------
  slack (MET)                                                       14.25


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (DFFRQX2M)           0.52       0.52 f
  U0_SYS_CTRL/U0_CTRL_RX/U8/Y (NOR4X1M)                   0.56       1.08 r
  U0_SYS_CTRL/U0_CTRL_RX/U17/Y (NOR2X2M)                  0.21       1.29 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (OAI21X2M)                 0.17       1.45 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.45 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.45 r
  U1/Y (BUFX2M)                                           0.36       1.82 r
  U0_REGFILE/Address[0] (RegFile)                         0.00       1.82 r
  U0_REGFILE/U98/Y (INVX2M)                               0.10       1.92 f
  U0_REGFILE/U9/Y (BUFX2M)                                0.16       2.09 f
  U0_REGFILE/U8/Y (INVX2M)                                0.77       2.86 r
  U0_REGFILE/U234/Y (MX4X1M)                              0.49       3.35 f
  U0_REGFILE/U236/Y (MX4X1M)                              0.34       3.69 f
  U0_REGFILE/U235/Y (AO22X1M)                             0.32       4.01 f
  U0_REGFILE/RdData_reg[0]/D (DFFRQX2M)                   0.00       4.01 f
  data arrival time                                                  4.01

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/RdData_reg[0]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                       15.62


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (DFFRQX2M)           0.52       0.52 f
  U0_SYS_CTRL/U0_CTRL_RX/U8/Y (NOR4X1M)                   0.56       1.08 r
  U0_SYS_CTRL/U0_CTRL_RX/U17/Y (NOR2X2M)                  0.21       1.29 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (OAI21X2M)                 0.17       1.45 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.45 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.45 r
  U1/Y (BUFX2M)                                           0.36       1.82 r
  U0_REGFILE/Address[0] (RegFile)                         0.00       1.82 r
  U0_REGFILE/U98/Y (INVX2M)                               0.10       1.92 f
  U0_REGFILE/U9/Y (BUFX2M)                                0.16       2.09 f
  U0_REGFILE/U8/Y (INVX2M)                                0.77       2.86 r
  U0_REGFILE/U81/Y (MX4X1M)                               0.49       3.35 f
  U0_REGFILE/U95/Y (MX4X1M)                               0.34       3.69 f
  U0_REGFILE/U94/Y (AO22X1M)                              0.32       4.01 f
  U0_REGFILE/RdData_reg[7]/D (DFFRQX2M)                   0.00       4.01 f
  data arrival time                                                  4.01

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/RdData_reg[7]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                       15.62


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (DFFRQX2M)           0.52       0.52 f
  U0_SYS_CTRL/U0_CTRL_RX/U8/Y (NOR4X1M)                   0.56       1.08 r
  U0_SYS_CTRL/U0_CTRL_RX/U17/Y (NOR2X2M)                  0.21       1.29 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (OAI21X2M)                 0.17       1.45 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.45 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.45 r
  U1/Y (BUFX2M)                                           0.36       1.82 r
  U0_REGFILE/Address[0] (RegFile)                         0.00       1.82 r
  U0_REGFILE/U98/Y (INVX2M)                               0.10       1.92 f
  U0_REGFILE/U9/Y (BUFX2M)                                0.16       2.09 f
  U0_REGFILE/U8/Y (INVX2M)                                0.77       2.86 r
  U0_REGFILE/U80/Y (MX4X1M)                               0.49       3.35 f
  U0_REGFILE/U91/Y (MX4X1M)                               0.34       3.69 f
  U0_REGFILE/U90/Y (AO22X1M)                              0.32       4.01 f
  U0_REGFILE/RdData_reg[6]/D (DFFRQX2M)                   0.00       4.01 f
  data arrival time                                                  4.01

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/RdData_reg[6]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                       15.62


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (DFFRQX2M)           0.52       0.52 f
  U0_SYS_CTRL/U0_CTRL_RX/U8/Y (NOR4X1M)                   0.56       1.08 r
  U0_SYS_CTRL/U0_CTRL_RX/U17/Y (NOR2X2M)                  0.21       1.29 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (OAI21X2M)                 0.17       1.45 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.45 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.45 r
  U1/Y (BUFX2M)                                           0.36       1.82 r
  U0_REGFILE/Address[0] (RegFile)                         0.00       1.82 r
  U0_REGFILE/U98/Y (INVX2M)                               0.10       1.92 f
  U0_REGFILE/U9/Y (BUFX2M)                                0.16       2.09 f
  U0_REGFILE/U8/Y (INVX2M)                                0.77       2.86 r
  U0_REGFILE/U79/Y (MX4X1M)                               0.49       3.35 f
  U0_REGFILE/U87/Y (MX4X1M)                               0.34       3.69 f
  U0_REGFILE/U86/Y (AO22X1M)                              0.32       4.01 f
  U0_REGFILE/RdData_reg[5]/D (DFFRQX2M)                   0.00       4.01 f
  data arrival time                                                  4.01

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/RdData_reg[5]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                       15.62


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (DFFRQX2M)           0.52       0.52 f
  U0_SYS_CTRL/U0_CTRL_RX/U8/Y (NOR4X1M)                   0.56       1.08 r
  U0_SYS_CTRL/U0_CTRL_RX/U17/Y (NOR2X2M)                  0.21       1.29 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (OAI21X2M)                 0.17       1.45 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.45 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.45 r
  U1/Y (BUFX2M)                                           0.36       1.82 r
  U0_REGFILE/Address[0] (RegFile)                         0.00       1.82 r
  U0_REGFILE/U98/Y (INVX2M)                               0.10       1.92 f
  U0_REGFILE/U9/Y (BUFX2M)                                0.16       2.09 f
  U0_REGFILE/U6/Y (INVX2M)                                0.77       2.86 r
  U0_REGFILE/U78/Y (MX4X1M)                               0.49       3.35 f
  U0_REGFILE/U69/Y (MX4X1M)                               0.34       3.69 f
  U0_REGFILE/U68/Y (AO22X1M)                              0.32       4.01 f
  U0_REGFILE/RdData_reg[4]/D (DFFRQX2M)                   0.00       4.01 f
  data arrival time                                                  4.01

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/RdData_reg[4]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                       15.62


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (DFFRQX2M)           0.52       0.52 f
  U0_SYS_CTRL/U0_CTRL_RX/U8/Y (NOR4X1M)                   0.56       1.08 r
  U0_SYS_CTRL/U0_CTRL_RX/U17/Y (NOR2X2M)                  0.21       1.29 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (OAI21X2M)                 0.17       1.45 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.45 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.45 r
  U1/Y (BUFX2M)                                           0.36       1.82 r
  U0_REGFILE/Address[0] (RegFile)                         0.00       1.82 r
  U0_REGFILE/U98/Y (INVX2M)                               0.10       1.92 f
  U0_REGFILE/U9/Y (BUFX2M)                                0.16       2.09 f
  U0_REGFILE/U6/Y (INVX2M)                                0.77       2.86 r
  U0_REGFILE/U77/Y (MX4X1M)                               0.49       3.35 f
  U0_REGFILE/U65/Y (MX4X1M)                               0.34       3.69 f
  U0_REGFILE/U64/Y (AO22X1M)                              0.32       4.01 f
  U0_REGFILE/RdData_reg[3]/D (DFFRQX2M)                   0.00       4.01 f
  data arrival time                                                  4.01

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/RdData_reg[3]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                       15.62


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (DFFRQX2M)           0.52       0.52 f
  U0_SYS_CTRL/U0_CTRL_RX/U8/Y (NOR4X1M)                   0.56       1.08 r
  U0_SYS_CTRL/U0_CTRL_RX/U17/Y (NOR2X2M)                  0.21       1.29 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (OAI21X2M)                 0.17       1.45 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.45 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.45 r
  U1/Y (BUFX2M)                                           0.36       1.82 r
  U0_REGFILE/Address[0] (RegFile)                         0.00       1.82 r
  U0_REGFILE/U98/Y (INVX2M)                               0.10       1.92 f
  U0_REGFILE/U9/Y (BUFX2M)                                0.16       2.09 f
  U0_REGFILE/U6/Y (INVX2M)                                0.77       2.86 r
  U0_REGFILE/U76/Y (MX4X1M)                               0.49       3.35 f
  U0_REGFILE/U61/Y (MX4X1M)                               0.34       3.69 f
  U0_REGFILE/U60/Y (AO22X1M)                              0.32       4.01 f
  U0_REGFILE/RdData_reg[2]/D (DFFRQX2M)                   0.00       4.01 f
  data arrival time                                                  4.01

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/RdData_reg[2]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                       15.62


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (DFFRQX2M)           0.52       0.52 f
  U0_SYS_CTRL/U0_CTRL_RX/U8/Y (NOR4X1M)                   0.56       1.08 r
  U0_SYS_CTRL/U0_CTRL_RX/U17/Y (NOR2X2M)                  0.21       1.29 f
  U0_SYS_CTRL/U0_CTRL_RX/U44/Y (OAI21X2M)                 0.17       1.45 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[0] (CTRL_RX)          0.00       1.45 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.45 r
  U1/Y (BUFX2M)                                           0.36       1.82 r
  U0_REGFILE/Address[0] (RegFile)                         0.00       1.82 r
  U0_REGFILE/U98/Y (INVX2M)                               0.10       1.92 f
  U0_REGFILE/U9/Y (BUFX2M)                                0.16       2.09 f
  U0_REGFILE/U6/Y (INVX2M)                                0.77       2.86 r
  U0_REGFILE/U85/Y (MX4X1M)                               0.49       3.35 f
  U0_REGFILE/U83/Y (MX4X1M)                               0.34       3.69 f
  U0_REGFILE/U82/Y (AO22X1M)                              0.32       4.01 f
  U0_REGFILE/RdData_reg[1]/D (DFFRQX2M)                   0.00       4.01 f
  data arrival time                                                  4.01

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/RdData_reg[1]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                       15.62


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/regArr_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (DFFRQX2M)           0.52       0.52 f
  U0_SYS_CTRL/U0_CTRL_RX/U8/Y (NOR4X1M)                   0.56       1.08 r
  U0_SYS_CTRL/U0_CTRL_RX/U17/Y (NOR2X2M)                  0.21       1.29 f
  U0_SYS_CTRL/U0_CTRL_RX/U61/Y (NOR2X2M)                  0.12       1.41 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX)          0.00       1.41 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL)                    0.00       1.41 r
  U2/Y (BUFX2M)                                           0.59       2.00 r
  U0_REGFILE/Address[1] (RegFile)                         0.00       2.00 r
  U0_REGFILE/U239/Y (INVX2M)                              0.15       2.16 f
  U0_REGFILE/U12/Y (BUFX2M)                               0.17       2.33 f
  U0_REGFILE/U7/Y (INVX2M)                                0.38       2.71 r
  U0_REGFILE/U3/Y (NOR2X2M)                               0.17       2.88 f
  U0_REGFILE/U20/Y (NAND2X2M)                             0.26       3.14 r
  U0_REGFILE/U216/Y (OAI2BB2X1M)                          0.19       3.33 r
  U0_REGFILE/regArr_reg[1][1]/D (DFFRQX2M)                0.00       3.33 r
  data arrival time                                                  3.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/regArr_reg[1][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.33
  --------------------------------------------------------------------------
  slack (MET)                                                       16.16


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/regArr_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/CS_reg[3]/Q (DFFRQX2M)           0.52       0.52 f
  U0_SYS_CTRL/U0_CTRL_RX/U8/Y (NOR4X1M)                   0.56       1.08 r
  U0_SYS_CTRL/U0_CTRL_RX/U17/Y (NOR2X2M)                  0.21       1.29 f
  U0_SYS_CTRL/U0_CTRL_RX/U61/Y (NOR2X2M)                  0.12       1.41 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_Address[1] (CTRL_RX)          0.00       1.41 r
  U0_SYS_CTRL/RF_Address[1] (SYS_CTRL)                    0.00       1.41 r
  U2/Y (BUFX2M)                                           0.59       2.00 r
  U0_REGFILE/Address[1] (RegFile)                         0.00       2.00 r
  U0_REGFILE/U239/Y (INVX2M)                              0.15       2.16 f
  U0_REGFILE/U12/Y (BUFX2M)                               0.17       2.33 f
  U0_REGFILE/U7/Y (INVX2M)                                0.38       2.71 r
  U0_REGFILE/U3/Y (NOR2X2M)                               0.17       2.88 f
  U0_REGFILE/U20/Y (NAND2X2M)                             0.26       3.14 r
  U0_REGFILE/U215/Y (OAI2BB2X1M)                          0.19       3.33 r
  U0_REGFILE/regArr_reg[1][0]/D (DFFRQX2M)                0.00       3.33 r
  data arrival time                                                  3.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REGFILE/regArr_reg[1][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -3.33
  --------------------------------------------------------------------------
  slack (MET)                                                       16.16


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/counter/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 f
  UART_RX_IN (in)                                         0.01     217.01 f
  U3/Y (BUFX2M)                                           0.15     217.16 f
  U0_UART/RX_IN_S (UART)                                  0.00     217.16 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00     217.16 f
  U0_UART/U0_UART_RX/rx_fsm/RX_in (uart_rx_fsm)           0.00     217.16 f
  U0_UART/U0_UART_RX/rx_fsm/U6/Y (OAI211X2M)              0.26     217.42 r
  U0_UART/U0_UART_RX/rx_fsm/edge_bit_en (uart_rx_fsm)     0.00     217.42 r
  U0_UART/U0_UART_RX/counter/enable (edge_counter)        0.00     217.42 r
  U0_UART/U0_UART_RX/counter/U4/Y (INVX2M)                0.13     217.55 f
  U0_UART/U0_UART_RX/counter/U7/Y (AOI31X2M)              0.31     217.86 r
  U0_UART/U0_UART_RX/counter/U5/Y (AOI21X2M)              0.10     217.96 f
  U0_UART/U0_UART_RX/counter/U11/Y (OAI21X2M)             0.10     218.06 r
  U0_UART/U0_UART_RX/counter/U9/Y (AOI32X1M)              0.11     218.17 f
  U0_UART/U0_UART_RX/counter/U8/Y (INVX2M)                0.08     218.25 r
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00     218.25 r
  data arrival time                                                218.25

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.30    1084.50
  data required time                                              1084.50
  --------------------------------------------------------------------------
  data required time                                              1084.50
  data arrival time                                               -218.25
  --------------------------------------------------------------------------
  slack (MET)                                                      866.25


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/counter/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 f
  UART_RX_IN (in)                                         0.01     217.01 f
  U3/Y (BUFX2M)                                           0.15     217.16 f
  U0_UART/RX_IN_S (UART)                                  0.00     217.16 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00     217.16 f
  U0_UART/U0_UART_RX/rx_fsm/RX_in (uart_rx_fsm)           0.00     217.16 f
  U0_UART/U0_UART_RX/rx_fsm/U6/Y (OAI211X2M)              0.26     217.42 r
  U0_UART/U0_UART_RX/rx_fsm/edge_bit_en (uart_rx_fsm)     0.00     217.42 r
  U0_UART/U0_UART_RX/counter/enable (edge_counter)        0.00     217.42 r
  U0_UART/U0_UART_RX/counter/U4/Y (INVX2M)                0.13     217.55 f
  U0_UART/U0_UART_RX/counter/U7/Y (AOI31X2M)              0.31     217.86 r
  U0_UART/U0_UART_RX/counter/U5/Y (AOI21X2M)              0.10     217.96 f
  U0_UART/U0_UART_RX/counter/U11/Y (OAI21X2M)             0.10     218.06 r
  U0_UART/U0_UART_RX/counter/U14/Y (AOI21X2M)             0.07     218.13 f
  U0_UART/U0_UART_RX/counter/U12/Y (OAI21X2M)             0.13     218.26 r
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[3]/D (DFFRX1M)
                                                          0.00     218.26 r
  data arrival time                                                218.26

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[3]/CK (DFFRX1M)
                                                          0.00    1084.80 r
  library setup time                                     -0.25    1084.55
  data required time                                              1084.55
  --------------------------------------------------------------------------
  data required time                                              1084.55
  data arrival time                                               -218.26
  --------------------------------------------------------------------------
  slack (MET)                                                      866.29


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 f
  UART_RX_IN (in)                                         0.01     217.01 f
  U3/Y (BUFX2M)                                           0.15     217.16 f
  U0_UART/RX_IN_S (UART)                                  0.00     217.16 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00     217.16 f
  U0_UART/U0_UART_RX/rx_fsm/RX_in (uart_rx_fsm)           0.00     217.16 f
  U0_UART/U0_UART_RX/rx_fsm/U6/Y (OAI211X2M)              0.26     217.42 r
  U0_UART/U0_UART_RX/rx_fsm/edge_bit_en (uart_rx_fsm)     0.00     217.42 r
  U0_UART/U0_UART_RX/counter/enable (edge_counter)        0.00     217.42 r
  U0_UART/U0_UART_RX/counter/U4/Y (INVX2M)                0.13     217.55 f
  U0_UART/U0_UART_RX/counter/U7/Y (AOI31X2M)              0.31     217.86 r
  U0_UART/U0_UART_RX/counter/U21/Y (AOI32X1M)             0.23     218.09 f
  U0_UART/U0_UART_RX/counter/U20/Y (INVX2M)               0.08     218.17 r
  U0_UART/U0_UART_RX/counter/edge_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00     218.17 r
  data arrival time                                                218.17

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/counter/edge_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.30    1084.50
  data required time                                              1084.50
  --------------------------------------------------------------------------
  data required time                                              1084.50
  data arrival time                                               -218.17
  --------------------------------------------------------------------------
  slack (MET)                                                      866.32


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/counter/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 f
  UART_RX_IN (in)                                         0.01     217.01 f
  U3/Y (BUFX2M)                                           0.15     217.16 f
  U0_UART/RX_IN_S (UART)                                  0.00     217.16 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00     217.16 f
  U0_UART/U0_UART_RX/rx_fsm/RX_in (uart_rx_fsm)           0.00     217.16 f
  U0_UART/U0_UART_RX/rx_fsm/U6/Y (OAI211X2M)              0.26     217.42 r
  U0_UART/U0_UART_RX/rx_fsm/edge_bit_en (uart_rx_fsm)     0.00     217.42 r
  U0_UART/U0_UART_RX/counter/enable (edge_counter)        0.00     217.42 r
  U0_UART/U0_UART_RX/counter/U4/Y (INVX2M)                0.13     217.55 f
  U0_UART/U0_UART_RX/counter/U7/Y (AOI31X2M)              0.31     217.86 r
  U0_UART/U0_UART_RX/counter/U6/Y (INVX2M)                0.12     217.98 f
  U0_UART/U0_UART_RX/counter/U10/Y (OAI32X1M)             0.13     218.11 r
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00     218.11 r
  data arrival time                                                218.11

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.35    1084.45
  data required time                                              1084.45
  --------------------------------------------------------------------------
  data required time                                              1084.45
  data arrival time                                               -218.11
  --------------------------------------------------------------------------
  slack (MET)                                                      866.34


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/counter/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 f
  UART_RX_IN (in)                                         0.01     217.01 f
  U3/Y (BUFX2M)                                           0.15     217.16 f
  U0_UART/RX_IN_S (UART)                                  0.00     217.16 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00     217.16 f
  U0_UART/U0_UART_RX/rx_fsm/RX_in (uart_rx_fsm)           0.00     217.16 f
  U0_UART/U0_UART_RX/rx_fsm/U6/Y (OAI211X2M)              0.26     217.42 r
  U0_UART/U0_UART_RX/rx_fsm/edge_bit_en (uart_rx_fsm)     0.00     217.42 r
  U0_UART/U0_UART_RX/counter/enable (edge_counter)        0.00     217.42 r
  U0_UART/U0_UART_RX/counter/U4/Y (INVX2M)                0.13     217.55 f
  U0_UART/U0_UART_RX/counter/U7/Y (AOI31X2M)              0.31     217.86 r
  U0_UART/U0_UART_RX/counter/U5/Y (AOI21X2M)              0.10     217.96 f
  U0_UART/U0_UART_RX/counter/U15/Y (OAI2BB2X1M)           0.14     218.10 r
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00     218.10 r
  data arrival time                                                218.10

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/counter/bit_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.31    1084.49
  data required time                                              1084.49
  --------------------------------------------------------------------------
  data required time                                              1084.49
  data arrival time                                               -218.10
  --------------------------------------------------------------------------
  slack (MET)                                                      866.39


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 f
  UART_RX_IN (in)                                         0.01     217.01 f
  U3/Y (BUFX2M)                                           0.15     217.16 f
  U0_UART/RX_IN_S (UART)                                  0.00     217.16 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00     217.16 f
  U0_UART/U0_UART_RX/rx_fsm/RX_in (uart_rx_fsm)           0.00     217.16 f
  U0_UART/U0_UART_RX/rx_fsm/U6/Y (OAI211X2M)              0.26     217.42 r
  U0_UART/U0_UART_RX/rx_fsm/edge_bit_en (uart_rx_fsm)     0.00     217.42 r
  U0_UART/U0_UART_RX/counter/enable (edge_counter)        0.00     217.42 r
  U0_UART/U0_UART_RX/counter/U4/Y (INVX2M)                0.13     217.55 f
  U0_UART/U0_UART_RX/counter/U7/Y (AOI31X2M)              0.31     217.86 r
  U0_UART/U0_UART_RX/counter/U6/Y (INVX2M)                0.12     217.98 f
  U0_UART/U0_UART_RX/counter/U17/Y (NOR2X2M)              0.10     218.09 r
  U0_UART/U0_UART_RX/counter/edge_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00     218.09 r
  data arrival time                                                218.09

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.31    1084.49
  data required time                                              1084.49
  --------------------------------------------------------------------------
  data required time                                              1084.49
  data arrival time                                               -218.09
  --------------------------------------------------------------------------
  slack (MET)                                                      866.41


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 f
  UART_RX_IN (in)                                         0.01     217.01 f
  U3/Y (BUFX2M)                                           0.15     217.16 f
  U0_UART/RX_IN_S (UART)                                  0.00     217.16 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00     217.16 f
  U0_UART/U0_UART_RX/rx_fsm/RX_in (uart_rx_fsm)           0.00     217.16 f
  U0_UART/U0_UART_RX/rx_fsm/U6/Y (OAI211X2M)              0.26     217.42 r
  U0_UART/U0_UART_RX/rx_fsm/edge_bit_en (uart_rx_fsm)     0.00     217.42 r
  U0_UART/U0_UART_RX/counter/enable (edge_counter)        0.00     217.42 r
  U0_UART/U0_UART_RX/counter/U4/Y (INVX2M)                0.13     217.55 f
  U0_UART/U0_UART_RX/counter/U7/Y (AOI31X2M)              0.31     217.86 r
  U0_UART/U0_UART_RX/counter/U6/Y (INVX2M)                0.12     217.98 f
  U0_UART/U0_UART_RX/counter/U18/Y (NOR2X2M)              0.10     218.09 r
  U0_UART/U0_UART_RX/counter/edge_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00     218.09 r
  data arrival time                                                218.09

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/counter/edge_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.30    1084.50
  data required time                                              1084.50
  --------------------------------------------------------------------------
  data required time                                              1084.50
  data arrival time                                               -218.09
  --------------------------------------------------------------------------
  slack (MET)                                                      866.41


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 r
  UART_RX_IN (in)                                         0.01     217.01 r
  U3/Y (BUFX2M)                                           0.13     217.14 r
  U0_UART/RX_IN_S (UART)                                  0.00     217.14 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00     217.14 r
  U0_UART/U0_UART_RX/oversampling/RX_in (data_sampling)
                                                          0.00     217.14 r
  U0_UART/U0_UART_RX/oversampling/U4/Y (NAND2X2M)         0.09     217.23 f
  U0_UART/U0_UART_RX/oversampling/U17/Y (OAI2BB2X1M)      0.14     217.37 r
  U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[2]/D (DFFRQX2M)
                                                          0.00     217.37 r
  data arrival time                                                217.37

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[2]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.31    1084.49
  data required time                                              1084.49
  --------------------------------------------------------------------------
  data required time                                              1084.49
  data arrival time                                               -217.37
  --------------------------------------------------------------------------
  slack (MET)                                                      867.11


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 r
  UART_RX_IN (in)                                         0.01     217.01 r
  U3/Y (BUFX2M)                                           0.13     217.14 r
  U0_UART/RX_IN_S (UART)                                  0.00     217.14 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00     217.14 r
  U0_UART/U0_UART_RX/oversampling/RX_in (data_sampling)
                                                          0.00     217.14 r
  U0_UART/U0_UART_RX/oversampling/U4/Y (NAND2X2M)         0.09     217.23 f
  U0_UART/U0_UART_RX/oversampling/U13/Y (OAI32X1M)        0.11     217.34 r
  U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[1]/D (DFFRQX2M)
                                                          0.00     217.34 r
  data arrival time                                                217.34

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[1]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.35    1084.45
  data required time                                              1084.45
  --------------------------------------------------------------------------
  data required time                                              1084.45
  data arrival time                                               -217.34
  --------------------------------------------------------------------------
  slack (MET)                                                      867.11


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  217.00     217.00 r
  UART_RX_IN (in)                                         0.01     217.01 r
  U3/Y (BUFX2M)                                           0.13     217.14 r
  U0_UART/RX_IN_S (UART)                                  0.00     217.14 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00     217.14 r
  U0_UART/U0_UART_RX/oversampling/RX_in (data_sampling)
                                                          0.00     217.14 r
  U0_UART/U0_UART_RX/oversampling/U4/Y (NAND2X2M)         0.09     217.23 f
  U0_UART/U0_UART_RX/oversampling/U9/Y (OAI32X1M)         0.11     217.34 r
  U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[0]/D (DFFRQX2M)
                                                          0.00     217.34 r
  data arrival time                                                217.34

  clock UART_RX_CLK (rise edge)                        1085.00    1085.00
  clock network delay (ideal)                             0.00    1085.00
  clock uncertainty                                      -0.20    1084.80
  U0_UART/U0_UART_RX/oversampling/sampled_mem_reg[0]/CK (DFFRQX2M)
                                                          0.00    1084.80 r
  library setup time                                     -0.35    1084.45
  data required time                                              1084.45
  --------------------------------------------------------------------------
  data required time                                              1084.45
  data arrival time                                               -217.34
  --------------------------------------------------------------------------
  slack (MET)                                                      867.11


  Startpoint: U0_UART/U0_uarttx/MUX_tx/TX_OUT_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX_O (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/MUX_tx/TX_OUT_reg/CK (DFFSQX2M)       0.00       0.00 r
  U0_UART/U0_uarttx/MUX_tx/TX_OUT_reg/Q (DFFSQX2M)        0.39       0.39 r
  U0_UART/U0_uarttx/MUX_tx/U3/Y (INVXLM)                  0.14       0.54 f
  U0_UART/U0_uarttx/MUX_tx/U4/Y (INVX8M)                  0.75       1.29 r
  U0_UART/U0_uarttx/MUX_tx/TX_OUT (MUX4x1)                0.00       1.29 r
  U0_UART/U0_uarttx/TX_OUT (TOP_TX)                       0.00       1.29 r
  U0_UART/TX_OUT_S (UART)                                 0.00       1.29 r
  UART_TX_O (out)                                         0.00       1.29 r
  data arrival time                                                  1.29

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  output external delay                                -217.00    8463.00
  data required time                                              8463.00
  --------------------------------------------------------------------------
  data required time                                              8463.00
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                     8461.71


  Startpoint: U1_uart_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/enable_pulse_d_reg/CK (DFFRQX2M)           0.00       0.00 r
  U1_uart_sync/enable_pulse_d_reg/Q (DFFRQX2M)            0.47       0.47 f
  U1_uart_sync/enable_pulse_d (DATA_SYNC_1)               0.00       0.47 f
  U0_UART/TX_IN_V (UART)                                  0.00       0.47 f
  U0_UART/U0_uarttx/Data_valid (TOP_TX)                   0.00       0.47 f
  U0_UART/U0_uarttx/SER1/Data_Valid (Serializer)          0.00       0.47 f
  U0_UART/U0_uarttx/SER1/U14/Y (NOR2BX2M)                 0.14       0.61 f
  U0_UART/U0_uarttx/SER1/U13/Y (BUFX2M)                   0.20       0.80 f
  U0_UART/U0_uarttx/SER1/U3/Y (NOR2X2M)                   0.31       1.11 r
  U0_UART/U0_uarttx/SER1/U5/Y (NOR2X2M)                   0.15       1.26 f
  U0_UART/U0_uarttx/SER1/U29/Y (AO22X1M)                  0.33       1.59 f
  U0_UART/U0_uarttx/SER1/regsiters_reg[7]/D (DFFRQX2M)
                                                          0.00       1.59 f
  data arrival time                                                  1.59

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[7]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.17    8679.83
  data required time                                              8679.83
  --------------------------------------------------------------------------
  data required time                                              8679.83
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.25


  Startpoint: U0_UART/U0_uarttx/parity/Memory_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/parity/par_bit_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/parity/Memory_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_uarttx/parity/Memory_reg[5]/Q (DFFRQX2M)     0.46       0.46 f
  U0_UART/U0_uarttx/parity/U5/Y (XOR3XLM)                 0.49       0.95 f
  U0_UART/U0_uarttx/parity/U4/Y (XOR3XLM)                 0.43       1.38 r
  U0_UART/U0_uarttx/parity/par_bit_reg/D (DFFRQX2M)       0.00       1.38 r
  data arrival time                                                  1.38

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_uarttx/parity/par_bit_reg/CK (DFFRQX2M)      0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.32


  Startpoint: U0_UART/U0_uarttx/fsm_tx/Busy_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/fsm_tx/Busy_reg/CK (DFFRQX2M)         0.00       0.00 r
  U0_UART/U0_uarttx/fsm_tx/Busy_reg/Q (DFFRQX2M)          0.48       0.48 f
  U0_UART/U0_uarttx/fsm_tx/Busy (FSM)                     0.00       0.48 f
  U0_UART/U0_uarttx/SER1/Busy (Serializer)                0.00       0.48 f
  U0_UART/U0_uarttx/SER1/U14/Y (NOR2BX2M)                 0.11       0.59 r
  U0_UART/U0_uarttx/SER1/U13/Y (BUFX2M)                   0.22       0.81 r
  U0_UART/U0_uarttx/SER1/U3/Y (NOR2X2M)                   0.14       0.95 f
  U0_UART/U0_uarttx/SER1/U5/Y (NOR2X2M)                   0.22       1.17 r
  U0_UART/U0_uarttx/SER1/U17/Y (OAI2BB1X2M)               0.16       1.33 r
  U0_UART/U0_uarttx/SER1/regsiters_reg[1]/D (DFFRQX2M)
                                                          0.00       1.33 r
  data arrival time                                                  1.33

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.37


  Startpoint: U0_UART/U0_uarttx/fsm_tx/Busy_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_uarttx/fsm_tx/Busy_reg/CK (DFFRQX2M)         0.00       0.00 r
  U0_UART/U0_uarttx/fsm_tx/Busy_reg/Q (DFFRQX2M)          0.48       0.48 f
  U0_UART/U0_uarttx/fsm_tx/Busy (FSM)                     0.00       0.48 f
  U0_UART/U0_uarttx/SER1/Busy (Serializer)                0.00       0.48 f
  U0_UART/U0_uarttx/SER1/U14/Y (NOR2BX2M)                 0.11       0.59 r
  U0_UART/U0_uarttx/SER1/U13/Y (BUFX2M)                   0.22       0.81 r
  U0_UART/U0_uarttx/SER1/U3/Y (NOR2X2M)                   0.14       0.95 f
  U0_UART/U0_uarttx/SER1/U5/Y (NOR2X2M)                   0.22       1.17 r
  U0_UART/U0_uarttx/SER1/U15/Y (OAI2BB1X2M)               0.16       1.33 r
  U0_UART/U0_uarttx/SER1/regsiters_reg[0]/D (DFFRQX2M)
                                                          0.00       1.33 r
  data arrival time                                                  1.33

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.37


  Startpoint: U1_uart_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/enable_pulse_d_reg/CK (DFFRQX2M)           0.00       0.00 r
  U1_uart_sync/enable_pulse_d_reg/Q (DFFRQX2M)            0.47       0.47 f
  U1_uart_sync/enable_pulse_d (DATA_SYNC_1)               0.00       0.47 f
  U0_UART/TX_IN_V (UART)                                  0.00       0.47 f
  U0_UART/U0_uarttx/Data_valid (TOP_TX)                   0.00       0.47 f
  U0_UART/U0_uarttx/SER1/Data_Valid (Serializer)          0.00       0.47 f
  U0_UART/U0_uarttx/SER1/U14/Y (NOR2BX2M)                 0.14       0.61 f
  U0_UART/U0_uarttx/SER1/U13/Y (BUFX2M)                   0.20       0.80 f
  U0_UART/U0_uarttx/SER1/U3/Y (NOR2X2M)                   0.31       1.11 r
  U0_UART/U0_uarttx/SER1/U28/Y (AOI22X1M)                 0.13       1.24 f
  U0_UART/U0_uarttx/SER1/U27/Y (OAI2BB1X2M)               0.08       1.33 r
  U0_UART/U0_uarttx/SER1/regsiters_reg[6]/D (DFFRQX2M)
                                                          0.00       1.33 r
  data arrival time                                                  1.33

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[6]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.37


  Startpoint: U1_uart_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/enable_pulse_d_reg/CK (DFFRQX2M)           0.00       0.00 r
  U1_uart_sync/enable_pulse_d_reg/Q (DFFRQX2M)            0.47       0.47 f
  U1_uart_sync/enable_pulse_d (DATA_SYNC_1)               0.00       0.47 f
  U0_UART/TX_IN_V (UART)                                  0.00       0.47 f
  U0_UART/U0_uarttx/Data_valid (TOP_TX)                   0.00       0.47 f
  U0_UART/U0_uarttx/SER1/Data_Valid (Serializer)          0.00       0.47 f
  U0_UART/U0_uarttx/SER1/U14/Y (NOR2BX2M)                 0.14       0.61 f
  U0_UART/U0_uarttx/SER1/U13/Y (BUFX2M)                   0.20       0.80 f
  U0_UART/U0_uarttx/SER1/U3/Y (NOR2X2M)                   0.31       1.11 r
  U0_UART/U0_uarttx/SER1/U26/Y (AOI22X1M)                 0.13       1.24 f
  U0_UART/U0_uarttx/SER1/U25/Y (OAI2BB1X2M)               0.08       1.33 r
  U0_UART/U0_uarttx/SER1/regsiters_reg[5]/D (DFFRQX2M)
                                                          0.00       1.33 r
  data arrival time                                                  1.33

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[5]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.37


  Startpoint: U1_uart_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/enable_pulse_d_reg/CK (DFFRQX2M)           0.00       0.00 r
  U1_uart_sync/enable_pulse_d_reg/Q (DFFRQX2M)            0.47       0.47 f
  U1_uart_sync/enable_pulse_d (DATA_SYNC_1)               0.00       0.47 f
  U0_UART/TX_IN_V (UART)                                  0.00       0.47 f
  U0_UART/U0_uarttx/Data_valid (TOP_TX)                   0.00       0.47 f
  U0_UART/U0_uarttx/SER1/Data_Valid (Serializer)          0.00       0.47 f
  U0_UART/U0_uarttx/SER1/U14/Y (NOR2BX2M)                 0.14       0.61 f
  U0_UART/U0_uarttx/SER1/U13/Y (BUFX2M)                   0.20       0.80 f
  U0_UART/U0_uarttx/SER1/U3/Y (NOR2X2M)                   0.31       1.11 r
  U0_UART/U0_uarttx/SER1/U24/Y (AOI22X1M)                 0.13       1.24 f
  U0_UART/U0_uarttx/SER1/U23/Y (OAI2BB1X2M)               0.08       1.33 r
  U0_UART/U0_uarttx/SER1/regsiters_reg[4]/D (DFFRQX2M)
                                                          0.00       1.33 r
  data arrival time                                                  1.33

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[4]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.37


  Startpoint: U1_uart_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/enable_pulse_d_reg/CK (DFFRQX2M)           0.00       0.00 r
  U1_uart_sync/enable_pulse_d_reg/Q (DFFRQX2M)            0.47       0.47 f
  U1_uart_sync/enable_pulse_d (DATA_SYNC_1)               0.00       0.47 f
  U0_UART/TX_IN_V (UART)                                  0.00       0.47 f
  U0_UART/U0_uarttx/Data_valid (TOP_TX)                   0.00       0.47 f
  U0_UART/U0_uarttx/SER1/Data_Valid (Serializer)          0.00       0.47 f
  U0_UART/U0_uarttx/SER1/U14/Y (NOR2BX2M)                 0.14       0.61 f
  U0_UART/U0_uarttx/SER1/U13/Y (BUFX2M)                   0.20       0.80 f
  U0_UART/U0_uarttx/SER1/U3/Y (NOR2X2M)                   0.31       1.11 r
  U0_UART/U0_uarttx/SER1/U22/Y (AOI22X1M)                 0.13       1.24 f
  U0_UART/U0_uarttx/SER1/U21/Y (OAI2BB1X2M)               0.08       1.33 r
  U0_UART/U0_uarttx/SER1/regsiters_reg[3]/D (DFFRQX2M)
                                                          0.00       1.33 r
  data arrival time                                                  1.33

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[3]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.37


  Startpoint: U1_uart_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_uarttx/SER1/regsiters_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_uart_sync/enable_pulse_d_reg/CK (DFFRQX2M)           0.00       0.00 r
  U1_uart_sync/enable_pulse_d_reg/Q (DFFRQX2M)            0.47       0.47 f
  U1_uart_sync/enable_pulse_d (DATA_SYNC_1)               0.00       0.47 f
  U0_UART/TX_IN_V (UART)                                  0.00       0.47 f
  U0_UART/U0_uarttx/Data_valid (TOP_TX)                   0.00       0.47 f
  U0_UART/U0_uarttx/SER1/Data_Valid (Serializer)          0.00       0.47 f
  U0_UART/U0_uarttx/SER1/U14/Y (NOR2BX2M)                 0.14       0.61 f
  U0_UART/U0_uarttx/SER1/U13/Y (BUFX2M)                   0.20       0.80 f
  U0_UART/U0_uarttx/SER1/U3/Y (NOR2X2M)                   0.31       1.11 r
  U0_UART/U0_uarttx/SER1/U20/Y (AOI22X1M)                 0.13       1.24 f
  U0_UART/U0_uarttx/SER1/U19/Y (OAI2BB1X2M)               0.08       1.33 r
  U0_UART/U0_uarttx/SER1/regsiters_reg[2]/D (DFFRQX2M)
                                                          0.00       1.33 r
  data arrival time                                                  1.33

  clock UART_TX_CLK (rise edge)                        8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  U0_UART/U0_uarttx/SER1/regsiters_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.00 r
  library setup time                                     -0.30    8679.70
  data required time                                              8679.70
  --------------------------------------------------------------------------
  data required time                                              8679.70
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.37


1
