{"vcs1":{"timestamp_begin":1681659960.859991584, "rt":0.93, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1681659961.829312896, "rt":1.08, "ut":0.21, "st":0.13}}
{"link":{"timestamp_begin":1681659962.931204084, "rt":0.81, "ut":0.07, "st":0.38}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681659960.564614526}
{"VCS_COMP_START_TIME": 1681659960.564614526}
{"VCS_COMP_END_TIME": 1681659964.461649941}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338280}}
{"stitch_vcselab": {"peak_mem": 222664}}
