$comment
	File created using the following command:
		vcd file TopLevel.msim.vcd -direction
$end
$date
	Tue Oct 11 11:54:46 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module toplevel_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " control [12] $end
$var wire 1 # control [11] $end
$var wire 1 $ control [10] $end
$var wire 1 % control [9] $end
$var wire 1 & control [8] $end
$var wire 1 ' control [7] $end
$var wire 1 ( control [6] $end
$var wire 1 ) control [5] $end
$var wire 1 * control [4] $end
$var wire 1 + control [3] $end
$var wire 1 , control [2] $end
$var wire 1 - control [1] $end
$var wire 1 . control [0] $end
$var wire 1 / Hex0 [6] $end
$var wire 1 0 Hex0 [5] $end
$var wire 1 1 Hex0 [4] $end
$var wire 1 2 Hex0 [3] $end
$var wire 1 3 Hex0 [2] $end
$var wire 1 4 Hex0 [1] $end
$var wire 1 5 Hex0 [0] $end
$var wire 1 6 Hex1 [6] $end
$var wire 1 7 Hex1 [5] $end
$var wire 1 8 Hex1 [4] $end
$var wire 1 9 Hex1 [3] $end
$var wire 1 : Hex1 [2] $end
$var wire 1 ; Hex1 [1] $end
$var wire 1 < Hex1 [0] $end
$var wire 1 = Hex2 [6] $end
$var wire 1 > Hex2 [5] $end
$var wire 1 ? Hex2 [4] $end
$var wire 1 @ Hex2 [3] $end
$var wire 1 A Hex2 [2] $end
$var wire 1 B Hex2 [1] $end
$var wire 1 C Hex2 [0] $end
$var wire 1 D Hex3 [6] $end
$var wire 1 E Hex3 [5] $end
$var wire 1 F Hex3 [4] $end
$var wire 1 G Hex3 [3] $end
$var wire 1 H Hex3 [2] $end
$var wire 1 I Hex3 [1] $end
$var wire 1 J Hex3 [0] $end
$var wire 1 K Hex4 [6] $end
$var wire 1 L Hex4 [5] $end
$var wire 1 M Hex4 [4] $end
$var wire 1 N Hex4 [3] $end
$var wire 1 O Hex4 [2] $end
$var wire 1 P Hex4 [1] $end
$var wire 1 Q Hex4 [0] $end
$var wire 1 R Hex5 [6] $end
$var wire 1 S Hex5 [5] $end
$var wire 1 T Hex5 [4] $end
$var wire 1 U Hex5 [3] $end
$var wire 1 V Hex5 [2] $end
$var wire 1 W Hex5 [1] $end
$var wire 1 X Hex5 [0] $end
$var wire 1 Y KEY [3] $end
$var wire 1 Z KEY [2] $end
$var wire 1 [ KEY [1] $end
$var wire 1 \ KEY [0] $end
$var wire 1 ] LedR [9] $end
$var wire 1 ^ LedR [8] $end
$var wire 1 _ LedR [7] $end
$var wire 1 ` LedR [6] $end
$var wire 1 a LedR [5] $end
$var wire 1 b LedR [4] $end
$var wire 1 c LedR [3] $end
$var wire 1 d LedR [2] $end
$var wire 1 e LedR [1] $end
$var wire 1 f LedR [0] $end
$var wire 1 g PC [8] $end
$var wire 1 h PC [7] $end
$var wire 1 i PC [6] $end
$var wire 1 j PC [5] $end
$var wire 1 k PC [4] $end
$var wire 1 l PC [3] $end
$var wire 1 m PC [2] $end
$var wire 1 n PC [1] $end
$var wire 1 o PC [0] $end
$var wire 1 p RAM_simu [8] $end
$var wire 1 q RAM_simu [7] $end
$var wire 1 r RAM_simu [6] $end
$var wire 1 s RAM_simu [5] $end
$var wire 1 t RAM_simu [4] $end
$var wire 1 u RAM_simu [3] $end
$var wire 1 v RAM_simu [2] $end
$var wire 1 w RAM_simu [1] $end
$var wire 1 x RAM_simu [0] $end
$var wire 1 y regA [7] $end
$var wire 1 z regA [6] $end
$var wire 1 { regA [5] $end
$var wire 1 | regA [4] $end
$var wire 1 } regA [3] $end
$var wire 1 ~ regA [2] $end
$var wire 1 !! regA [1] $end
$var wire 1 "! regA [0] $end

$scope module i1 $end
$var wire 1 #! gnd $end
$var wire 1 $! vcc $end
$var wire 1 %! unknown $end
$var wire 1 &! devoe $end
$var wire 1 '! devclrn $end
$var wire 1 (! devpor $end
$var wire 1 )! ww_devoe $end
$var wire 1 *! ww_devclrn $end
$var wire 1 +! ww_devpor $end
$var wire 1 ,! ww_CLOCK_50 $end
$var wire 1 -! ww_KEY [3] $end
$var wire 1 .! ww_KEY [2] $end
$var wire 1 /! ww_KEY [1] $end
$var wire 1 0! ww_KEY [0] $end
$var wire 1 1! ww_PC [8] $end
$var wire 1 2! ww_PC [7] $end
$var wire 1 3! ww_PC [6] $end
$var wire 1 4! ww_PC [5] $end
$var wire 1 5! ww_PC [4] $end
$var wire 1 6! ww_PC [3] $end
$var wire 1 7! ww_PC [2] $end
$var wire 1 8! ww_PC [1] $end
$var wire 1 9! ww_PC [0] $end
$var wire 1 :! ww_control [12] $end
$var wire 1 ;! ww_control [11] $end
$var wire 1 <! ww_control [10] $end
$var wire 1 =! ww_control [9] $end
$var wire 1 >! ww_control [8] $end
$var wire 1 ?! ww_control [7] $end
$var wire 1 @! ww_control [6] $end
$var wire 1 A! ww_control [5] $end
$var wire 1 B! ww_control [4] $end
$var wire 1 C! ww_control [3] $end
$var wire 1 D! ww_control [2] $end
$var wire 1 E! ww_control [1] $end
$var wire 1 F! ww_control [0] $end
$var wire 1 G! ww_LedR [9] $end
$var wire 1 H! ww_LedR [8] $end
$var wire 1 I! ww_LedR [7] $end
$var wire 1 J! ww_LedR [6] $end
$var wire 1 K! ww_LedR [5] $end
$var wire 1 L! ww_LedR [4] $end
$var wire 1 M! ww_LedR [3] $end
$var wire 1 N! ww_LedR [2] $end
$var wire 1 O! ww_LedR [1] $end
$var wire 1 P! ww_LedR [0] $end
$var wire 1 Q! ww_Hex0 [6] $end
$var wire 1 R! ww_Hex0 [5] $end
$var wire 1 S! ww_Hex0 [4] $end
$var wire 1 T! ww_Hex0 [3] $end
$var wire 1 U! ww_Hex0 [2] $end
$var wire 1 V! ww_Hex0 [1] $end
$var wire 1 W! ww_Hex0 [0] $end
$var wire 1 X! ww_Hex1 [6] $end
$var wire 1 Y! ww_Hex1 [5] $end
$var wire 1 Z! ww_Hex1 [4] $end
$var wire 1 [! ww_Hex1 [3] $end
$var wire 1 \! ww_Hex1 [2] $end
$var wire 1 ]! ww_Hex1 [1] $end
$var wire 1 ^! ww_Hex1 [0] $end
$var wire 1 _! ww_Hex2 [6] $end
$var wire 1 `! ww_Hex2 [5] $end
$var wire 1 a! ww_Hex2 [4] $end
$var wire 1 b! ww_Hex2 [3] $end
$var wire 1 c! ww_Hex2 [2] $end
$var wire 1 d! ww_Hex2 [1] $end
$var wire 1 e! ww_Hex2 [0] $end
$var wire 1 f! ww_Hex3 [6] $end
$var wire 1 g! ww_Hex3 [5] $end
$var wire 1 h! ww_Hex3 [4] $end
$var wire 1 i! ww_Hex3 [3] $end
$var wire 1 j! ww_Hex3 [2] $end
$var wire 1 k! ww_Hex3 [1] $end
$var wire 1 l! ww_Hex3 [0] $end
$var wire 1 m! ww_Hex4 [6] $end
$var wire 1 n! ww_Hex4 [5] $end
$var wire 1 o! ww_Hex4 [4] $end
$var wire 1 p! ww_Hex4 [3] $end
$var wire 1 q! ww_Hex4 [2] $end
$var wire 1 r! ww_Hex4 [1] $end
$var wire 1 s! ww_Hex4 [0] $end
$var wire 1 t! ww_Hex5 [6] $end
$var wire 1 u! ww_Hex5 [5] $end
$var wire 1 v! ww_Hex5 [4] $end
$var wire 1 w! ww_Hex5 [3] $end
$var wire 1 x! ww_Hex5 [2] $end
$var wire 1 y! ww_Hex5 [1] $end
$var wire 1 z! ww_Hex5 [0] $end
$var wire 1 {! ww_regA [7] $end
$var wire 1 |! ww_regA [6] $end
$var wire 1 }! ww_regA [5] $end
$var wire 1 ~! ww_regA [4] $end
$var wire 1 !" ww_regA [3] $end
$var wire 1 "" ww_regA [2] $end
$var wire 1 #" ww_regA [1] $end
$var wire 1 $" ww_regA [0] $end
$var wire 1 %" ww_RAM_simu [8] $end
$var wire 1 &" ww_RAM_simu [7] $end
$var wire 1 '" ww_RAM_simu [6] $end
$var wire 1 (" ww_RAM_simu [5] $end
$var wire 1 )" ww_RAM_simu [4] $end
$var wire 1 *" ww_RAM_simu [3] $end
$var wire 1 +" ww_RAM_simu [2] $end
$var wire 1 ," ww_RAM_simu [1] $end
$var wire 1 -" ww_RAM_simu [0] $end
$var wire 1 ." \CLOCK_50~input_o\ $end
$var wire 1 /" \KEY[1]~input_o\ $end
$var wire 1 0" \KEY[2]~input_o\ $end
$var wire 1 1" \KEY[3]~input_o\ $end
$var wire 1 2" \KEY[0]~input_o\ $end
$var wire 1 3" \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 4" \CPU|incrementaPC_item|Add0~1_sumout\ $end
$var wire 1 5" \~GND~combout\ $end
$var wire 1 6" \CPU|PC_item|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 7" \ROM|memROM~2_combout\ $end
$var wire 1 8" \CPU|incrementaPC_item|Add0~2\ $end
$var wire 1 9" \CPU|incrementaPC_item|Add0~6\ $end
$var wire 1 :" \CPU|incrementaPC_item|Add0~9_sumout\ $end
$var wire 1 ;" \CPU|PC_item|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 <" \ROM|memROM~1_combout\ $end
$var wire 1 =" \CPU|incrementaPC_item|Add0~5_sumout\ $end
$var wire 1 >" \CPU|PC_item|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 ?" \CPU|DECODER_item|saida~2_combout\ $end
$var wire 1 @" \CPU|incrementaPC_item|Add0~10\ $end
$var wire 1 A" \CPU|incrementaPC_item|Add0~13_sumout\ $end
$var wire 1 B" \CPU|PC_item|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 C" \ROM|memROM~0_combout\ $end
$var wire 1 D" \ROM|memROM~0_wirecell_combout\ $end
$var wire 1 E" \CPU|incrementaPC_item|Add0~14\ $end
$var wire 1 F" \CPU|incrementaPC_item|Add0~17_sumout\ $end
$var wire 1 G" \CPU|incrementaPC_item|Add0~18\ $end
$var wire 1 H" \CPU|incrementaPC_item|Add0~21_sumout\ $end
$var wire 1 I" \ROM|memROM~3_combout\ $end
$var wire 1 J" \CPU|incrementaPC_item|Add0~22\ $end
$var wire 1 K" \CPU|incrementaPC_item|Add0~25_sumout\ $end
$var wire 1 L" \CPU|incrementaPC_item|Add0~26\ $end
$var wire 1 M" \CPU|incrementaPC_item|Add0~29_sumout\ $end
$var wire 1 N" \CPU|incrementaPC_item|Add0~30\ $end
$var wire 1 O" \CPU|incrementaPC_item|Add0~33_sumout\ $end
$var wire 1 P" \ROM|memROM~4_combout\ $end
$var wire 1 Q" \ROM|memROM~5_combout\ $end
$var wire 1 R" \ROM|memROM~6_combout\ $end
$var wire 1 S" \CPU|DECODER_item|Equal10~0_combout\ $end
$var wire 1 T" \CPU|DECODER_item|Equal10~2_combout\ $end
$var wire 1 U" \CPU|DECODER_item|Equal10~1_combout\ $end
$var wire 1 V" \CPU|ULA_item|Add0~34_cout\ $end
$var wire 1 W" \CPU|ULA_item|Add0~1_sumout\ $end
$var wire 1 X" \CPU|DECODER_item|saida[6]~1_combout\ $end
$var wire 1 Y" \CPU|DECODER_item|saida[5]~0_combout\ $end
$var wire 1 Z" \CPU|ULA_item|Add0~2\ $end
$var wire 1 [" \CPU|ULA_item|Add0~5_sumout\ $end
$var wire 1 \" \CPU|ULA_item|Add0~6\ $end
$var wire 1 ]" \CPU|ULA_item|Add0~9_sumout\ $end
$var wire 1 ^" \LogicSevenSeg_item|DecoderEndereco_item|Equal0~0_combout\ $end
$var wire 1 _" \CPU|DECODER_item|Equal10~3_combout\ $end
$var wire 1 `" \CPU|DECODER_item|Equal10~4_combout\ $end
$var wire 1 a" \CPU|DECODER_item|Equal10~5_combout\ $end
$var wire 1 b" \CPU|ULA_item|Add0~10\ $end
$var wire 1 c" \CPU|ULA_item|Add0~13_sumout\ $end
$var wire 1 d" \LogicSevenSeg_item|HEX0Conversor_item|rascSaida7seg[0]~0_combout\ $end
$var wire 1 e" \LogicSevenSeg_item|HEX0Conversor_item|rascSaida7seg[1]~1_combout\ $end
$var wire 1 f" \LogicSevenSeg_item|HEX0Conversor_item|rascSaida7seg[2]~2_combout\ $end
$var wire 1 g" \LogicSevenSeg_item|HEX0Conversor_item|rascSaida7seg[3]~3_combout\ $end
$var wire 1 h" \LogicSevenSeg_item|HEX0Conversor_item|rascSaida7seg[4]~4_combout\ $end
$var wire 1 i" \LogicSevenSeg_item|HEX0Conversor_item|rascSaida7seg[5]~5_combout\ $end
$var wire 1 j" \LogicSevenSeg_item|HEX0Conversor_item|rascSaida7seg[6]~6_combout\ $end
$var wire 1 k" \LogicSevenSeg_item|DecoderEndereco_item|Equal0~1_combout\ $end
$var wire 1 l" \LogicSevenSeg_item|HEX1Conversor_item|rascSaida7seg[0]~0_combout\ $end
$var wire 1 m" \LogicSevenSeg_item|HEX1Conversor_item|rascSaida7seg[1]~1_combout\ $end
$var wire 1 n" \LogicSevenSeg_item|HEX1Conversor_item|rascSaida7seg[2]~2_combout\ $end
$var wire 1 o" \LogicSevenSeg_item|HEX1Conversor_item|rascSaida7seg[3]~3_combout\ $end
$var wire 1 p" \LogicSevenSeg_item|HEX1Conversor_item|rascSaida7seg[4]~4_combout\ $end
$var wire 1 q" \LogicSevenSeg_item|HEX1Conversor_item|rascSaida7seg[5]~5_combout\ $end
$var wire 1 r" \LogicSevenSeg_item|HEX1Conversor_item|rascSaida7seg[6]~6_combout\ $end
$var wire 1 s" \LogicSevenSeg_item|DecoderEndereco_item|Equal0~2_combout\ $end
$var wire 1 t" \LogicSevenSeg_item|HEX2Conversor_item|rascSaida7seg[0]~0_combout\ $end
$var wire 1 u" \LogicSevenSeg_item|HEX2Conversor_item|rascSaida7seg[1]~1_combout\ $end
$var wire 1 v" \LogicSevenSeg_item|HEX2Conversor_item|rascSaida7seg[2]~2_combout\ $end
$var wire 1 w" \LogicSevenSeg_item|HEX2Conversor_item|rascSaida7seg[3]~3_combout\ $end
$var wire 1 x" \LogicSevenSeg_item|HEX2Conversor_item|rascSaida7seg[4]~4_combout\ $end
$var wire 1 y" \LogicSevenSeg_item|HEX2Conversor_item|rascSaida7seg[5]~5_combout\ $end
$var wire 1 z" \LogicSevenSeg_item|HEX2Conversor_item|rascSaida7seg[6]~6_combout\ $end
$var wire 1 {" \LogicSevenSeg_item|DecoderEndereco_item|Equal0~3_combout\ $end
$var wire 1 |" \LogicSevenSeg_item|HEX3_item|DOUT[0]~feeder_combout\ $end
$var wire 1 }" \LogicSevenSeg_item|HEX3_item|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 ~" \LogicSevenSeg_item|HEX3_item|DOUT[3]~feeder_combout\ $end
$var wire 1 !# \LogicSevenSeg_item|HEX3Conversor_item|rascSaida7seg[0]~0_combout\ $end
$var wire 1 "# \LogicSevenSeg_item|HEX3Conversor_item|rascSaida7seg[1]~1_combout\ $end
$var wire 1 ## \LogicSevenSeg_item|HEX3Conversor_item|rascSaida7seg[2]~2_combout\ $end
$var wire 1 $# \LogicSevenSeg_item|HEX3Conversor_item|rascSaida7seg[3]~3_combout\ $end
$var wire 1 %# \LogicSevenSeg_item|HEX3Conversor_item|rascSaida7seg[4]~4_combout\ $end
$var wire 1 &# \LogicSevenSeg_item|HEX3Conversor_item|rascSaida7seg[5]~5_combout\ $end
$var wire 1 '# \LogicSevenSeg_item|HEX3Conversor_item|rascSaida7seg[6]~6_combout\ $end
$var wire 1 (# \LogicSevenSeg_item|DecoderEndereco_item|Equal0~4_combout\ $end
$var wire 1 )# \LogicSevenSeg_item|HEX4Conversor_item|rascSaida7seg[0]~0_combout\ $end
$var wire 1 *# \LogicSevenSeg_item|HEX4Conversor_item|rascSaida7seg[1]~1_combout\ $end
$var wire 1 +# \LogicSevenSeg_item|HEX4Conversor_item|rascSaida7seg[2]~2_combout\ $end
$var wire 1 ,# \LogicSevenSeg_item|HEX4Conversor_item|rascSaida7seg[3]~3_combout\ $end
$var wire 1 -# \LogicSevenSeg_item|HEX4Conversor_item|rascSaida7seg[4]~4_combout\ $end
$var wire 1 .# \LogicSevenSeg_item|HEX4Conversor_item|rascSaida7seg[5]~5_combout\ $end
$var wire 1 /# \LogicSevenSeg_item|HEX4Conversor_item|rascSaida7seg[6]~6_combout\ $end
$var wire 1 0# \LogicSevenSeg_item|DecoderEndereco_item|Equal0~5_combout\ $end
$var wire 1 1# \LogicSevenSeg_item|HEX5Conversor_item|rascSaida7seg[0]~0_combout\ $end
$var wire 1 2# \LogicSevenSeg_item|HEX5Conversor_item|rascSaida7seg[1]~1_combout\ $end
$var wire 1 3# \LogicSevenSeg_item|HEX5Conversor_item|rascSaida7seg[2]~2_combout\ $end
$var wire 1 4# \LogicSevenSeg_item|HEX5Conversor_item|rascSaida7seg[3]~3_combout\ $end
$var wire 1 5# \LogicSevenSeg_item|HEX5Conversor_item|rascSaida7seg[4]~4_combout\ $end
$var wire 1 6# \LogicSevenSeg_item|HEX5Conversor_item|rascSaida7seg[5]~5_combout\ $end
$var wire 1 7# \LogicSevenSeg_item|HEX5Conversor_item|rascSaida7seg[6]~6_combout\ $end
$var wire 1 8# \CPU|ULA_item|Add0~14\ $end
$var wire 1 9# \CPU|ULA_item|Add0~17_sumout\ $end
$var wire 1 :# \CPU|ULA_item|Add0~18\ $end
$var wire 1 ;# \CPU|ULA_item|Add0~21_sumout\ $end
$var wire 1 <# \CPU|ULA_item|Add0~22\ $end
$var wire 1 =# \CPU|ULA_item|Add0~25_sumout\ $end
$var wire 1 ># \CPU|ULA_item|Add0~26\ $end
$var wire 1 ?# \CPU|ULA_item|Add0~29_sumout\ $end
$var wire 1 @# \LogicSevenSeg_item|HEX0_item|DOUT\ [3] $end
$var wire 1 A# \LogicSevenSeg_item|HEX0_item|DOUT\ [2] $end
$var wire 1 B# \LogicSevenSeg_item|HEX0_item|DOUT\ [1] $end
$var wire 1 C# \LogicSevenSeg_item|HEX0_item|DOUT\ [0] $end
$var wire 1 D# \CPU|PC_item|DOUT\ [8] $end
$var wire 1 E# \CPU|PC_item|DOUT\ [7] $end
$var wire 1 F# \CPU|PC_item|DOUT\ [6] $end
$var wire 1 G# \CPU|PC_item|DOUT\ [5] $end
$var wire 1 H# \CPU|PC_item|DOUT\ [4] $end
$var wire 1 I# \CPU|PC_item|DOUT\ [3] $end
$var wire 1 J# \CPU|PC_item|DOUT\ [2] $end
$var wire 1 K# \CPU|PC_item|DOUT\ [1] $end
$var wire 1 L# \CPU|PC_item|DOUT\ [0] $end
$var wire 1 M# \CPU|REGA_item|DOUT\ [7] $end
$var wire 1 N# \CPU|REGA_item|DOUT\ [6] $end
$var wire 1 O# \CPU|REGA_item|DOUT\ [5] $end
$var wire 1 P# \CPU|REGA_item|DOUT\ [4] $end
$var wire 1 Q# \CPU|REGA_item|DOUT\ [3] $end
$var wire 1 R# \CPU|REGA_item|DOUT\ [2] $end
$var wire 1 S# \CPU|REGA_item|DOUT\ [1] $end
$var wire 1 T# \CPU|REGA_item|DOUT\ [0] $end
$var wire 1 U# \LogicSevenSeg_item|HEX1_item|DOUT\ [3] $end
$var wire 1 V# \LogicSevenSeg_item|HEX1_item|DOUT\ [2] $end
$var wire 1 W# \LogicSevenSeg_item|HEX1_item|DOUT\ [1] $end
$var wire 1 X# \LogicSevenSeg_item|HEX1_item|DOUT\ [0] $end
$var wire 1 Y# \LogicSevenSeg_item|HEX2_item|DOUT\ [3] $end
$var wire 1 Z# \LogicSevenSeg_item|HEX2_item|DOUT\ [2] $end
$var wire 1 [# \LogicSevenSeg_item|HEX2_item|DOUT\ [1] $end
$var wire 1 \# \LogicSevenSeg_item|HEX2_item|DOUT\ [0] $end
$var wire 1 ]# \LogicSevenSeg_item|HEX3_item|DOUT\ [3] $end
$var wire 1 ^# \LogicSevenSeg_item|HEX3_item|DOUT\ [2] $end
$var wire 1 _# \LogicSevenSeg_item|HEX3_item|DOUT\ [1] $end
$var wire 1 `# \LogicSevenSeg_item|HEX3_item|DOUT\ [0] $end
$var wire 1 a# \LogicSevenSeg_item|HEX4_item|DOUT\ [3] $end
$var wire 1 b# \LogicSevenSeg_item|HEX4_item|DOUT\ [2] $end
$var wire 1 c# \LogicSevenSeg_item|HEX4_item|DOUT\ [1] $end
$var wire 1 d# \LogicSevenSeg_item|HEX4_item|DOUT\ [0] $end
$var wire 1 e# \LogicSevenSeg_item|HEX5_item|DOUT\ [3] $end
$var wire 1 f# \LogicSevenSeg_item|HEX5_item|DOUT\ [2] $end
$var wire 1 g# \LogicSevenSeg_item|HEX5_item|DOUT\ [1] $end
$var wire 1 h# \LogicSevenSeg_item|HEX5_item|DOUT\ [0] $end
$var wire 1 i# \ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 j# \ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 k# \ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 l# \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 m# \CPU|REGA_item|ALT_INV_DOUT\ [7] $end
$var wire 1 n# \CPU|REGA_item|ALT_INV_DOUT\ [6] $end
$var wire 1 o# \CPU|REGA_item|ALT_INV_DOUT\ [5] $end
$var wire 1 p# \CPU|REGA_item|ALT_INV_DOUT\ [4] $end
$var wire 1 q# \CPU|REGA_item|ALT_INV_DOUT\ [3] $end
$var wire 1 r# \CPU|REGA_item|ALT_INV_DOUT\ [2] $end
$var wire 1 s# \CPU|REGA_item|ALT_INV_DOUT\ [1] $end
$var wire 1 t# \CPU|REGA_item|ALT_INV_DOUT\ [0] $end
$var wire 1 u# \CPU|PC_item|ALT_INV_DOUT\ [8] $end
$var wire 1 v# \CPU|PC_item|ALT_INV_DOUT\ [7] $end
$var wire 1 w# \CPU|PC_item|ALT_INV_DOUT\ [6] $end
$var wire 1 x# \CPU|PC_item|ALT_INV_DOUT\ [5] $end
$var wire 1 y# \CPU|PC_item|ALT_INV_DOUT\ [4] $end
$var wire 1 z# \CPU|PC_item|ALT_INV_DOUT\ [3] $end
$var wire 1 {# \CPU|PC_item|ALT_INV_DOUT\ [2] $end
$var wire 1 |# \CPU|PC_item|ALT_INV_DOUT\ [1] $end
$var wire 1 }# \CPU|PC_item|ALT_INV_DOUT\ [0] $end
$var wire 1 ~# \LogicSevenSeg_item|HEX3_item|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 !$ \CPU|PC_item|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 "$ \CPU|PC_item|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 #$ \CPU|PC_item|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 $$ \CPU|PC_item|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 %$ \CPU|DECODER_item|ALT_INV_Equal10~5_combout\ $end
$var wire 1 &$ \CPU|DECODER_item|ALT_INV_Equal10~4_combout\ $end
$var wire 1 '$ \CPU|DECODER_item|ALT_INV_Equal10~3_combout\ $end
$var wire 1 ($ \CPU|DECODER_item|ALT_INV_Equal10~2_combout\ $end
$var wire 1 )$ \CPU|DECODER_item|ALT_INV_Equal10~1_combout\ $end
$var wire 1 *$ \CPU|DECODER_item|ALT_INV_Equal10~0_combout\ $end
$var wire 1 +$ \LogicSevenSeg_item|HEX5_item|ALT_INV_DOUT\ [3] $end
$var wire 1 ,$ \LogicSevenSeg_item|HEX5_item|ALT_INV_DOUT\ [2] $end
$var wire 1 -$ \LogicSevenSeg_item|HEX5_item|ALT_INV_DOUT\ [1] $end
$var wire 1 .$ \LogicSevenSeg_item|HEX5_item|ALT_INV_DOUT\ [0] $end
$var wire 1 /$ \LogicSevenSeg_item|HEX4_item|ALT_INV_DOUT\ [3] $end
$var wire 1 0$ \LogicSevenSeg_item|HEX4_item|ALT_INV_DOUT\ [2] $end
$var wire 1 1$ \LogicSevenSeg_item|HEX4_item|ALT_INV_DOUT\ [1] $end
$var wire 1 2$ \LogicSevenSeg_item|HEX4_item|ALT_INV_DOUT\ [0] $end
$var wire 1 3$ \LogicSevenSeg_item|HEX3_item|ALT_INV_DOUT\ [3] $end
$var wire 1 4$ \LogicSevenSeg_item|HEX3_item|ALT_INV_DOUT\ [2] $end
$var wire 1 5$ \LogicSevenSeg_item|HEX3_item|ALT_INV_DOUT\ [1] $end
$var wire 1 6$ \LogicSevenSeg_item|HEX3_item|ALT_INV_DOUT\ [0] $end
$var wire 1 7$ \LogicSevenSeg_item|HEX2_item|ALT_INV_DOUT\ [3] $end
$var wire 1 8$ \LogicSevenSeg_item|HEX2_item|ALT_INV_DOUT\ [2] $end
$var wire 1 9$ \LogicSevenSeg_item|HEX2_item|ALT_INV_DOUT\ [1] $end
$var wire 1 :$ \LogicSevenSeg_item|HEX2_item|ALT_INV_DOUT\ [0] $end
$var wire 1 ;$ \LogicSevenSeg_item|HEX1_item|ALT_INV_DOUT\ [3] $end
$var wire 1 <$ \LogicSevenSeg_item|HEX1_item|ALT_INV_DOUT\ [2] $end
$var wire 1 =$ \LogicSevenSeg_item|HEX1_item|ALT_INV_DOUT\ [1] $end
$var wire 1 >$ \LogicSevenSeg_item|HEX1_item|ALT_INV_DOUT\ [0] $end
$var wire 1 ?$ \LogicSevenSeg_item|HEX0_item|ALT_INV_DOUT\ [3] $end
$var wire 1 @$ \LogicSevenSeg_item|HEX0_item|ALT_INV_DOUT\ [2] $end
$var wire 1 A$ \LogicSevenSeg_item|HEX0_item|ALT_INV_DOUT\ [1] $end
$var wire 1 B$ \LogicSevenSeg_item|HEX0_item|ALT_INV_DOUT\ [0] $end
$var wire 1 C$ \ROM|ALT_INV_memROM~6_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0#!
1$!
x%!
1&!
1'!
1(!
1)!
1*!
1+!
1,!
1."
x/"
x0"
x1"
12"
13"
14"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
1D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
1T"
0U"
1V"
1W"
1X"
1Y"
0Z"
1["
0\"
1]"
0^"
0_"
0`"
0a"
0b"
1c"
0d"
0e"
0f"
0g"
0h"
0i"
1j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
1r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
1z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
1'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
1/#
00#
01#
02#
03#
04#
05#
06#
17#
08#
19#
0:#
1;#
0<#
1=#
0>#
1?#
1i#
1j#
1k#
1l#
1~#
1!$
1"$
1#$
1$$
1%$
1&$
1'$
0($
1)$
1*$
1C$
xY
xZ
x[
1\
x-!
x.!
x/!
10!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
1;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
1F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
1Q!
0R!
0S!
0T!
0U!
0V!
0W!
1X!
0Y!
0Z!
0[!
0\!
0]!
0^!
1_!
0`!
0a!
0b!
0c!
0d!
0e!
1f!
0g!
0h!
0i!
0j!
0k!
0l!
1m!
0n!
0o!
0p!
0q!
0r!
0s!
1t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
1-"
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
1m#
1n#
1o#
1p#
1q#
1r#
1s#
1t#
1u#
1v#
1w#
1x#
1y#
1z#
1{#
1|#
1}#
1+$
1,$
1-$
1.$
1/$
10$
11$
12$
13$
14$
15$
16$
17$
18$
19$
1:$
1;$
1<$
1=$
1>$
1?$
1@$
1A$
1B$
0"
1#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
1.
1/
00
01
02
03
04
05
16
07
08
09
0:
0;
0<
1=
0>
0?
0@
0A
0B
0C
1D
0E
0F
0G
0H
0I
0J
1K
0L
0M
0N
0O
0P
0Q
1R
0S
0T
0U
0V
0W
0X
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
1x
0y
0z
0{
0|
0}
0~
0!!
0"!
$end
#10000
0!
0\
0,!
00!
02"
0."
03"
#20000
1!
1\
1,!
10!
12"
1."
13"
16"
1L#
1T#
0t#
0}#
0$$
1C"
0T"
0X"
0Y"
04"
18"
1P"
0W"
1Z"
1|"
1($
0l#
1$"
19!
0["
1\"
1="
0D"
1W"
1"!
1o
0]"
1b"
1=!
0F!
0-"
0c"
18#
1%
0.
0x
09#
1:#
0;#
1<#
0=#
1>#
0?#
#30000
0!
0\
0,!
00!
02"
0."
03"
#40000
1!
1\
1,!
10!
12"
1."
13"
06"
1K#
1>"
0L#
1}#
0#$
0|#
1$$
0="
19"
1Y"
1U"
1`"
14"
08"
0P"
1Q"
1R"
0C$
0&$
0)$
09!
18!
1="
09"
1:"
0V"
0W"
1["
0\"
1]"
0b"
1;#
0<#
1=#
0>#
1c"
08#
19#
0:#
1?#
0o
1n
0:"
1<!
0=!
0;#
09#
0?#
0=#
0c"
0]"
1W"
0Z"
0;!
0%
1$
0["
0#
#50000
0!
0\
0,!
00!
02"
0."
03"
#60000
1!
1\
1,!
10!
12"
1."
13"
16"
1L#
0}#
0$$
1I"
0U"
0Y"
0`"
04"
18"
1P"
0Q"
0R"
1^"
1C$
1&$
1)$
0i#
19!
0="
19"
1V"
0W"
1Z"
1["
1]"
1;#
1=#
1c"
19#
1?#
1o
1:"
0<!
1=!
1A!
1>!
1("
1%"
0["
1\"
1W"
1;!
1)
1&
1%
0$
1s
1p
0]"
1b"
1#
0c"
18#
09#
1:#
0;#
1<#
0=#
1>#
0?#
#70000
0!
0\
0,!
00!
02"
0."
03"
#80000
1!
1\
1,!
10!
12"
1."
13"
06"
1J#
1;"
0K#
0>"
0L#
1C#
0B$
1}#
1#$
1|#
0"$
0{#
1$$
0:"
1@"
1="
09"
1Y"
0I"
1U"
1_"
14"
08"
0P"
1Q"
1R"
0^"
1d"
1g"
1h"
1i"
0C$
0'$
0)$
1i#
09!
08!
17!
0="
1:"
0@"
1A"
0V"
0W"
1["
0\"
1]"
0b"
1;#
0<#
1=#
0>#
1c"
08#
19#
0:#
1?#
0o
0n
1m
0A"
1R!
1S!
1T!
1W!
1<!
0=!
0A!
0>!
0("
0%"
0;#
09#
0?#
0=#
0c"
0]"
1W"
0Z"
0;!
15
12
11
10
0)
0&
0%
1$
0s
0p
0["
0#
#90000
0!
0\
0,!
00!
02"
0."
03"
#100000
1!
1\
1,!
10!
12"
1."
13"
16"
1L#
0}#
0$$
0C"
1I"
0U"
0Y"
0_"
04"
18"
1P"
0Q"
0R"
1k"
1C$
1'$
1)$
0i#
1l#
19!
1="
1D"
1V"
0W"
1Z"
1["
1]"
1;#
1=#
1c"
19#
1?#
1o
0<!
1=!
1A!
1>!
1("
1%"
0["
1\"
1W"
1F!
1-"
1;!
1)
1&
1%
0$
1s
1p
0]"
1b"
1.
1#
1x
0c"
18#
09#
1:#
0;#
1<#
0=#
1>#
0?#
#110000
0!
0\
0,!
00!
02"
0."
03"
#120000
1!
1\
1,!
10!
12"
1."
13"
06"
1K#
1>"
0L#
1X#
0>$
1}#
0#$
0|#
1$$
0="
19"
1Y"
1C"
0I"
1U"
1a"
14"
08"
0P"
1Q"
1R"
0k"
1l"
1o"
1p"
1q"
0C$
0%$
0)$
1i#
0l#
09!
18!
1="
09"
0:"
1@"
0D"
0V"
0W"
1["
0\"
1]"
0b"
1;#
0<#
1=#
0>#
1c"
08#
19#
0:#
1?#
0o
1n
1A"
1:"
0@"
1Y!
1Z!
1[!
1^!
1<!
0=!
0A!
0>!
0("
0%"
0;#
09#
0?#
0=#
0c"
0]"
1W"
0Z"
0F!
0-"
0;!
0A"
1<
19
18
17
0)
0&
0%
1$
0s
0p
0["
0.
0#
0x
#130000
0!
0\
0,!
00!
02"
0."
03"
#140000
1!
1\
1,!
10!
12"
1."
13"
16"
1L#
0}#
0$$
1<"
1I"
0U"
0Y"
0a"
04"
18"
1P"
0Q"
0R"
1s"
1C$
1%$
1)$
0i#
0k#
19!
0="
19"
1V"
0W"
1Z"
1["
1]"
1;#
1=#
1c"
19#
1?#
1o
0:"
1@"
0<!
1=!
1A!
1>!
1("
1%"
1E!
1,"
0["
1\"
1W"
1;!
1A"
1-
1)
1&
1%
0$
1w
1s
1p
0]"
1b"
1#
0c"
18#
09#
1:#
0;#
1<#
0=#
1>#
0?#
#150000
0!
0\
0,!
00!
02"
0."
03"
#160000
1!
1\
1,!
10!
12"
1."
13"
06"
0J#
0;"
0K#
0>"
1I#
1B"
0L#
1\#
0:$
1}#
0!$
0z#
1#$
1|#
1"$
1{#
1$$
1:"
0@"
1="
09"
0A"
1E"
0<"
0I"
1U"
1Y"
1a"
14"
08"
0P"
1Q"
1R"
0s"
1t"
1w"
1x"
1y"
0C$
0%$
0)$
1i#
1k#
09!
16!
08!
07!
0="
1F"
0:"
1A"
0E"
0V"
0W"
1["
0\"
1]"
0b"
1;#
0<#
1=#
0>#
1c"
08#
19#
0:#
1?#
0o
0n
0m
1l
0F"
1`!
1a!
1b!
1e!
1<!
0=!
0A!
0>!
0("
0%"
0E!
0,"
0;#
09#
0?#
0=#
0c"
0]"
1W"
0Z"
0;!
1C
1@
1?
1>
0-
0)
0&
0%
1$
0w
0s
0p
0["
0#
#170000
0!
0\
0,!
00!
02"
0."
03"
#180000
1!
1\
1,!
10!
12"
1."
13"
16"
1L#
0}#
0$$
1<"
0C"
1I"
0U"
0Y"
0a"
04"
18"
1P"
0Q"
0R"
1{"
1C$
1%$
1)$
0i#
1l#
0k#
19!
1="
1D"
1V"
0W"
1Z"
1["
1]"
1;#
1=#
1c"
19#
1?#
1o
0<!
1=!
1A!
1>!
1("
1%"
1E!
1,"
0["
1\"
1W"
1F!
1-"
1;!
1-
1)
1&
1%
0$
1w
1s
1p
0]"
1b"
1.
1#
1x
0c"
18#
09#
1:#
0;#
1<#
0=#
1>#
0?#
#190000
0!
0\
0,!
00!
02"
0."
03"
#200000
1!
1\
1,!
10!
12"
1."
13"
06"
1K#
1>"
0L#
1`#
06$
1}#
0#$
0|#
1$$
0="
19"
1Y"
0<"
1C"
0I"
1U"
1a"
14"
08"
0P"
1Q"
1R"
0{"
1!#
1$#
1%#
1&#
0C$
0%$
0)$
1i#
0l#
1k#
09!
18!
1="
09"
1:"
0D"
0V"
0W"
1["
0\"
1]"
0b"
1;#
0<#
1=#
0>#
1c"
08#
19#
0:#
1?#
0o
1n
0:"
1g!
1h!
1i!
1l!
1<!
0=!
0A!
0>!
0("
0%"
0E!
0,"
0;#
09#
0?#
0=#
0c"
0]"
1W"
0Z"
0F!
0-"
0;!
1J
1G
1F
1E
0-
0)
0&
0%
1$
0w
0s
0p
0["
0.
0#
0x
#210000
0!
0\
0,!
00!
02"
0."
03"
#220000
1!
1\
1,!
10!
12"
1."
13"
16"
1L#
0}#
0$$
17"
1I"
0U"
0Y"
0a"
04"
18"
1P"
0Q"
0R"
1(#
1C$
1%$
1)$
0i#
0j#
19!
0="
19"
1V"
0W"
1Z"
1["
1]"
1;#
1=#
1c"
19#
1?#
1o
1:"
0<!
1=!
1A!
1>!
1("
1%"
1D!
1+"
0["
1\"
1W"
1;!
1,
1)
1&
1%
0$
1v
1s
1p
0]"
1b"
1#
0c"
18#
09#
1:#
0;#
1<#
0=#
1>#
0?#
#230000
0!
0\
0,!
00!
02"
0."
03"
#240000
1!
1\
1,!
10!
12"
1."
13"
06"
1J#
1;"
0K#
0>"
0L#
1d#
02$
1}#
1#$
1|#
0"$
0{#
1$$
0:"
1@"
1="
09"
1Y"
07"
0I"
1U"
1a"
14"
08"
0P"
1Q"
1R"
0(#
1)#
1,#
1-#
1.#
0C$
0%$
0)$
1i#
1j#
09!
08!
17!
0="
1:"
0@"
0A"
1E"
0V"
0W"
1["
0\"
1]"
0b"
1;#
0<#
1=#
0>#
1c"
08#
19#
0:#
1?#
0o
0n
1m
1F"
1A"
0E"
1n!
1o!
1p!
1s!
1<!
0=!
0A!
0>!
0("
0%"
0D!
0+"
0;#
09#
0?#
0=#
0c"
0]"
1W"
0Z"
0;!
0F"
1Q
1N
1M
1L
0,
0)
0&
0%
1$
0v
0s
0p
0["
0#
#250000
0!
0\
0,!
00!
02"
0."
03"
#260000
1!
1\
1,!
10!
12"
1."
13"
16"
1L#
0}#
0$$
17"
0C"
1I"
0U"
0Y"
0a"
04"
18"
1P"
0Q"
0R"
10#
1C$
1%$
1)$
0i#
1l#
0j#
19!
1="
1D"
1V"
0W"
1Z"
1["
1]"
1;#
1=#
1c"
19#
1?#
1o
0<!
1=!
1A!
1>!
1("
1%"
1D!
1+"
0["
1\"
1W"
1F!
1-"
1;!
1,
1)
1&
1%
0$
1v
1s
1p
0]"
1b"
1.
1#
1x
0c"
18#
09#
1:#
0;#
1<#
0=#
1>#
0?#
#270000
0!
0\
0,!
00!
02"
0."
03"
#280000
1!
1\
1,!
10!
12"
1."
13"
06"
1K#
1>"
0L#
1h#
0.$
1}#
0#$
0|#
1$$
0="
19"
07"
1<"
1?"
1C"
0I"
14"
08"
0P"
1Q"
00#
11#
14#
15#
16#
1i#
0l#
0k#
1j#
09!
18!
1="
09"
0:"
1@"
0D"
0o
1n
0A"
1E"
1:"
0@"
1u!
1v!
1w!
1z!
1<!
0=!
0A!
0>!
0("
0%"
1E!
1,"
0D!
0+"
0F!
0-"
1A"
0E"
1F"
1X
1U
1T
1S
1-
0,
0)
0&
0%
1$
1w
0v
0s
0p
0.
0x
0F"
#290000
0!
0\
0,!
00!
02"
0."
03"
#300000
1!
1\
1,!
10!
12"
1."
13"
0J#
0;"
0I#
0B"
1!$
1z#
1"$
1{#
0:"
0A"
1R"
0<"
0?"
1U"
1Y"
1`"
0&$
0)$
1k#
0C$
06!
07!
0V"
0W"
1["
0\"
1]"
0b"
1;#
0<#
1=#
0>#
1c"
08#
19#
0:#
1?#
0m
0l
0E!
0,"
0;#
09#
0?#
0=#
0c"
0]"
1W"
0Z"
0;!
0-
0w
0["
0#
#310000
0!
0\
0,!
00!
02"
0."
03"
#320000
1!
1\
1,!
10!
12"
1."
13"
16"
1L#
0}#
0$$
1I"
0U"
0Y"
0`"
04"
18"
1P"
0Q"
0R"
1^"
1C$
1&$
1)$
0i#
19!
0="
19"
1V"
0W"
1Z"
1["
1]"
1;#
1=#
1c"
19#
1?#
1o
1:"
0<!
1=!
1A!
1>!
1("
1%"
0["
1\"
1W"
1;!
1)
1&
1%
0$
1s
1p
0]"
1b"
1#
0c"
18#
09#
1:#
0;#
1<#
0=#
1>#
0?#
#330000
0!
0\
0,!
00!
02"
0."
03"
#340000
1!
1\
1,!
10!
12"
1."
13"
06"
1J#
1;"
0K#
0>"
0L#
1}#
1#$
1|#
0"$
0{#
1$$
0:"
1@"
1="
09"
1Y"
0I"
1U"
1_"
14"
08"
0P"
1Q"
1R"
0^"
0C$
0'$
0)$
1i#
09!
08!
17!
0="
1:"
0@"
1A"
0V"
0W"
1["
0\"
1]"
0b"
1;#
0<#
1=#
0>#
1c"
08#
19#
0:#
1?#
0o
0n
1m
0A"
1<!
0=!
0A!
0>!
0("
0%"
0;#
09#
0?#
0=#
0c"
0]"
1W"
0Z"
0;!
0)
0&
0%
1$
0s
0p
0["
0#
#350000
0!
0\
0,!
00!
02"
0."
03"
#360000
1!
1\
1,!
10!
12"
1."
13"
16"
1L#
0}#
0$$
0C"
1I"
0U"
0Y"
0_"
04"
18"
1P"
0Q"
0R"
1k"
1C$
1'$
1)$
0i#
1l#
19!
1="
1D"
1V"
0W"
1Z"
1["
1]"
1;#
1=#
1c"
19#
1?#
1o
0<!
1=!
1A!
1>!
1("
1%"
0["
1\"
1W"
1F!
1-"
1;!
1)
1&
1%
0$
1s
1p
0]"
1b"
1.
1#
1x
0c"
18#
09#
1:#
0;#
1<#
0=#
1>#
0?#
#370000
0!
0\
0,!
00!
02"
0."
03"
#380000
1!
1\
1,!
10!
12"
1."
13"
06"
1K#
1>"
0L#
1}#
0#$
0|#
1$$
0="
19"
1Y"
1C"
0I"
1U"
1a"
14"
08"
0P"
1Q"
1R"
0k"
0C$
0%$
0)$
1i#
0l#
09!
18!
1="
09"
0:"
1@"
0D"
0V"
0W"
1["
0\"
1]"
0b"
1;#
0<#
1=#
0>#
1c"
08#
19#
0:#
1?#
0o
1n
1A"
1:"
0@"
1<!
0=!
0A!
0>!
0("
0%"
0;#
09#
0?#
0=#
0c"
0]"
1W"
0Z"
0F!
0-"
0;!
0A"
0)
0&
0%
1$
0s
0p
0["
0.
0#
0x
#390000
0!
0\
0,!
00!
02"
0."
03"
#400000
1!
1\
1,!
10!
12"
1."
13"
16"
1L#
0}#
0$$
1<"
1I"
0U"
0Y"
0a"
04"
18"
1P"
0Q"
0R"
1s"
1C$
1%$
1)$
0i#
0k#
19!
0="
19"
1V"
0W"
1Z"
1["
1]"
1;#
1=#
1c"
19#
1?#
1o
0:"
1@"
0<!
1=!
1A!
1>!
1("
1%"
1E!
1,"
0["
1\"
1W"
1;!
1A"
1-
1)
1&
1%
0$
1w
1s
1p
0]"
1b"
1#
0c"
18#
09#
1:#
0;#
1<#
0=#
1>#
0?#
#410000
0!
0\
0,!
00!
02"
0."
03"
#420000
1!
1\
1,!
10!
12"
1."
13"
06"
0J#
0;"
0K#
0>"
1I#
1B"
0L#
1}#
0!$
0z#
1#$
1|#
1"$
1{#
1$$
1:"
0@"
1="
09"
0A"
1E"
0<"
0I"
1U"
1Y"
1a"
14"
08"
0P"
1Q"
1R"
0s"
0C$
0%$
0)$
1i#
1k#
09!
16!
08!
07!
0="
1F"
0:"
1A"
0E"
0V"
0W"
1["
0\"
1]"
0b"
1;#
0<#
1=#
0>#
1c"
08#
19#
0:#
1?#
0o
0n
0m
1l
0F"
1<!
0=!
0A!
0>!
0("
0%"
0E!
0,"
0;#
09#
0?#
0=#
0c"
0]"
1W"
0Z"
0;!
0-
0)
0&
0%
1$
0w
0s
0p
0["
0#
#430000
0!
0\
0,!
00!
02"
0."
03"
#440000
1!
1\
1,!
10!
12"
1."
13"
16"
1L#
0}#
0$$
1<"
0C"
1I"
0U"
0Y"
0a"
04"
18"
1P"
0Q"
0R"
1{"
1C$
1%$
1)$
0i#
1l#
0k#
19!
1="
1D"
1V"
0W"
1Z"
1["
1]"
1;#
1=#
1c"
19#
1?#
1o
0<!
1=!
1A!
1>!
1("
1%"
1E!
1,"
0["
1\"
1W"
1F!
1-"
1;!
1-
1)
1&
1%
0$
1w
1s
1p
0]"
1b"
1.
1#
1x
0c"
18#
09#
1:#
0;#
1<#
0=#
1>#
0?#
#450000
0!
0\
0,!
00!
02"
0."
03"
#460000
1!
1\
1,!
10!
12"
1."
13"
06"
1K#
1>"
0L#
1}#
0#$
0|#
1$$
0="
19"
1Y"
0<"
1C"
0I"
1U"
1a"
14"
08"
0P"
1Q"
1R"
0{"
0C$
0%$
0)$
1i#
0l#
1k#
09!
18!
1="
09"
1:"
0D"
0V"
0W"
1["
0\"
1]"
0b"
1;#
0<#
1=#
0>#
1c"
08#
19#
0:#
1?#
0o
1n
0:"
1<!
0=!
0A!
0>!
0("
0%"
0E!
0,"
0;#
09#
0?#
0=#
0c"
0]"
1W"
0Z"
0F!
0-"
0;!
0-
0)
0&
0%
1$
0w
0s
0p
0["
0.
0#
0x
#470000
0!
0\
0,!
00!
02"
0."
03"
#480000
1!
1\
1,!
10!
12"
1."
13"
16"
1L#
0}#
0$$
17"
1I"
0U"
0Y"
0a"
04"
18"
1P"
0Q"
0R"
1(#
1C$
1%$
1)$
0i#
0j#
19!
0="
19"
1V"
0W"
1Z"
1["
1]"
1;#
1=#
1c"
19#
1?#
1o
1:"
0<!
1=!
1A!
1>!
1("
1%"
1D!
1+"
0["
1\"
1W"
1;!
1,
1)
1&
1%
0$
1v
1s
1p
0]"
1b"
1#
0c"
18#
09#
1:#
0;#
1<#
0=#
1>#
0?#
#490000
0!
0\
0,!
00!
02"
0."
03"
#500000
1!
1\
1,!
10!
12"
1."
13"
06"
1J#
1;"
0K#
0>"
0L#
1}#
1#$
1|#
0"$
0{#
1$$
0:"
1@"
1="
09"
1Y"
07"
0I"
1U"
1a"
14"
08"
0P"
1Q"
1R"
0(#
0C$
0%$
0)$
1i#
1j#
09!
08!
17!
0="
1:"
0@"
0A"
1E"
0V"
0W"
1["
0\"
1]"
0b"
1;#
0<#
1=#
0>#
1c"
08#
19#
0:#
1?#
0o
0n
1m
1F"
1A"
0E"
1<!
0=!
0A!
0>!
0("
0%"
0D!
0+"
0;#
09#
0?#
0=#
0c"
0]"
1W"
0Z"
0;!
0F"
0,
0)
0&
0%
1$
0v
0s
0p
0["
0#
#510000
0!
0\
0,!
00!
02"
0."
03"
#520000
1!
1\
1,!
10!
12"
1."
13"
16"
1L#
0}#
0$$
17"
0C"
1I"
0U"
0Y"
0a"
04"
18"
1P"
0Q"
0R"
10#
1C$
1%$
1)$
0i#
1l#
0j#
19!
1="
1D"
1V"
0W"
1Z"
1["
1]"
1;#
1=#
1c"
19#
1?#
1o
0<!
1=!
1A!
1>!
1("
1%"
1D!
1+"
0["
1\"
1W"
1F!
1-"
1;!
1,
1)
1&
1%
0$
1v
1s
1p
0]"
1b"
1.
1#
1x
0c"
18#
09#
1:#
0;#
1<#
0=#
1>#
0?#
#530000
0!
0\
0,!
00!
02"
0."
03"
#540000
1!
1\
1,!
10!
12"
1."
13"
06"
1K#
1>"
0L#
1}#
0#$
0|#
1$$
0="
19"
07"
1<"
1?"
1C"
0I"
14"
08"
0P"
1Q"
00#
1i#
0l#
0k#
1j#
09!
18!
1="
09"
0:"
1@"
0D"
0o
1n
0A"
1E"
1:"
0@"
1<!
0=!
0A!
0>!
0("
0%"
1E!
1,"
0D!
0+"
0F!
0-"
1A"
0E"
1F"
1-
0,
0)
0&
0%
1$
1w
0v
0s
0p
0.
0x
0F"
#550000
0!
0\
0,!
00!
02"
0."
03"
#560000
1!
1\
1,!
10!
12"
1."
13"
0J#
0;"
0I#
0B"
1!$
1z#
1"$
1{#
0:"
0A"
1R"
0<"
0?"
1U"
1Y"
1`"
0&$
0)$
1k#
0C$
06!
07!
0V"
0W"
1["
0\"
1]"
0b"
1;#
0<#
1=#
0>#
1c"
08#
19#
0:#
1?#
0m
0l
0E!
0,"
0;#
09#
0?#
0=#
0c"
0]"
1W"
0Z"
0;!
0-
0w
0["
0#
#570000
0!
0\
0,!
00!
02"
0."
03"
#580000
1!
1\
1,!
10!
12"
1."
13"
16"
1L#
0}#
0$$
1I"
0U"
0Y"
0`"
04"
18"
1P"
0Q"
0R"
1^"
1C$
1&$
1)$
0i#
19!
0="
19"
1V"
0W"
1Z"
1["
1]"
1;#
1=#
1c"
19#
1?#
1o
1:"
0<!
1=!
1A!
1>!
1("
1%"
0["
1\"
1W"
1;!
1)
1&
1%
0$
1s
1p
0]"
1b"
1#
0c"
18#
09#
1:#
0;#
1<#
0=#
1>#
0?#
#590000
0!
0\
0,!
00!
02"
0."
03"
#600000
1!
1\
1,!
10!
12"
1."
13"
06"
1J#
1;"
0K#
0>"
0L#
1}#
1#$
1|#
0"$
0{#
1$$
0:"
1@"
1="
09"
1Y"
0I"
1U"
1_"
14"
08"
0P"
1Q"
1R"
0^"
0C$
0'$
0)$
1i#
09!
08!
17!
0="
1:"
0@"
1A"
0V"
0W"
1["
0\"
1]"
0b"
1;#
0<#
1=#
0>#
1c"
08#
19#
0:#
1?#
0o
0n
1m
0A"
1<!
0=!
0A!
0>!
0("
0%"
0;#
09#
0?#
0=#
0c"
0]"
1W"
0Z"
0;!
0)
0&
0%
1$
0s
0p
0["
0#
#610000
0!
0\
0,!
00!
02"
0."
03"
#620000
1!
1\
1,!
10!
12"
1."
13"
16"
1L#
0}#
0$$
0C"
1I"
0U"
0Y"
0_"
04"
18"
1P"
0Q"
0R"
1k"
1C$
1'$
1)$
0i#
1l#
19!
1="
1D"
1V"
0W"
1Z"
1["
1]"
1;#
1=#
1c"
19#
1?#
1o
0<!
1=!
1A!
1>!
1("
1%"
0["
1\"
1W"
1F!
1-"
1;!
1)
1&
1%
0$
1s
1p
0]"
1b"
1.
1#
1x
0c"
18#
09#
1:#
0;#
1<#
0=#
1>#
0?#
#630000
0!
0\
0,!
00!
02"
0."
03"
#640000
1!
1\
1,!
10!
12"
1."
13"
06"
1K#
1>"
0L#
1}#
0#$
0|#
1$$
0="
19"
1Y"
1C"
0I"
1U"
1a"
14"
08"
0P"
1Q"
1R"
0k"
0C$
0%$
0)$
1i#
0l#
09!
18!
1="
09"
0:"
1@"
0D"
0V"
0W"
1["
0\"
1]"
0b"
1;#
0<#
1=#
0>#
1c"
08#
19#
0:#
1?#
0o
1n
1A"
1:"
0@"
1<!
0=!
0A!
0>!
0("
0%"
0;#
09#
0?#
0=#
0c"
0]"
1W"
0Z"
0F!
0-"
0;!
0A"
0)
0&
0%
1$
0s
0p
0["
0.
0#
0x
#650000
0!
0\
0,!
00!
02"
0."
03"
#660000
1!
1\
1,!
10!
12"
1."
13"
16"
1L#
0}#
0$$
1<"
1I"
0U"
0Y"
0a"
04"
18"
1P"
0Q"
0R"
1s"
1C$
1%$
1)$
0i#
0k#
19!
0="
19"
1V"
0W"
1Z"
1["
1]"
1;#
1=#
1c"
19#
1?#
1o
0:"
1@"
0<!
1=!
1A!
1>!
1("
1%"
1E!
1,"
0["
1\"
1W"
1;!
1A"
1-
1)
1&
1%
0$
1w
1s
1p
0]"
1b"
1#
0c"
18#
09#
1:#
0;#
1<#
0=#
1>#
0?#
#670000
0!
0\
0,!
00!
02"
0."
03"
#680000
1!
1\
1,!
10!
12"
1."
13"
06"
0J#
0;"
0K#
0>"
1I#
1B"
0L#
1}#
0!$
0z#
1#$
1|#
1"$
1{#
1$$
1:"
0@"
1="
09"
0A"
1E"
0<"
0I"
1U"
1Y"
1a"
14"
08"
0P"
1Q"
1R"
0s"
0C$
0%$
0)$
1i#
1k#
09!
16!
08!
07!
0="
1F"
0:"
1A"
0E"
0V"
0W"
1["
0\"
1]"
0b"
1;#
0<#
1=#
0>#
1c"
08#
19#
0:#
1?#
0o
0n
0m
1l
0F"
1<!
0=!
0A!
0>!
0("
0%"
0E!
0,"
0;#
09#
0?#
0=#
0c"
0]"
1W"
0Z"
0;!
0-
0)
0&
0%
1$
0w
0s
0p
0["
0#
#690000
0!
0\
0,!
00!
02"
0."
03"
#700000
1!
1\
1,!
10!
12"
1."
13"
16"
1L#
0}#
0$$
1<"
0C"
1I"
0U"
0Y"
0a"
04"
18"
1P"
0Q"
0R"
1{"
1C$
1%$
1)$
0i#
1l#
0k#
19!
1="
1D"
1V"
0W"
1Z"
1["
1]"
1;#
1=#
1c"
19#
1?#
1o
0<!
1=!
1A!
1>!
1("
1%"
1E!
1,"
0["
1\"
1W"
1F!
1-"
1;!
1-
1)
1&
1%
0$
1w
1s
1p
0]"
1b"
1.
1#
1x
0c"
18#
09#
1:#
0;#
1<#
0=#
1>#
0?#
#710000
0!
0\
0,!
00!
02"
0."
03"
#720000
1!
1\
1,!
10!
12"
1."
13"
06"
1K#
1>"
0L#
1}#
0#$
0|#
1$$
0="
19"
1Y"
0<"
1C"
0I"
1U"
1a"
14"
08"
0P"
1Q"
1R"
0{"
0C$
0%$
0)$
1i#
0l#
1k#
09!
18!
1="
09"
1:"
0D"
0V"
0W"
1["
0\"
1]"
0b"
1;#
0<#
1=#
0>#
1c"
08#
19#
0:#
1?#
0o
1n
0:"
1<!
0=!
0A!
0>!
0("
0%"
0E!
0,"
0;#
09#
0?#
0=#
0c"
0]"
1W"
0Z"
0F!
0-"
0;!
0-
0)
0&
0%
1$
0w
0s
0p
0["
0.
0#
0x
#730000
0!
0\
0,!
00!
02"
0."
03"
#740000
1!
1\
1,!
10!
12"
1."
13"
16"
1L#
0}#
0$$
17"
1I"
0U"
0Y"
0a"
04"
18"
1P"
0Q"
0R"
1(#
1C$
1%$
1)$
0i#
0j#
19!
0="
19"
1V"
0W"
1Z"
1["
1]"
1;#
1=#
1c"
19#
1?#
1o
1:"
0<!
1=!
1A!
1>!
1("
1%"
1D!
1+"
0["
1\"
1W"
1;!
1,
1)
1&
1%
0$
1v
1s
1p
0]"
1b"
1#
0c"
18#
09#
1:#
0;#
1<#
0=#
1>#
0?#
#750000
0!
0\
0,!
00!
02"
0."
03"
#760000
1!
1\
1,!
10!
12"
1."
13"
06"
1J#
1;"
0K#
0>"
0L#
1}#
1#$
1|#
0"$
0{#
1$$
0:"
1@"
1="
09"
1Y"
07"
0I"
1U"
1a"
14"
08"
0P"
1Q"
1R"
0(#
0C$
0%$
0)$
1i#
1j#
09!
08!
17!
0="
1:"
0@"
0A"
1E"
0V"
0W"
1["
0\"
1]"
0b"
1;#
0<#
1=#
0>#
1c"
08#
19#
0:#
1?#
0o
0n
1m
1F"
1A"
0E"
1<!
0=!
0A!
0>!
0("
0%"
0D!
0+"
0;#
09#
0?#
0=#
0c"
0]"
1W"
0Z"
0;!
0F"
0,
0)
0&
0%
1$
0v
0s
0p
0["
0#
#770000
0!
0\
0,!
00!
02"
0."
03"
#780000
1!
1\
1,!
10!
12"
1."
13"
16"
1L#
0}#
0$$
17"
0C"
1I"
0U"
0Y"
0a"
04"
18"
1P"
0Q"
0R"
10#
1C$
1%$
1)$
0i#
1l#
0j#
19!
1="
1D"
1V"
0W"
1Z"
1["
1]"
1;#
1=#
1c"
19#
1?#
1o
0<!
1=!
1A!
1>!
1("
1%"
1D!
1+"
0["
1\"
1W"
1F!
1-"
1;!
1,
1)
1&
1%
0$
1v
1s
1p
0]"
1b"
1.
1#
1x
0c"
18#
09#
1:#
0;#
1<#
0=#
1>#
0?#
#790000
0!
0\
0,!
00!
02"
0."
03"
#800000
1!
1\
1,!
10!
12"
1."
13"
06"
1K#
1>"
0L#
1}#
0#$
0|#
1$$
0="
19"
07"
1<"
1?"
1C"
0I"
14"
08"
0P"
1Q"
00#
1i#
0l#
0k#
1j#
09!
18!
1="
09"
0:"
1@"
0D"
0o
1n
0A"
1E"
1:"
0@"
1<!
0=!
0A!
0>!
0("
0%"
1E!
1,"
0D!
0+"
0F!
0-"
1A"
0E"
1F"
1-
0,
0)
0&
0%
1$
1w
0v
0s
0p
0.
0x
0F"
#810000
0!
0\
0,!
00!
02"
0."
03"
#820000
1!
1\
1,!
10!
12"
1."
13"
0J#
0;"
0I#
0B"
1!$
1z#
1"$
1{#
0:"
0A"
1R"
0<"
0?"
1U"
1Y"
1`"
0&$
0)$
1k#
0C$
06!
07!
0V"
0W"
1["
0\"
1]"
0b"
1;#
0<#
1=#
0>#
1c"
08#
19#
0:#
1?#
0m
0l
0E!
0,"
0;#
09#
0?#
0=#
0c"
0]"
1W"
0Z"
0;!
0-
0w
0["
0#
#830000
0!
0\
0,!
00!
02"
0."
03"
#840000
1!
1\
1,!
10!
12"
1."
13"
16"
1L#
0}#
0$$
1I"
0U"
0Y"
0`"
04"
18"
1P"
0Q"
0R"
1^"
1C$
1&$
1)$
0i#
19!
0="
19"
1V"
0W"
1Z"
1["
1]"
1;#
1=#
1c"
19#
1?#
1o
1:"
0<!
1=!
1A!
1>!
1("
1%"
0["
1\"
1W"
1;!
1)
1&
1%
0$
1s
1p
0]"
1b"
1#
0c"
18#
09#
1:#
0;#
1<#
0=#
1>#
0?#
#850000
0!
0\
0,!
00!
02"
0."
03"
#860000
1!
1\
1,!
10!
12"
1."
13"
06"
1J#
1;"
0K#
0>"
0L#
1}#
1#$
1|#
0"$
0{#
1$$
0:"
1@"
1="
09"
1Y"
0I"
1U"
1_"
14"
08"
0P"
1Q"
1R"
0^"
0C$
0'$
0)$
1i#
09!
08!
17!
0="
1:"
0@"
1A"
0V"
0W"
1["
0\"
1]"
0b"
1;#
0<#
1=#
0>#
1c"
08#
19#
0:#
1?#
0o
0n
1m
0A"
1<!
0=!
0A!
0>!
0("
0%"
0;#
09#
0?#
0=#
0c"
0]"
1W"
0Z"
0;!
0)
0&
0%
1$
0s
0p
0["
0#
#870000
0!
0\
0,!
00!
02"
0."
03"
#880000
1!
1\
1,!
10!
12"
1."
13"
16"
1L#
0}#
0$$
0C"
1I"
0U"
0Y"
0_"
04"
18"
1P"
0Q"
0R"
1k"
1C$
1'$
1)$
0i#
1l#
19!
1="
1D"
1V"
0W"
1Z"
1["
1]"
1;#
1=#
1c"
19#
1?#
1o
0<!
1=!
1A!
1>!
1("
1%"
0["
1\"
1W"
1F!
1-"
1;!
1)
1&
1%
0$
1s
1p
0]"
1b"
1.
1#
1x
0c"
18#
09#
1:#
0;#
1<#
0=#
1>#
0?#
#890000
0!
0\
0,!
00!
02"
0."
03"
#900000
1!
1\
1,!
10!
12"
1."
13"
06"
1K#
1>"
0L#
1}#
0#$
0|#
1$$
0="
19"
1Y"
1C"
0I"
1U"
1a"
14"
08"
0P"
1Q"
1R"
0k"
0C$
0%$
0)$
1i#
0l#
09!
18!
1="
09"
0:"
1@"
0D"
0V"
0W"
1["
0\"
1]"
0b"
1;#
0<#
1=#
0>#
1c"
08#
19#
0:#
1?#
0o
1n
1A"
1:"
0@"
1<!
0=!
0A!
0>!
0("
0%"
0;#
09#
0?#
0=#
0c"
0]"
1W"
0Z"
0F!
0-"
0;!
0A"
0)
0&
0%
1$
0s
0p
0["
0.
0#
0x
#910000
0!
0\
0,!
00!
02"
0."
03"
#920000
1!
1\
1,!
10!
12"
1."
13"
16"
1L#
0}#
0$$
1<"
1I"
0U"
0Y"
0a"
04"
18"
1P"
0Q"
0R"
1s"
1C$
1%$
1)$
0i#
0k#
19!
0="
19"
1V"
0W"
1Z"
1["
1]"
1;#
1=#
1c"
19#
1?#
1o
0:"
1@"
0<!
1=!
1A!
1>!
1("
1%"
1E!
1,"
0["
1\"
1W"
1;!
1A"
1-
1)
1&
1%
0$
1w
1s
1p
0]"
1b"
1#
0c"
18#
09#
1:#
0;#
1<#
0=#
1>#
0?#
#930000
0!
0\
0,!
00!
02"
0."
03"
#940000
1!
1\
1,!
10!
12"
1."
13"
06"
0J#
0;"
0K#
0>"
1I#
1B"
0L#
1}#
0!$
0z#
1#$
1|#
1"$
1{#
1$$
1:"
0@"
1="
09"
0A"
1E"
0<"
0I"
1U"
1Y"
1a"
14"
08"
0P"
1Q"
1R"
0s"
0C$
0%$
0)$
1i#
1k#
09!
16!
08!
07!
0="
1F"
0:"
1A"
0E"
0V"
0W"
1["
0\"
1]"
0b"
1;#
0<#
1=#
0>#
1c"
08#
19#
0:#
1?#
0o
0n
0m
1l
0F"
1<!
0=!
0A!
0>!
0("
0%"
0E!
0,"
0;#
09#
0?#
0=#
0c"
0]"
1W"
0Z"
0;!
0-
0)
0&
0%
1$
0w
0s
0p
0["
0#
#950000
0!
0\
0,!
00!
02"
0."
03"
#960000
1!
1\
1,!
10!
12"
1."
13"
16"
1L#
0}#
0$$
1<"
0C"
1I"
0U"
0Y"
0a"
04"
18"
1P"
0Q"
0R"
1{"
1C$
1%$
1)$
0i#
1l#
0k#
19!
1="
1D"
1V"
0W"
1Z"
1["
1]"
1;#
1=#
1c"
19#
1?#
1o
0<!
1=!
1A!
1>!
1("
1%"
1E!
1,"
0["
1\"
1W"
1F!
1-"
1;!
1-
1)
1&
1%
0$
1w
1s
1p
0]"
1b"
1.
1#
1x
0c"
18#
09#
1:#
0;#
1<#
0=#
1>#
0?#
#970000
0!
0\
0,!
00!
02"
0."
03"
#980000
1!
1\
1,!
10!
12"
1."
13"
06"
1K#
1>"
0L#
1}#
0#$
0|#
1$$
0="
19"
1Y"
0<"
1C"
0I"
1U"
1a"
14"
08"
0P"
1Q"
1R"
0{"
0C$
0%$
0)$
1i#
0l#
1k#
09!
18!
1="
09"
1:"
0D"
0V"
0W"
1["
0\"
1]"
0b"
1;#
0<#
1=#
0>#
1c"
08#
19#
0:#
1?#
0o
1n
0:"
1<!
0=!
0A!
0>!
0("
0%"
0E!
0,"
0;#
09#
0?#
0=#
0c"
0]"
1W"
0Z"
0F!
0-"
0;!
0-
0)
0&
0%
1$
0w
0s
0p
0["
0.
0#
0x
#990000
0!
0\
0,!
00!
02"
0."
03"
#1000000
