{"low power high bandwidth amplifier with rc miller and gain enhanced feedforward compensation": {"filter": "Header Section", "author": ["Shagun Bajoria", "Vineet Kumar Singh", "Raju Kunde", "Chetan D. Parikh"]}, "analytical results for design space exploration of multi core processors employing thread migration": {"filter": "Header Section", "author": ["Ravishankar Rao", "Sarma B. K. Vrudhula", "Krzysztof S. Berezowski"]}, "low power chips a fabless asic perspective": {"filter": "Header Section", "author": ["Shashank Bhonge", "Vamsi Boppana"]}, "power management from cores to datacenters where are we going to get the next ten fold improvements": {"filter": "Header Section", "author": ["Parthasarathy Ranganathan"]}, "bus encoding for simultaneous delay and energy optimization": {"filter": "Header Section", "author": ["Jingyi Zhang", "Qing Wu", "Qinru Qiu"]}, "a tutorial on test power": {"filter": "Header Section", "author": ["Vishwani D. Agrawal"]}, "low power current mode receiver with inductive input impedance": {"filter": "Header Section", "author": ["Marshnil Vipin Dave", "Maryam Shojaei Baghini", "Dinesh Kumar Sharma"]}, "clock gating for power optimization in asic design cycle theory  practice": {"filter": "Header Section", "author": ["Sukumar Jairam", "Madhusudan Rao", "Jithendra Srinivas", "Parimala Vishwanath", "H. Udayakumar", "Jagdish C. Rao"]}, "frequency planning for multi core processors under thermal constraints": {"filter": "Header Section", "author": ["Michael Kadin", "Sherief Reda"]}, "power management solutions for computer systems and datacenters": {"filter": "Header Section", "author": ["Karthick Rajamani", "Charles Lefurgy", "Soraya Ghiasi", "Juan Rubio", "Heather Hanson", "Tom W. Keller"]}, "low power design under parameter variations": {"filter": "Header Section", "author": ["Swarup Bhunia", "Kaushik Roy"]}, "a probabilistic technique for full chip leakage estimation": {"filter": "Header Section", "author": ["Shaobo Liu", "Qinru Qiu", "Qing Wu"]}, "power reduction in on chip interconnection network by serialization": {"filter": "Header Section", "author": ["Arvind Madan", "Bharadwaj Amrutur"]}, "variability of flip flop timing at sub threshold voltages": {"filter": "Header Section", "author": ["Niklas Lotze", "Maurits Ortmanns", "Yiannos Manoli"]}, "power delivery for high performance microprocessors": {"filter": "Header Section", "author": ["Srikanth Balasubramanian"]}, "design of dual threshold voltages asynchronous circuits": {"filter": "Header Section", "author": ["Behnam Ghavami", "Hossein Pedram"]}, "reducing leakage power by accounting for temperature inversion dependence in dual vt synthesized circuits": {"filter": "Header Section", "author": ["Andrea Calimera", "R. Iris Bahar", "Enrico Macii", "Massimo Poncino"]}, "penalty for power reduction performance or schedule or yield": {"filter": "Header Section", "author": ["Bodhisatya Sarker", "Jaswinder Ahuja", "Arijit Dutta", "Srinath D.", "Kaip Sridhar", "Radhakrishnan Nair", "Jayant Lahiri"]}, "on leakage currents sources and reduction for transistors gates memories and digital systems": {"filter": "Header Section", "author": ["Wolfgang Nebel", "Domenik Helms"]}, "single stage static level shifter design for subthreshold to i o voltage conversion": {"filter": "Header Section", "author": ["Yu-Shiang Lin", "Dennis Sylvester"]}, "o2c occasional two cycle operations for dynamic thermal management in high performance in order microprocessors": {"filter": "Header Section", "author": ["Swaroop Ghosh", "Jung Hwan Choi", "Patrick Ndai", "Kaushik Roy"]}, "a physical level study and optimization of cam based checkpointed register alias table": {"filter": "Header Section", "author": ["Elham Safi", "Andreas Moshovos", "Andreas G. Veneris"]}}