timestamp=1529415668160

[~A]
LastVerilogToplevel=altsource_probe
ModifyID=2848
Version=74
c:/intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v=0*9498452*9951328

[$root]
A/$root=22|||1*19738176
BinI32/$root=3*25599898
SLP=3*25600002
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|c73a565f2ade592f8ac1c68f484c9216a1fcab338e0716db8ed964abfbd9ccfa

[ALTERA_DEVICE_FAMILIES]
A/ALTERA_DEVICE_FAMILIES=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|1433|1*19759351
BinI32/ALTERA_DEVICE_FAMILIES=3*25644182
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|1433
SLP=3*25680211
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|b47c9c8182b225d7b880d7db91b336f5391c945b54319048fef2c75870b140e17cdbc4abb40bc643be33acfc87044639

[ALTERA_MF_HINT_EVALUATION]
A/ALTERA_MF_HINT_EVALUATION=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|1311|1*19756043
BinI32/ALTERA_MF_HINT_EVALUATION=3*25640472
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|1311
SLP=3*25642519
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|1072d94503009445cd91f01cc6ae0ad16fcce973c33309e677be29119b65e9cab8323e882b12c579dc2dd34b082c97ca715e542c0c49d81bc812b27fb271f723

[ALTERA_MF_MEMORY_INITIALIZATION]
A/ALTERA_MF_MEMORY_INITIALIZATION=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|72|1*19739817
BinI32/ALTERA_MF_MEMORY_INITIALIZATION=3*25600480
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|72
SLP=3*25620700
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|5a854deccf5a50a474a373c2782a059b739440b41e0b6bc5214a482870a65eefa1e5b7921d5c70ad866e4dfa4f03dc44b61b5c843c92045f19de5318b89e7314

[MF_cycloneiii_pll]
A/MF_cycloneiii_pll=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|14778|1*20191421
BinI32/MF_cycloneiii_pll=3*26146122
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|14778
SLP=3*26219449
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|5f6f6e8fe83dfd07eb4108cd21519d49f78c978299b111a12ce585d3b92709913b94813adb726ba809e61b36e0df226f

[MF_cycloneiiigl_m_cntr]
A/MF_cycloneiiigl_m_cntr=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|18107|1*20300684
BinI32/MF_cycloneiiigl_m_cntr=3*26268508
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|18107
SLP=3*26269757
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|5f6f6e8fe83dfd07eb4108cd21519d4909f21f12c22f49f71e709821a5804ca73bc8aec4622323a53036f2a709cdfbd0

[MF_cycloneiiigl_n_cntr]
A/MF_cycloneiiigl_n_cntr=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|18188|1*20302881
BinI32/MF_cycloneiiigl_n_cntr=3*26270485
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|18188
SLP=3*26271557
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|5f6f6e8fe83dfd07eb4108cd21519d492a5931dffca77617353636982beddc4555843f021a0d7165936ceaa15371b08f

[MF_cycloneiiigl_pll]
A/MF_cycloneiiigl_pll=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|18458|1*20309463
BinI32/MF_cycloneiiigl_pll=3*26278578
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|18458
SLP=3*26352593
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|5f6f6e8fe83dfd07eb4108cd21519d49975e8320b090e97b514e32b5ff78982bfe5e3439f2cb962a202ddff4392a5eaa

[MF_cycloneiiigl_scale_cntr]
A/MF_cycloneiiigl_scale_cntr=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|18259|1*20304792
BinI32/MF_cycloneiiigl_scale_cntr=3*26272198
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|18259
SLP=3*26274236
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|5f6f6e8fe83dfd07eb4108cd21519d4992c13a0730444341f6d4685b8d218ef105bde404fd832dee8545ad825830eaf4956f16b60042623e28cc2de736b5389c

[MF_pll_reg]
A/MF_pll_reg=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|2695|1*19814418
BinI32/MF_pll_reg=3*25722214
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|2695
SLP=3*25722920
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|68c7f39452ad756dd76b48a7374557cfcfe3ae18c6a437ff4c9621d0e02aec0e47ab119468824aae44892317d5f890e2

[MF_stratix_pll]
A/MF_stratix_pll=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|2754|1*19815844
BinI32/MF_stratix_pll=3*25723343
D/MF_stratix_pll=4*0
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|2754
SLP=3*25797956
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|e08139eabaabf206e44a2bc0971c50a2e335ecea5783eeed7c1988729a68a87131062c7635c719b1f98b39c4bd4a071a

[MF_stratixii_pll]
A/MF_stratixii_pll=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|6845|1*19946305
BinI32/MF_stratixii_pll=3*25857015
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|6845
SLP=3*25929591
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|c82f7a74d370502abc8a66f5b57e35fe7888cad31df3114f5a3eab384ce1a47db71185757c87b127e06a6667c13f41e0

[MF_stratixiii_pll]
A/MF_stratixiii_pll=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|10676|1*20051966
BinI32/MF_stratixiii_pll=3*25991908
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|10676
SLP=3*26081340
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|3d64a27e3d64fa36ff93fbf71370ac438143e7952123ed5db4fc195083f00647e395b2edf2fd781a8ddb76e12979f5fb

[a_graycounter]
A/a_graycounter=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|52631|1*21301028
BinI32/a_graycounter=3*27857731
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|52631
SLP=3*27859965
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|737e9162169cefd7fc5c094f28b3e3ce69c1c4c37bd659f0e99ecda9a1db4cec560eeb84ae4dc8d448f880ab0ee02999

[alt3pram]
A/alt3pram=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|50823|1*21262955
BinI32/alt3pram=3*27783317
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|50823
SLP=3*27803530
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|3285430704b2f33291abd60ad27629411bf0e430e9566788c34e829afc3e339106335df00a930c216c45ed49e8523846

[alt_aeq_s4]
A/alt_aeq_s4=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|53582|1*21346868
BinI32/alt_aeq_s4=3*27891173
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|53582
SLP=3*27893584
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|c42cbb7b946405a9b8c8d5f04550ecbfbda4af4c1783431eb0d60ccf3cd1cb59d5e5b9de9b63f4fb8cb3b4bae701f302

[alt_cal]
A/alt_cal=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|53051|1*21312646
BinI32/alt_cal=3*27870526
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|53051
SLP=3*27873296
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|34f687d92443dce7527770506b65e4cd26527262ddaa47cb266f3a3c4d9b973a71eea42fd959e293cd7f4d93d1fe6a54

[alt_cal_av]
A/alt_cal_av=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|53475|1*21340589
BinI32/alt_cal_av=3*27886968
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|53475
SLP=3*27890025
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|1cfbab5bf8c54bb76075460e2d124f3b8342aa1e0772451ae62cec203c2784f856571d97c13539d42af037a79daf486c

[alt_cal_c3gxb]
A/alt_cal_c3gxb=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|53278|1*21328117
BinI32/alt_cal_c3gxb=3*27878830
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|53278
SLP=3*27881425
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|6d94e93c6a4f215e1c72d435dc1c7059629db5bc21c9a10bc7d13f86c20abd1f12eb28ebe861f269db325857eb378df1

[alt_cal_mm]
A/alt_cal_mm=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|53153|1*21318983
BinI32/alt_cal_mm=3*27874640
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|53153
SLP=3*27877413
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|0bb4ca6749897f3f14083eb28ef861ea7a99027a972fd384673888e29fd3f5d9eaad99a9261d76638c0028e7a296dd54

[alt_cal_sv]
A/alt_cal_sv=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|53378|1*21334310
BinI32/alt_cal_sv=3*27882757
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|53378
SLP=3*27885814
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|8ee8c75c8c83174fdd31964be4a2b8d60075a52f5f9e07b38fb1d3a48171377856571d97c13539d42af037a79daf486c

[alt_dfe]
A/alt_dfe=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|53959|1*21362747
BinI32/alt_dfe=3*27907233
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|53959
SLP=3*27916132
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|89b1dda2e027e2ff92856c69f691c9fb26527262ddaa47cb266f3a3c4d9b973a6c66600ecb521bc399414f82421e910c

[alt_eyemon]
A/alt_eyemon=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|53679|1*21353160
BinI32/alt_eyemon=3*27894599
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|53679
SLP=3*27903271
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|829f8e7cf427eb3ef850483def45bc0c6e2d3991b6a946314b5fcf2e54a5daad610a4740266bbf7334df8128e2f39f9f

[alt_fault_injection]
A/alt_fault_injection=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|56026|1*21437787
BinI32/alt_fault_injection=3*27957457
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|56026
SLP=3*27957862
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|3da5e7af31e9ee80b447262536b7a0bef27e94990f9e7b3214fe51ff30d31081875c6b487d6f645ff9370243d14b9721

[altaccumulate]
A/altaccumulate=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|34798|1*20864169
BinI32/altaccumulate=3*26976316
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|34798
SLP=3*26985089
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|09793ebba1099b059bf90b4d715f0ebf5e72e6599190e7a272a4e814920783bc279eb99eaf9cc01338c53255e5df70b9

[altclklock]
A/altclklock=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|45468|1*21127955
BinI32/altclklock=3*27555589
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|45468
SLP=3*27572319
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|b147104e3e0c584ee7ebd99efc08584face90edf8ab91ec167738c9f4ac154802e63f4b4cf80c4139e252255bee41b18

[altddio_bidir]
A/altddio_bidir=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|46908|1*21156851
BinI32/altddio_bidir=3*27601613
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|46908
SLP=3*27602762
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|9d40134c3b211e86ab7ffabed2e5c99a0b61848a01fee098bc65bd233d77f43bfd5e54897808bb5bafeda5a6a71852f6

[altddio_in]
A/altddio_in=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|46394|1*21145967
BinI32/altddio_in=3*27583558
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|46394
SLP=3*27589567
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|3848b53113dfe533858d3e2b006e26fd9ec750ffce42ca1938f13e3d8d080c220bbe092b60c172468ea9743be627113d

[altddio_out]
A/altddio_out=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|46657|1*21150931
BinI32/altddio_out=3*27592445
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|46657
SLP=3*27598797
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|1a75bfa383d950eb294d627552da3d1695463d74a37d93862c1d87f2bd7f85ce66f270453aec2b14c6c61a76ce18f8fc

[altdpram]
A/altdpram=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|47047|1*21161994
BinI32/altdpram=3*27603368
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|47047
SLP=3*27631386
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|1328a79fa9f7c4b53c1e9b4137dfba54bf54c37a5929d0b0bef44c4f98f3ba186f161ebd3ab19d3bb165036deb74ad7c

[altera_std_synchronizer]
A/altera_std_synchronizer=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|52857|1*21308032
BinI32/altera_std_synchronizer=3*27866546
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|52857
SLP=3*27868787
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|564358d97e8cafbdcc088a927d727e06493c7d0d88be5a85b231ef3e281e97fc26527262ddaa47cb266f3a3c4d9b973ad6416f77ba5cdc843af135730176f936

[altera_std_synchronizer_bundle]
A/altera_std_synchronizer_bundle=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|53016|1*21310596
BinI32/altera_std_synchronizer_bundle=3*27869709
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|53016
SLP=3*27870273
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|564358d97e8cafbdcc088a927d727e065fce912b148daa57ce1ff07d97eeaac2c06f2fe5d1516d2c4780c9c612166d238b2531e64b480880b3a72fd2637e338f

[altera_syncram_derived]
A/altera_syncram_derived=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|31874|1*20812373
BinI32/altera_syncram_derived=3*26854938
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|31874
SLP=3*26934966
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|53bebbe43d91326f9ac0e9240a6bab54df0b4e613211605a54f53e213d5b3dc90142717b0394bf2b21da42a4af7cef77

[altera_syncram_derived_forwarding_logic]
A/altera_syncram_derived_forwarding_logic=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|34709|1*20860329
BinI32/altera_syncram_derived_forwarding_logic=3*26972740
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|34709
SLP=3*26975645
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|53bebbe43d91326f9ac0e9240a6bab5437abacc04214733ed3e391bbe70b79ade71f42eb31a431d6b6691b177c4704ce26527262ddaa47cb266f3a3c4d9b973a292d5f3ecf81417ebb9eeb66eac37d96

[altfp_mult]
A/altfp_mult=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|44581|1*21111160
BinI32/altfp_mult=3*27519988
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|44581
SLP=3*27537170
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|5a472a3de55271a65d6c5a3c79de503871c39b68e84c2132040b087d4f175d8498dead4e3dfb5753804ef5deb87d76c3

[altlvds_rx]
A/altlvds_rx=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|23845|1*20540468
BinI32/altlvds_rx=3*26458253
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|23845
SLP=3*26516032
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|b146bff961cb18c2e039be23bc384c7c3753c33361a1f7317e459903661a9cca9b46de6ff32807dd4cbe935de51fcb86

[altlvds_tx]
A/altlvds_tx=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|27431|1*20672799
BinI32/altlvds_tx=3*26626340
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|27431
SLP=3*26682967
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|a30e1d9136de1a01d19ff6eef4b3046970313956d57baba96b94e677b5b072b816a6d078fc550347c950971a832e0b20

[altmult_accum]
A/altmult_accum=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|35040|1*20871767
BinI32/altmult_accum=3*26988355
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|35040
SLP=3*27060581
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|bd81a62f8abb35bb17f770cc2be4561d4e0752a72c1d7ee54af74b2826cdea33b1867777e0fd7dec76c4fd0066f6520c

[altmult_add]
A/altmult_add=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|37245|1*20931594
BinI32/altmult_add=3*27088680
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|37245
SLP=3*27405502
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|6069da6671df85462b59db8c1f508b56a0a3b071c1131ed12070c7f6c7597cb3a826e89baf44beeb2e97c69d8c342c35

[altparallel_flash_loader]
A/altparallel_flash_loader=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|55872|1*21423345
BinI32/altparallel_flash_loader=3*27955901
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|55872
SLP=3*27956363
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|bdcd8f446d92f9a2929530b312c422c79f12434638529d360e3ea9c5a9cb160e9890aa5b4130e6717d9f7888efb3383699ef8e494aa230e6904152884804595b

[altpll]
A/altpll=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|21831|1*20422132
BinI32/altpll=3*26401396
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|21831
SLP=3*26445570
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|d365c1e737df50a948da39ac9579e9cf1c67d198729f9a50c9a334086a167cf2

[altserial_flash_loader]
A/altserial_flash_loader=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|55992|1*21434911
BinI32/altserial_flash_loader=3*27956885
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|55992
SLP=3*27957240
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|2c4c2e00833373bbe4f6275a55a4c815d37dd797e14a6803ce116a1096f109fce7150e9022ece3f55f933a4dd0fea892

[altshift_taps]
A/altshift_taps=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|52486|1*21296651
BinI32/altshift_taps=3*27852765
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|52486
SLP=3*27856341
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|684a1b10c0146d7b35e3668873e5849a29d23f0a1788e682eb0d5a34e480630b560eeb84ae4dc8d448f880ab0ee02999

[altsource_probe]
A/altsource_probe=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|56152|1*21446752
BinI32/altsource_probe=3*27958743
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|56152
SLP=3*27959171
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|fe18d992d119a0d4699f708ee04e2316c7ff14cea54f4168330642e4303047bb0122894b899ad255cff24326d30c0fc5

[altsqrt]
A/altsqrt=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|45266|1*21123208
BinI32/altsqrt=3*27546768
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|45266
SLP=3*27553263
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|ea6a0e8effda761faf04afdab86ea11726527262ddaa47cb266f3a3c4d9b973a6515f78fcee78d93ec56482a770dd61d

[altsquare]
A/altsquare=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|52722|1*21303742
BinI32/altsquare=3*27860760
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|52722
SLP=3*27865079
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|23e3cc6769bb3b2982f5b4305dd3130fde92bcdc6ed7c5962fd2a15d5350892206efff2ebe744ef7306ce0022d7d0cb1

[altstratixii_oct]
A/altstratixii_oct=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|55856|1*21422062
BinI32/altstratixii_oct=3*27955579
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|55856
SLP=3*27955764
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|37b8ef44994e72832cf0fddd0ec100df765711f8da012a2bf0b5c2247a5ddbc91c3b5fd6e17ba56741eccd0f6a7ba07e

[altsyncram]
A/altsyncram=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|47592|1*21178195
BinI32/altsyncram=3*27639725
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|47592
SLP=3*27641644
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|194c550d6cbae432122747a3886513288d8b291d6e2755b6543e107ca2782bd7a5fe339781c50588c29f402d0bd10ece

[altsyncram_body]
A/altsyncram_body=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|47886|1*21199451
BinI32/altsyncram_body=3*27642119
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|47886
SLP=3*27739642
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|b192867011a4e4b9aa22caea3abe4a64e06f2b8caa8ad9a0dfad4d9c8930de88474a260119e7bc09c94994b737c2c62f

[arm_m_cntr]
A/arm_m_cntr=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|6560|1*19939691
BinI32/arm_m_cntr=3*25849538
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|6560
SLP=3*25850781
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|dbf2cb6f4c62e759dbc8e26ecb3d8dc715a4e4fc485132ce02c81a1d121c05c570da1af0ecb45162b8aeab3dc2d138e2

[arm_n_cntr]
A/arm_n_cntr=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|6640|1*19941819
BinI32/arm_n_cntr=3*25851476
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|6640
SLP=3*25852850
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|90b4c0026d5e34a5e3bcd8a72c1d8298f3d3d23b8f9f1d0dce8aa758f3182010b7c0ee238aa5b9aaf85be42632a6939f

[arm_scale_cntr]
A/arm_scale_cntr=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|6722|1*19943754
BinI32/arm_scale_cntr=3*25853806
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|6722
SLP=3*25855833
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|4523bd54882f56e43695d11311fad1ce7d441606086c94dc75f7d839c85db0f13ada32c6f02df40a3a2e1655fbac4a57

[cda_m_cntr]
A/cda_m_cntr=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|14499|1*20184832
BinI32/cda_m_cntr=3*26139334
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|14499
SLP=3*26140575
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|a56a997521d2d191ade2d474ae579b9a5f61833f367687c60a847fd58b2fb1e153788d512eb650d45c68356e0c67c541

[cda_n_cntr]
A/cda_n_cntr=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|14580|1*20186981
BinI32/cda_n_cntr=3*26141270
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|14580
SLP=3*26142329
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|3f445b361c6407615db6b22bb26c3a150bf6bdd59d2042a20697bfc19f96495e53788d512eb650d45c68356e0c67c541

[cda_scale_cntr]
A/cda_scale_cntr=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|14651|1*20188844
BinI32/cda_scale_cntr=3*26142921
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|14651
SLP=3*26144948
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|73aaf843d087b6d71c13e5bb62621c1752239da106856ab5fd4cb034c32795468d057113186a51c1df2af4cdfd2d647e

[cycloneiiigl_post_divider]
A/cycloneiiigl_post_divider=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|18369|1*20307417
BinI32/cycloneiiigl_post_divider=3*26275466
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|18369
SLP=3*26277872
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|60f6bdf68b57f79e15e951b1ad08ce7cdc9d273a52750e0ac0cbda6c0a58facd14d5ce7092ac300f4f6ce291df91deb3565851a498958701587953299188f044

[dcfifo]
A/dcfifo=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|31729|1*20803624
BinI32/dcfifo=3*26853238
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|31729
SLP=3*26854468
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|fb359efff97e08f29fcac4b84596a0eee7898c5dbe60ce2462cd5a61fa2a1965

[dcfifo_async]
A/dcfifo_async=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|29930|1*20743840
BinI32/dcfifo_async=3*26752126
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|29930
SLP=3*26764615
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|d3dbaa7b1891cfae86cd3afb13e684bd2a0f436d710d611b46dd799a5913cdda469fa263960c6c3f4c9c8652ae9045e2

[dcfifo_dffpipe]
A/dcfifo_dffpipe=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|29700|1*20738277
BinI32/dcfifo_dffpipe=3*26742722
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|29700
SLP=3*26745464
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|f25c71b2e266b39bfd459abc342e3cae7aa167070763dc59c9ec18151c063c7fb441cd791ea624804544bb1486a31d14

[dcfifo_fefifo]
A/dcfifo_fefifo=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|29778|1*20740475
BinI32/dcfifo_fefifo=3*26746144
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|29778
SLP=3*26749961
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|7b84f7226dc645d9bfd934d04bb05d6c9088dace9cfed80d85f535ac4f06399fc6fbc5f93d0ceff782d18b8319487948

[dcfifo_low_latency]
A/dcfifo_low_latency=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|30781|1*20771911
BinI32/dcfifo_low_latency=3*26786242
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|30781
SLP=3*26808239
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|3fca96f8b1f775c8d285f2c746a8f15b27031c71fb09a4869e28dc97db0a7b57adc502b77d3cde203b16ab92f250ccd1

[dcfifo_mixed_widths]
A/dcfifo_mixed_widths=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|31399|1*20789383
BinI32/dcfifo_mixed_widths=3*26817555
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|31399
SLP=3*26851250
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|e8c16763045e60573b5b1763ac83748c9e0302af2685ae0eb5ae16dbc01ceae963ab7f70c54eb0ca19b4650d24d9b769

[dcfifo_sync]
A/dcfifo_sync=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|30472|1*20760800
BinI32/dcfifo_sync=3*26770946
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|30472
SLP=3*26781350
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|3d89ad1e6868e16e706be0cbb9be7d2ab337b42c2f494172ddbf7aa9a1e168e04168b5cb5833bf934e77e2948ec2f851

[dffp]
A/dffp=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|2338|1*19804690
BinI32/dffp=3*25712380
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|2338
SLP=3*25712947
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|ffd99d2b3e936c4333cf34be2884ddc2482f620378d7c7e2636f993ee9405b71

[dummy_hub]
A/dummy_hub=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|55330|1*21388557
BinI32/dummy_hub=3*27946067
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|55330
SLP=3*27951209
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|e35cf4fa209be18f397273884920a4f2e2c2a0e3cfa45d8b8aca422b22670e7181799eed69cdc2d47803edbb77665b26

[flexible_lvds_rx]
A/flexible_lvds_rx=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|25898|1*20623949
BinI32/flexible_lvds_rx=3*26562188
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|25898
SLP=3*26580672
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|82c38c2c7540b34656a45484f01683e53e4516cebdcfb2cd6407007737cfdc9067bdb01d2507632680655245a39d6c73

[flexible_lvds_tx]
A/flexible_lvds_tx=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|29140|1*20727099
BinI32/flexible_lvds_tx=3*26701311
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|29140
SLP=3*26734065
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|82c38c2c7540b34656a45484f01683e50ef4d3699928738a6905d2a42919cca6ac86cf9659a70daf17d858b6f55c3678

[jtag_tap_controller]
A/jtag_tap_controller=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|54873|1*21383015
BinI32/jtag_tap_controller=3*27937687
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|54873
SLP=3*27942097
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|1c048270487b56a9b7561e9b85deb8e1f0c3c335b9bcc198a167d15d3970f30212b1743fed011ab6e89c8b2092393f81

[lcell]
A/lcell=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|35|1*19738918
BinI32/lcell=3*25600070
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|35
SLP=3*25600355
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|c8b59af0794d56a62d25642559fd1a7554bd1e278f23fb9f8dc1ebcc056f9c18

[parallel_add]
A/parallel_add=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|51506|1*21280919
BinI32/parallel_add=3*27809751
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|51506
SLP=3*27819362
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|e1071d1af121bef99ed0da4b0db88369a667ee8176d945d35f65cc7516fcb8b12f3c43f6ab21d27b38370da9ced48122

[pll_iobuf]
A/pll_iobuf=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|2371|1*19806029
BinI32/pll_iobuf=3*25713309
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|2371
SLP=3*25713884
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|cb98f89ec3d4cfa586d5cedd0f226314486e58ba119ad2ce997f4e6f54a40fdde4ac1282e92a345e88785ce0c655aae2

[scfifo]
A/scfifo=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|51675|1*21286718
BinI32/scfifo=3*27821845
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|51675
SLP=3*27841606
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|c87628102e5a5ca89ed7d30675cee44d166eba961ccc55ae74c0e2db5d4309c9

[signal_gen]
A/signal_gen=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|54306|1*21372278
BinI32/signal_gen=3*27920258
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|54306
SLP=3*27929327
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|06212657fadd941d9f5ab67bd54f7dd55cd8ee89147f56386c778991615573688b773c946c83eff647940a6e98ac7be9

[sld_signaltap]
A/sld_signaltap=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|55714|1*21408810
BinI32/sld_signaltap=3*27954605
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|55714
SLP=3*27955084
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|226e5cae8b79c8a8fa3dfa5d8987f0c833154042b2296597bdb556dd8bad49e273369472a5c591f15b42a91f32a7eefe

[sld_virtual_jtag]
A/sld_virtual_jtag=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|55587|1*21399962
BinI32/sld_virtual_jtag=3*27953896
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|55587
SLP=3*27954339
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|84c1de9515b21012e2cc160f64ff834056824084f36a56094a2094a89c8ebb177fede02d0c699f43b7113d34622228c0

[sld_virtual_jtag_basic]
A/sld_virtual_jtag_basic=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|56074|1*21441660
BinI32/sld_virtual_jtag_basic=3*27958102
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|56074
SLP=3*27958458
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|84c1de9515b21012e2cc160f64ff83408975d332b0252637c3b00be573db3a78d2438e68504e94ee0a0c854c87bb72e3

[stratix_lvds_rx]
A/stratix_lvds_rx=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|25061|1*20600838
BinI32/stratix_lvds_rx=3*26523700
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|25061
SLP=3*26526403
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|bc7a8e808db947a1129ff278926d887758383935e25f05f3367b42ced262e8061f04ad4955587b79f22ec7e1bc11c259

[stratix_tx_outclk]
A/stratix_tx_outclk=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|28931|1*20720293
BinI32/stratix_tx_outclk=3*26694003
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|28931
SLP=3*26696728
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|37eeac7a8dc80f57a3852a7862d6bdf33d1ba180a08b7acd299d4083f04e9804181be9e694904b3d4b9b230a857c4b30

[stratixgx_dpa_lvds_rx]
A/stratixgx_dpa_lvds_rx=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|25169|1*20604514
BinI32/stratixgx_dpa_lvds_rx=3*26527420
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|25169
SLP=3*26541803
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|23f1a10c027b89acefeb0ec540b719c4e35181df4c2eaff94c9c00fa837a0385460b4b00891a5c6bd80f9e52ac4b0fc1

[stratixii_lvds_rx]
A/stratixii_lvds_rx=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|25572|1*20615185
BinI32/stratixii_lvds_rx=3*26548416
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|25572
SLP=3*26557568
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|714a934628ee436290507cfc839383b050d5681f31f2d8b402ed53f7bfa0be19cb04c6833b94640e31886934c13cb2a9

[stratixii_tx_outclk]
A/stratixii_tx_outclk=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|29039|1*20723794
BinI32/stratixii_tx_outclk=3*26697820
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|29039
SLP=3*26700381
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|857eb21597c0c63fbf7713480247630ff5f3f2e9bd77eb845121df4cfa2bce173682be3149938d96952c1f3420da265f

[stratixiii_lvds_rx]
A/stratixiii_lvds_rx=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|26371|1*20634727
BinI32/stratixiii_lvds_rx=3*26587163
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|26371
SLP=3*26591120
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|debae1721532b98bdf664cce6cfb26041c5890046c02276dc4d32536a5a718fa48d8860b4a7130950ba9025acf3d8717

[stratixiii_lvds_rx_channel]
A/stratixiii_lvds_rx_channel=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|26553|1*20647180
BinI32/stratixiii_lvds_rx_channel=3*26592807
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|26553
SLP=3*26606359
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|debae1721532b98bdf664cce6cfb2604146a42639d506ba90d2ff9d5dada41f9073b766fbdd17b618c7bfba216fa3b1144c2ed56132058f067f5fe728ee42d22

[stratixiii_lvds_rx_dpa]
A/stratixiii_lvds_rx_dpa=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|27162|1*20665019
BinI32/stratixiii_lvds_rx_dpa=3*26613828
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|27162
SLP=3*26621084
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|debae1721532b98bdf664cce6cfb260476416c646294ca8a102aeaaf2ca1e52d81e706968f36fe6b3b34cf9d9c240227

[stratixv_local_clk_divider]
A/stratixv_local_clk_divider=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|28837|1*20670903
BinI32/stratixv_local_clk_divider=3*26624345
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|28837
SLP=3*26625663
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|76396c381361747382953a455241d69b94db85a32b3c20591a7d74794837e0e74b7fa259133d1a92dd8b81864bccf20a81feed330f3284a26b9ab51e9273ca40

[stx_m_cntr]
A/stx_m_cntr=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|2397|1*19807197
BinI32/stx_m_cntr=3*25714121
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|2397
SLP=3*25715292
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|6da7d3f884a44f2b4b320754b9aa17bc0bc690a5d89ed45141b991ae787a4d11eaba3b9c3ed0e0b6572106e42ace9783

[stx_n_cntr]
A/stx_n_cntr=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|2475|1*19809325
BinI32/stx_n_cntr=3*25715961
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|2475
SLP=3*25717427
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|5ed67d82baa1de755c1b68ddcd56a5d406ba9febffd16493aba4e3e8df4f357feaba3b9c3ed0e0b6572106e42ace9783

[stx_scale_cntr]
A/stx_scale_cntr=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|2560|1*19811455
BinI32/stx_scale_cntr=3*25718406
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|2560
SLP=3*25720779
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|d85a75afb618c7215ce246baff4289caab7454488553907d5e175f749d0d1c19bc55d62a0aaf8af6ebd49a687219b7eb

[ttn_m_cntr]
A/ttn_m_cntr=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|10397|1*20045377
BinI32/ttn_m_cntr=3*25985115
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|10397
SLP=3*25986356
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|bfc5a538f952e3a586c35cf0683804626de826a32468c6b560ff4afa652c642b9eb901943afc614465925335f70de023

[ttn_n_cntr]
A/ttn_n_cntr=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|10478|1*20047526
BinI32/ttn_n_cntr=3*25987055
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|10478
SLP=3*25988114
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|af8c73fc362d574ca4afd2faa3c4bb70171042c3a1f00626037dd767c1e6fd4f7fc1ee70512a734c2baed2fd52e56549

[ttn_scale_cntr]
A/ttn_scale_cntr=22|./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|10549|1*20049389
BinI32/ttn_scale_cntr=3*25988707
R=./../../../../../../intelfpga/17.0/quartus/eda/sim_lib/altera_mf.v|10549
SLP=3*25990733
Version=10.4.183.6396  (Windows)|0000000a789cd32d33ca3655d04d494a07000f5802f0|7886dd9c9d4db63db3be2110817098ae0e4ea4ff64e4505d5551337f9be3bd940f56f1d4fb2ee88be1c18dfe6419c409

[~MFT]
0=95|0altera_mf_ver.mgf|9951328|4987610
1=182|1altera_mf_ver.mgf|21446752|19738176
3=364|3altera_mf_ver.mgf|27959171|25599898
4=2|4altera_mf_ver.mgf|0|0

[~U]
$root=12|0*9420602|
ALTERA_DEVICE_FAMILIES=12|0*9422954|
ALTERA_MF_HINT_EVALUATION=12|0*9422550|
ALTERA_MF_MEMORY_INITIALIZATION=12|0*9421658|
MF_cycloneiii_pll=12|0*9437264|
MF_cycloneiiigl_m_cntr=12|0*9440292|
MF_cycloneiiigl_n_cntr=12|0*9440564|
MF_cycloneiiigl_pll=12|0*9441344|
MF_cycloneiiigl_scale_cntr=12|0*9440802|
MF_pll_reg=12|0*9426049|
MF_stratix_pll=12|0*9426268|
MF_stratixii_pll=12|0*9429794|
MF_stratixiii_pll=12|0*9433192|
a_graycounter=12|0*9486465||0x10
alt3pram=12|0*9484297||0x10
alt_aeq_s4=12|0*9490074||0x10
alt_cal=12|0*9487662||0x10
alt_cal_av=12|0*9489618||0x10
alt_cal_c3gxb=12|0*9488724||0x10
alt_cal_mm=12|0*9488107||0x10
alt_cal_sv=12|0*9489162||0x10
alt_dfe=12|0*9491219||0x10
alt_eyemon=12|0*9490662||0x10
alt_fault_injection=12|0*9496838||0x10
altaccumulate=12|0*9470645||0x10
altclklock=12|0*9476957||0x10
altddio_bidir=12|0*9478393||0x10
altddio_in=12|0*9477571|
altddio_out=12|0*9477965|
altdpram=12|0*9478913||0x10
altera_std_synchronizer=12|0*9487125|
altera_std_synchronizer_bundle=12|0*9487379||0x10
altera_syncram_derived=12|0*9468802|
altera_syncram_derived_forwarding_logic=12|0*9470257|
altfp_mult=12|0*9475929||0x10
altlvds_rx=12|0*9446853||0x10
altlvds_tx=12|0*9455576||0x10
altmult_accum=12|0*9471048||0x10
altmult_add=12|0*9472605||0x10
altparallel_flash_loader=12|0*9495305||0x10
altpll=12|0*9444417||0x10
altserial_flash_loader=12|0*9496390||0x10
altshift_taps=12|0*9486038||0x10
altsource_probe=12|0*9497937||0x10
altsqrt=12|0*9476639||0x10
altsquare=12|0*9486785||0x10
altstratixii_oct=12|0*9495053||0x10
altsyncram=12|0*9479701|
altsyncram_body=12|0*9480634|
arm_m_cntr=12|0*9429058|
arm_n_cntr=12|0*9429308|
arm_scale_cntr=12|0*9429522|
cda_m_cntr=12|0*9436528|
cda_n_cntr=12|0*9436778|
cda_scale_cntr=12|0*9436992|
cycloneiiigl_post_divider=12|0*9441096|
dcfifo=12|0*9468144||0x10
dcfifo_async=12|0*9461371|
dcfifo_dffpipe=12|0*9460760|
dcfifo_fefifo=12|0*9461042|
dcfifo_low_latency=12|0*9462412|
dcfifo_mixed_widths=12|0*9463205|
dcfifo_sync=12|0*9461943|
dffp=12|0*9424880|
dummy_hub=12|0*9492797|
flexible_lvds_rx=12|0*9452822|
flexible_lvds_tx=12|0*9460247|
jtag_tap_controller=12|0*9492406|
lcell=12|0*9421488||0x10
parallel_add=12|0*9484957||0x10
pll_iobuf=12|0*9425088|
scfifo=12|0*9485434||0x10
signal_gen=12|0*9491760|
sld_signaltap=12|0*9493922||0x10
sld_virtual_jtag=12|0*9493362||0x10
sld_virtual_jtag_basic=12|0*9497393||0x10
stratix_lvds_rx=12|0*9451520|
stratix_tx_outclk=12|0*9459602|
stratixgx_dpa_lvds_rx=12|0*9451843|
stratixii_lvds_rx=12|0*9452292|
stratixii_tx_outclk=12|0*9459924|
stratixiii_lvds_rx=12|0*9453410|
stratixiii_lvds_rx_channel=12|0*9454137|
stratixiii_lvds_rx_dpa=12|0*9454863|
stratixv_local_clk_divider=12|0*9455332|
stx_m_cntr=12|0*9425284|
stx_n_cntr=12|0*9425534|
stx_scale_cntr=12|0*9425764|
ttn_m_cntr=12|0*9432457|
ttn_n_cntr=12|0*9432707|
ttn_scale_cntr=12|0*9432921|
