{"vcs1":{"timestamp_begin":1770031567.727474193, "rt":14.73, "ut":14.16, "st":0.46}}
{"vcselab":{"timestamp_begin":1770031583.081799348, "rt":0.91, "ut":0.41, "st":0.14}}
{"link":{"timestamp_begin":1770031584.596626048, "rt":2.18, "ut":0.58, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1770031564.110714303}
{"VCS_COMP_START_TIME": 1770031564.110714303}
{"VCS_COMP_END_TIME": 1770031601.891444798}
{"VCS_USER_OPTIONS": "-l vcs.log -timescale=1ns/1ps -sverilog -ntb_opts uvm -debug_access+all -full64 -kdb -lca -P /home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/novas.tab /home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/pli.a ../rtl/bindfile.sv ../rtl/checker_file.sv ../rtl/sdram_controller.v ../rtl/sdram_if.sv ../rtl/sdram_model.v ../rtl/sdram_top.v +incdir+../tb +incdir+../test +incdir+../src_agent +incdir+../dst_agent ../test/sdram_pkg.sv ../tb/top.sv"}
{"vcs1": {"peak_mem": 2805138}}
{"stitch_vcselab": {"peak_mem": 2805848}}
