Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: RFandALUwithRTypeSupport.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RFandALUwithRTypeSupport.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RFandALUwithRTypeSupport"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : RFandALUwithRTypeSupport
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "LEGv8.v" in library work
Compiling verilog file "ALUControl.v" in library work
Module <LEGv8> compiled
Compiling verilog file "registerfile.v" in library work
Module <ALUControl> compiled
Compiling verilog file "ALUwithControl.v" in library work
Module <registerfile> compiled
Compiling verilog file "RFandALUwithRTypeSupport.v" in library work
Module <ALUwithControl> compiled
Module <RFandALUwithRTypeSupport> compiled
No errors in compilation
Analysis of file <"RFandALUwithRTypeSupport.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <RFandALUwithRTypeSupport> in library <work>.

Analyzing hierarchy for module <ALUwithControl> in library <work>.

Analyzing hierarchy for module <registerfile> in library <work>.

Analyzing hierarchy for module <ALUControl> in library <work>.

Analyzing hierarchy for module <LEGv8> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <RFandALUwithRTypeSupport>.
Module <RFandALUwithRTypeSupport> is correct for synthesis.
 
Analyzing module <ALUwithControl> in library <work>.
Module <ALUwithControl> is correct for synthesis.
 
Analyzing module <ALUControl> in library <work>.
Module <ALUControl> is correct for synthesis.
 
Analyzing module <LEGv8> in library <work>.
Module <LEGv8> is correct for synthesis.
 
Analyzing module <registerfile> in library <work>.
Module <registerfile> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <registerfile>.
    Related source file is "registerfile.v".
    Found 32x64-bit dual-port RAM <Mram_RF> for signal <RF>.
    Found 32x64-bit dual-port RAM <Mram_RF_ren> for signal <RF>.
    Summary:
	inferred   2 RAM(s).
Unit <registerfile> synthesized.


Synthesizing Unit <ALUControl>.
    Related source file is "ALUControl.v".
Unit <ALUControl> synthesized.


Synthesizing Unit <LEGv8>.
    Related source file is "LEGv8.v".
    Found 64-bit comparator equal for signal <Zero>.
    Found 64-bit addsub for signal <ALU_Result$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <LEGv8> synthesized.


Synthesizing Unit <ALUwithControl>.
    Related source file is "ALUwithControl.v".
Unit <ALUwithControl> synthesized.


Synthesizing Unit <RFandALUwithRTypeSupport>.
    Related source file is "RFandALUwithRTypeSupport.v".
Unit <RFandALUwithRTypeSupport> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x64-bit dual-port RAM                               : 2
# Adders/Subtractors                                   : 1
 64-bit addsub                                         : 1
# Comparators                                          : 1
 64-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <registerfile>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RF> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 64-bit                    |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <RegWrite>      | high     |
    |     addrA          | connected to signal <WriteReg>      |          |
    |     diA            | connected to signal <WriteData>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 64-bit                    |          |
    |     addrB          | connected to signal <Read1>         |          |
    |     doB            | connected to signal <Data1>         |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RF_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 64-bit                    |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <RegWrite>      | high     |
    |     addrA          | connected to signal <WriteReg>      |          |
    |     diA            | connected to signal <WriteData>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 64-bit                    |          |
    |     addrB          | connected to signal <Read2>         |          |
    |     doB            | connected to signal <Data2>         |          |
    -----------------------------------------------------------------------
Unit <registerfile> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x64-bit dual-port distributed RAM                   : 2
# Adders/Subtractors                                   : 1
 64-bit addsub                                         : 1
# Comparators                                          : 1
 64-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <RFandALUwithRTypeSupport> ...

Optimizing unit <LEGv8> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RFandALUwithRTypeSupport, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : RFandALUwithRTypeSupport.ngr
Top Level Output File Name         : RFandALUwithRTypeSupport
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 159

Cell Usage :
# BELS                             : 689
#      GND                         : 1
#      LUT2                        : 69
#      LUT3                        : 194
#      LUT4                        : 280
#      MUXCY                       : 79
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 64
# RAMS                             : 256
#      RAM16X1D                    : 256
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 151
#      IBUF                        : 86
#      OBUF                        : 65
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      474  out of   4656    10%  
 Number of 4 input LUTs:               1055  out of   9312    11%  
    Number used as logic:               543
    Number used as RAMs:                512
 Number of IOs:                         159
 Number of bonded IOBs:                 152  out of    232    65%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 256   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 3.690ns
   Maximum output required time after clock: 15.486ns
   Maximum combinational path delay: 18.741ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 2816 / 2560
-------------------------------------------------------------------------
Offset:              3.690ns (Levels of Logic = 2)
  Source:            RegWrite (PAD)
  Destination:       Lab3a/Mram_RF_ren1 (RAM)
  Destination Clock: clock rising

  Data Path: RegWrite to Lab3a/Mram_RF_ren1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.532  RegWrite_IBUF (RegWrite_IBUF)
     LUT2:I0->O          128   0.612   1.099  write_ctrl (write_ctrl)
     RAM16X1D:WE               0.341          Lab3a/Mram_RF_ren1
    ----------------------------------------
    Total                      3.690ns (2.059ns logic, 1.631ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 25728 / 65
-------------------------------------------------------------------------
Offset:              15.486ns (Levels of Logic = 71)
  Source:            Lab3a/Mram_RF1 (RAM)
  Destination:       Zero (PAD)
  Source Clock:      clock rising

  Data Path: Lab3a/Mram_RF1 to Zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM16X1D:WCLK->DPO    1   1.654   0.426  Lab3a/Mram_RF1 (N263)
     LUT3:I1->O            3   0.612   0.603  inst_LPM_MUX6411 (A<0>)
     LUT3:I0->O            1   0.612   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_lut<0> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<0> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<1> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<2> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<3> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<4> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<5> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<6> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<7> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<8> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<9> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<10> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<11> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<12> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<13> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<14> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<15> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<16> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<17> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<18> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<19> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<20> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<21> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<22> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<23> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<24> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<25> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<26> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<27> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<28> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<29> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<29>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<30> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<30>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<31> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<31>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<32> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<32>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<33> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<33>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<34> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<34>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<35> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<35>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<36> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<36>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<37> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<37>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<38> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<38>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<39> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<39>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<40> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<40>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<41> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<41>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<42> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<42>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<43> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<43>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<44> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<44>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<45> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<45>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<46> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<46>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<47> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<47>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<48> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<48>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<49> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<49>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<50> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<50>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<51> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<51>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<52> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<52>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<53> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<53>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<54> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<54>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<55> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<55>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<56> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<56>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<57> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<57>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<58> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<58>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<59> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<59>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<60> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<60>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<61> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<61>)
     MUXCY:CI->O           0   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<62> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<62>)
     XORCY:CI->O           1   0.699   0.360  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_xor<63> (Lab2/Lab1a/ALU_Result_addsub0000<63>)
     LUT4:I3->O            1   0.612   0.426  Lab2/Lab1a/ALU_Result<63>48 (Lab2/Lab1a/ALU_Result<63>48)
     LUT2:I1->O            2   0.612   0.383  Lab2/Lab1a/ALU_Result<63>57 (ALU_Result_63_OBUF)
     LUT4:I3->O            1   0.612   0.000  Lab2/Lab1a/Mcompar_Zero_lut<15> (Lab2/Lab1a/Mcompar_Zero_lut<15>)
     MUXCY:S->O            1   0.752   0.357  Lab2/Lab1a/Mcompar_Zero_cy<15> (Zero_OBUF)
     OBUF:I->O                 3.169          Zero_OBUF (Zero)
    ----------------------------------------
    Total                     15.486ns (12.931ns logic, 2.555ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 262528 / 65
-------------------------------------------------------------------------
Delay:               18.741ns (Levels of Logic = 75)
  Source:            Opcode<3> (PAD)
  Destination:       Zero (PAD)

  Data Path: Opcode<3> to Zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.106   0.690  Opcode_3_IBUF (Opcode_3_IBUF)
     LUT4:I0->O            1   0.612   0.000  Lab2/Lab2b/ALU_Operation<2>28_F (N1391)
     MUXF5:I0->O           1   0.278   0.426  Lab2/Lab2b/ALU_Operation<2>28 (Lab2/Lab2b/ALU_Operation<2>28)
     LUT2:I1->O          130   0.612   1.102  Lab2/Lab2b/ALU_Operation<2>36 (Lab2/ALU_Operation<2>)
     LUT4:I3->O           65   0.612   1.112  Lab2/Lab1a/ALU_Result_mux00002 (Lab2/Lab1a/ALU_Result_mux0000)
     LUT3:I2->O            1   0.612   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_lut<0> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<0> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<1> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<2> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<3> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<4> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<5> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<6> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<7> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<8> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<9> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<10> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<11> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<12> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<13> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<14> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<15> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<16> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<17> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<18> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<19> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<20> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<21> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<22> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<23> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<24> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<25> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<26> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<27> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<28> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<29> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<29>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<30> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<30>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<31> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<31>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<32> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<32>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<33> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<33>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<34> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<34>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<35> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<35>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<36> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<36>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<37> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<37>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<38> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<38>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<39> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<39>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<40> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<40>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<41> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<41>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<42> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<42>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<43> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<43>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<44> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<44>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<45> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<45>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<46> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<46>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<47> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<47>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<48> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<48>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<49> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<49>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<50> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<50>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<51> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<51>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<52> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<52>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<53> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<53>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<54> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<54>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<55> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<55>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<56> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<56>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<57> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<57>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<58> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<58>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<59> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<59>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<60> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<60>)
     MUXCY:CI->O           1   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<61> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<61>)
     MUXCY:CI->O           0   0.052   0.000  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<62> (Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_cy<62>)
     XORCY:CI->O           1   0.699   0.360  Lab2/Lab1a/Maddsub_ALU_Result_addsub0000_xor<63> (Lab2/Lab1a/ALU_Result_addsub0000<63>)
     LUT4:I3->O            1   0.612   0.426  Lab2/Lab1a/ALU_Result<63>48 (Lab2/Lab1a/ALU_Result<63>48)
     LUT2:I1->O            2   0.612   0.383  Lab2/Lab1a/ALU_Result<63>57 (ALU_Result_63_OBUF)
     LUT4:I3->O            1   0.612   0.000  Lab2/Lab1a/Mcompar_Zero_lut<15> (Lab2/Lab1a/Mcompar_Zero_lut<15>)
     MUXCY:S->O            1   0.752   0.357  Lab2/Lab1a/Mcompar_Zero_cy<15> (Zero_OBUF)
     OBUF:I->O                 3.169          Zero_OBUF (Zero)
    ----------------------------------------
    Total                     18.741ns (13.885ns logic, 4.856ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.10 secs
 
--> 

Total memory usage is 267720 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    3 (   0 filtered)

