0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.ip_user_files/bd/system/ip/system_axi_traffic_gen_0_0/sim/system_axi_traffic_gen_0_0.v,1714552685,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.ip_user_files/bd/system/ip/system_axilite_slave_0_0/sim/system_axilite_slave_0_0.v,,system_axi_traffic_gen_0_0,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.ip_user_files/bd/system/ip/system_axilite_slave_0_0/sim/system_axilite_slave_0_0.v,1714552031,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.ip_user_files/bd/system/ip/system_clk_wiz_0/system_clk_wiz_0_clk_wiz.v,,system_axilite_slave_0_0,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.ip_user_files/bd/system/ip/system_clk_wiz_0/system_clk_wiz_0.v,1714552032,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.ip_user_files/bd/system/ip/system_main_csr_0_0/sim/system_main_csr_0_0.v,,system_clk_wiz_0,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.ip_user_files/bd/system/ip/system_clk_wiz_0/system_clk_wiz_0_clk_wiz.v,1714552032,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.ip_user_files/bd/system/ip/system_clk_wiz_0/system_clk_wiz_0.v,,system_clk_wiz_0_clk_wiz,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.ip_user_files/bd/system/ip/system_fft128_0_0/sim/system_fft128_0_0.v,1714552033,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.ip_user_files/bd/system/ip/system_fft_read_ram_0_0/sim/system_fft_read_ram_0_0.v,,system_fft128_0_0,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.ip_user_files/bd/system/ip/system_fft_read_ram_0_0/sim/system_fft_read_ram_0_0.v,1714552033,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.ip_user_files/bd/system/ip/system_ram_128_0_0/sim/system_ram_128_0_0.v,,system_fft_read_ram_0_0,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.ip_user_files/bd/system/ip/system_fft_write_ram_0_0/sim/system_fft_write_ram_0_0.v,1714552033,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.ip_user_files/bd/system/ip/system_transiter_0_0/sim/system_transiter_0_0.v,,system_fft_write_ram_0_0,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.ip_user_files/bd/system/ip/system_main_csr_0_0/sim/system_main_csr_0_0.v,1714552033,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.ip_user_files/bd/system/ip/system_fft128_0_0/sim/system_fft128_0_0.v,,system_main_csr_0_0,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.ip_user_files/bd/system/ip/system_ram_128_0_0/sim/system_ram_128_0_0.v,1714552033,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.ip_user_files/bd/system/ip/system_ram_128_1_0/sim/system_ram_128_1_0.v,,system_ram_128_0_0,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.ip_user_files/bd/system/ip/system_ram_128_1_0/sim/system_ram_128_1_0.v,1714552033,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.ip_user_files/bd/system/ip/system_fft_write_ram_0_0/sim/system_fft_write_ram_0_0.v,,system_ram_128_1_0,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.ip_user_files/bd/system/ip/system_recevier_0_0/sim/system_recevier_0_0.v,1714552033,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.ip_user_files/bd/system/sim/system.v,,system_recevier_0_0,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.ip_user_files/bd/system/ip/system_transiter_0_0/sim/system_transiter_0_0.v,1714552033,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.ip_user_files/bd/system/ip/system_recevier_0_0/sim/system_recevier_0_0.v,,system_transiter_0_0,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.ip_user_files/bd/system/sim/system.v,1714552684,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/SimpleOpenCLSlave.v,,fft128_imp_1SLPDR;main_controller_imp_QT1XA0;system,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sim_1/new/tb_SimpleOpenCLSlave.v,1714552546,verilog,,,,tb_SimpleOpenCLSlave,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/bd/system/hdl/system_wrapper.v,1714555884,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sim_1/new/tb_SimpleOpenCLSlave.v,,system_wrapper,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/ip/ram128/sim/ram128.v,1714554717,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/ram_128.v,,ram128,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/Butterfly.v,1714358470,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/DelayBuffer.v,,Butterfly,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/DelayBuffer.v,1714358494,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/Multiply.v,,DelayBuffer,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/Multiply.v,1714358529,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/SdfUnit.v,,Multiply,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/SdfUnit.v,1714358391,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/SdfUnit2.v,,SdfUnit,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/SdfUnit2.v,1714358428,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/Twiddle.v,,SdfUnit2,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/SimpleOpenCLSlave.v,1714552318,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/bd/system/hdl/system_wrapper.v,,SimpleOpenCLSlave,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/Twiddle.v,1714358617,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/TwiddleConvert4.v,,Twiddle,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/TwiddleConvert4.v,1714358579,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/TwiddleConvert8.v,,TwiddleConvert4,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/TwiddleConvert8.v,1714358557,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/fft128.v,,TwiddleConvert8,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/axilite_slave.v,1714291932,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/main_csr.v,,axilite_slave,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/config.vh,1714293689,verilog,,,,,,,,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/fft128.v,1714556500,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/fft_read_ram.v,,fft128,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/fft_read_ram.v,1714373482,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/ip/ram128/sim/ram128.v,,fft_read_ram,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/fft_write_ram.v,1714556720,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/transiter.v,,fft_write_ram,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/main_csr.v,1714554094,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/Butterfly.v,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/config.vh,main_csr,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/ram_128.v,1714361904,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/fft_write_ram.v,,ram_128,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/recevier.v,1714551801,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.ip_user_files/bd/system/ip/system_axi_traffic_gen_0_0/sim/system_axi_traffic_gen_0_0.v,,recevier,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/transiter.v,1714554244,verilog,,C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/recevier.v,,transiter,,,../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3;../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog;../../../../SimpleOpenCLSlave.srcs/sources_1/new,,,,,
