v 20010722
P 0 200 300 200 1
{
T 50 250 5 8 1 1 0 0
pin1=3
}
P 0 600 300 600 1
{
T 50 650 5 8 1 1 0 0
pin2=4
}
P 0 1000 300 1000 1
{
T 50 1050 5 8 1 1 0 0
pin3=5
}
L 300 1200 300 0 3 0 0 0 -1 -1
L 300 1200 1300 1200 3 0 0 0 -1 -1
L 1300 0 300 0 3 0 0 0 -1 -1
A 1300 600 600 270 180 3 0 0 0 -1 -1
V 2000 600 100 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 2100 600 2400 600 1
{
T 2150 650 5 8 1 1 0 0
pin3=6
}
T 350 1300 2 10 1 1 0 0
uref=U?
T 2800 0 5 10 0 0 0 0
net=VDD:14
T 2800 200 5 10 0 0 0 0
net=VSS:7
T 2800 400 5 10 0 0 0 0
device=4023
T 2800 600 5 10 0 0 0 0
footprint=None
T 2800 800 5 10 0 0 0 0
numslots=3
T 2800 1000 5 10 0 0 0 0
slot1=3,4,5,6
T 2800 1200 5 10 0 0 0 0
slot2=1,2,8,9
T 2800 1400 5 10 0 0 0 0
slot3=13,12,11,10
T 800 1300 9 10 1 0 0 0
4023
