<root><simulation><result_generated_time />2023-05-17 18:57:20<layer><layer_spec />{'B': 1, 'K': 546, 'C': 1024, 'OY': 10, 'OX': 10, 'IY': 10, 'IX': 10, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />55910400<total_data_size_element />{'W': 559104, 'I': 102400, 'O': 54600}<total_data_reuse />{'W': 100, 'I': 546.0, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_8', 'K_4']}, {'Row': ['C_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [512, 1, 1], 'I': [512, 1, 1], 'O': [4, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 2)]], [[('C', 16), ('K', 2)], [('C', 16)]], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('C', 16), ('OY', 2)]], [], []]<O />[[[('C', 16)], [('C', 16)]], [[('K', 2)], [('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 3), ('K', 7), ('OX', 10), ('OY', 5)], [('K', 13), ('C', 2), ('C', 2)], []]<I />[[('K', 3), ('K', 7), ('OX', 10), ('OY', 5), ('K', 13)], [('C', 2), ('C', 2)], []]<O />[[('K', 3), ('K', 7)], [('OX', 10), ('OY', 5), ('K', 13), ('C', 2), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [2.0, 50, 1, 1], 'I': [2.0, 273.0, 1.0, 1.0], 'O': [256.0, 1, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [168, 4472832, 4472832], 'I': [400, 819200, 819200], 'O': [168, 436800, 436800], 'O_partial': [168, 436800, 0], 'O_final': [0, 0, 436800]}<actual_mem_utilization_individual />{'W': [0.33, 0.13, 0.0], 'I': [0.78, 0.02, 0.0], 'O': [0.33, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.33, 0.17, 0.0], 'I': [0.78, 0.17, 0.0], 'O': [0.33, 0.17, 0.0]}<effective_mem_size_bit />{'W': [168, 344064, 4472832], 'I': [400, 409600, 819200], 'O': [56, 436800, 436800], 'O_partial': [56, 436800, 0], 'O_final': [0, 0, 436800]}<total_unit_count />{'W': [1024, 512, 1, 1], 'I': [1024, 512, 1, 1], 'O': [1024, 4, 1, 1]}<unique_unit_count />{'W': [512, 512, 1, 1], 'I': [512, 512, 1, 1], 'O': [4, 4, 1, 1]}<duplicate_unit_count />{'W': [2.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [256.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[27955200, 559104], [559104, 559104], [559104, 0]]<I />[[1331200, 102400], [102400, 102400], [102400, 0]]<O />[[(163800, 218400), (218400, 163800)], [(163800, 218400), (54600, 0)], [(0, 54600), (0, 0)]]<O_partial />[[(163800, 218400), (218400, 163800)], [(163800, 218400), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (54600, 0)], [(0, 54600), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[3494400, 69888], [8736, 8736], [2184, 0]]<I />[[166400, 12800], [1600, 1600], [400, 0]]<O />[[(20475, 27300), (27300, 20475)], [(2559, 3412), (853, 0)], [(0, 213), (0, 0)]]<O_partial />[([20475, 27300], [27300, 20475]), ([2559, 3412], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [853, 0]), ([0, 213], [0, 0])]</mem_access_count_word><mac_count><active />55910400<idle />0</mac_count></basic_info><energy><total_energy />122227878.5<mem_energy_breakdown><W />[1199.7, 1731.4, 2908.8]<I />[60.6, 317.1, 532.7]<O />[33.5, 676.3, 284.1]</mem_energy_breakdown><MAC_energy><active_MAC />122220134.4<idle_MAC />0.0<total />122220134.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8387<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8387<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />65104<latency_cycle_without_data_loading />54600<ideal_computing_cycle />54600<data_loading><load_cycle_total />10504<load_cycle_individual />{'W': [168, 8736, 0], 'I': [400, 1600, 0]}<load_cycle_combined />{'W': 8736, 'I': 1600}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-54599], [-53397, -44982], [-54600, -54600]], 'I': [[-54599], [-3132, -1950], [-54600, -54600]], 'O': [[-54600], [-46800, -52000], [-53747, -54387]]}<mem_stall_cycle_shared />{'W': [[-54599], [-53397, 0], [0, 0]], 'I': [[-54599], [-3132, 0], [0, 0]], 'O': [[-54600], [-46800, -52000], [-53747, -54387]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [168, 4472832, 4472832], 'I': [400, 819200, 819200], 'O': [168, 436800, 436800], 'O_partial': [168, 436800, 0], 'O_final': [0, 0, 436800]}<data_size_each_level_total />{'W': [86016, 4472832, 4472832], 'I': [204800, 819200, 819200], 'O': [672, 436800, 436800]}<loop_cycles_each_level />{'W': [1050, 54600, 54600], 'I': [13650, 54600, 54600], 'O': [21, 54600, 54600]}<top_ir_loop_size />{'W': [50, 1, 1], 'I': [13, 1, 1], 'O': [1, 4, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [81.9, 81.9], [81.9, 81.9]], 'I': [[8.0, 0.0], [15.0, 15.0], [15.0, 15.0]], 'O': [[8.0, 8.0], [32.0, 8.0], [8.0, 8.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [4096.0, 81.9], [81.9, 81.9]], 'I': [[8.0, 0.4], [195.0, 15.0], [15.0, 15.0]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 8.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [81.9, 81.9], [81.9, 0]], 'I': [[8.0, 0.4], [195.0, 15.0], [15.0, 0]], 'O': [[8.0, 8.0], [32.0, 8.0], [8.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [317.0, 128.9], [96.9, 8.0]], 'I': [[8.0, 0.4], [317.0, 128.9], [96.9, 8.0]], 'O': [[8.0, 8.0], [317.0, 128.9], [96.9, 8.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 54600], [1050, 1050, 52], [54600, 54600, 1]], 'I': [[1, 1, 54600], [1050, 13650, 4], [54600, 54600, 1]], 'O': [[1, 1, 54600], [21, 21, 2600], [54600, 54600, 1]]}<trans_time_real />{'W': [[0, 1, 54600], [[3, 1050, 52], [168, 1050, 52]], [[8736, 54600, 1], [2184, 54600, 1]]], 'I': [[0, 1, 54600], [[6, 13650, 4], [400, 13650, 4]], [[1600, 54600, 1], [400, 54600, 1]]], 'O': [[0, 1, 54600], [[3, 21, 2600], [1, 21, 2600]], [[853, 54600, 1], [213, 54600, 1]]]}<single_stall_cycle />{'W': [[-1], [-1047, -882], [-45864, -52416]], 'I': [[-1], [-1044, -650], [-53000, -54200]], 'O': [[-1], [-18, -20], [-53747, -54387]]}<single_stall_count />{'W': [54599, 51, 0], 'I': [54599, 3, 0], 'O': [54600, 2600, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [853, 0]}, 1: {'W': [8568, 0], 'I': [1200, 0], 'O': [7800, 853]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-54600, -54600], [-53747, -54600]], 1: [[-37032, -54600], [-46800, -53747]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.0<mem_area />121.0<mem_area_percentage />100.0 %</area></results><elapsed_time_second />2</simulation></root>