{"Source Block": ["hdl/library/axi_dmac/request_arb.v@872:882@HdlIdDef", "\t.m_data(dest_fifo_repacked_data)\n);\n\nwire _dest_valid;\nwire _dest_ready;\nwire [C_DMA_DATA_WIDTH_DEST-1:0] _dest_data;\n\naxi_register_slice #(\n\t.DATA_WIDTH(C_DMA_DATA_WIDTH_DEST),\n\t.FORWARD_REGISTERED(C_AXI_SLICE_DEST)\n) i_dest_slice2 (\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@871:881", "\t.m_ready(dest_fifo_repacked_ready),\n\t.m_data(dest_fifo_repacked_data)\n);\n\nwire _dest_valid;\nwire _dest_ready;\nwire [C_DMA_DATA_WIDTH_DEST-1:0] _dest_data;\n\naxi_register_slice #(\n\t.DATA_WIDTH(C_DMA_DATA_WIDTH_DEST),\n\t.FORWARD_REGISTERED(C_AXI_SLICE_DEST)\n"]], "Diff Content": {"Delete": [[877, "wire [C_DMA_DATA_WIDTH_DEST-1:0] _dest_data;\n"]], "Add": [[877, "wire [DMA_DATA_WIDTH_DEST-1:0] _dest_data;\n"]]}}