Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Sun Oct 26 23:24:41 2025


Inputs and Outputs :
+---------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                           
+---------------------------------------------------------------------------------------------------+
| Input      | F:/FPGAbuild/mylibrary/Odyssey-re-/place_route/signal_analyzer_top_pnr.adf          
| Output     | F:/FPGAbuild/mylibrary/Odyssey-re-/generate_netlist/signal_analyzer_top_sim.v       
|            | F:/FPGAbuild/mylibrary/Odyssey-re-/generate_netlist/signal_analyzer_top_sta.sdf     
|            | F:/FPGAbuild/mylibrary/Odyssey-re-/generate_netlist/gnr.db                          
|            | F:/FPGAbuild/mylibrary/Odyssey-re-/generate_netlist/signal_analyzer_top.gnr         
+---------------------------------------------------------------------------------------------------+


Flow Command: gen_netlist 
Peak memory: 1,409 MB
Total CPU time to gen_netlist completion : 0h:0m:16s
Process Total CPU time to gen_netlist completion : 0h:0m:17s
Total real time to gen_netlist completion : 0h:0m:20s
