Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: appsfpga.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "appsfpga.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "appsfpga"
Output Format                      : NGC
Target Device                      : xc5vlx50-1-ff1153

---- Source Options
Top Module Name                    : appsfpga
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"src/rtl" "ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_calib.vhd" in Library work.
Architecture syn of Entity ddr2_phy_calib is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_dqs_iob.vhd" in Library work.
Architecture syn of Entity ddr2_phy_dqs_iob is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_dm_iob.vhd" in Library work.
Architecture syn of Entity ddr2_phy_dm_iob is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_dq_iob.vhd" in Library work.
Architecture syn of Entity ddr2_phy_dq_iob is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_usr_rd.vhd" in Library work.
Architecture syn of Entity ddr2_usr_rd is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_usr_addr_fifo.vhd" in Library work.
Architecture syn of Entity ddr2_usr_addr_fifo is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_usr_wr.vhd" in Library work.
Architecture syn of Entity ddr2_usr_wr is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_write.vhd" in Library work.
Architecture syn of Entity ddr2_phy_write is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_io.vhd" in Library work.
Architecture syn of Entity ddr2_phy_io is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_ctl_io.vhd" in Library work.
Architecture syn of Entity ddr2_phy_ctl_io is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_init.vhd" in Library work.
Architecture syn of Entity ddr2_phy_init is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_top.vhd" in Library work.
Architecture syn of Entity ddr2_phy_top is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_usr_top.vhd" in Library work.
Architecture syn of Entity ddr2_usr_top is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_ctrl.vhd" in Library work.
Architecture syn of Entity ddr2_ctrl is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/usb_dcm.vhd" in Library work.
Architecture behavioral of Entity pll_usb is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/fifo.vhd" in Library work.
Architecture fifo_a of Entity fifo is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/fifo_register.vhd" in Library work.
Architecture fifo_register_a of Entity fifo_register is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/counter_4096.vhd" in Library work.
Architecture behavioral of Entity counter_4096 is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/appsfpga_dmd_types_pkg.vhd" in Library ddc4100.
Architecture appsfpga_dmd_types_pkg of Entity appsfpga_dmd_types_pkg is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/write_counter.vhd" in Library work.
Architecture behavioral of Entity write_counter is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_mem_if_top.vhd" in Library work.
Architecture syn of Entity ddr2_mem_if_top is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/DDR2_2GB_150MHZ_pkg.vhd" in Library ddr2.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/DMD_trigger_control.vhdl" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/DMD_trigger_control.vhdl" is newer than current system time.
Entity <dmd_trigger_control> compiled.
Entity <dmd_trigger_control> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/DMD_control.vhd" in Library work.
Architecture behavioral of Entity dmd_control is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/USB_IO.vhd" in Library work.
Architecture behavioral of Entity usb_io is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/D4100_registers.vhd" in Library work.
Architecture behavioral of Entity d4100_registers is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_e.vhd" in Library work.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/cnts_e.vhd" in Library work.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_chipscope.vhd" in Library work.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_idelay_ctrl.vhd" in Library work.
Architecture syn of Entity ddr2_idelay_ctrl is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_infrastructure.vhd" in Library work.
Architecture syn of Entity ddr2_infrastructure is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_top.vhd" in Library work.
Architecture syn of Entity ddr2_top is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_pgs_e.vhd" in Library work.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_pgq_e.vhd" in Library work.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_pgg_e.vhd" in Library work.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_pgd_e.vhd" in Library work.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_clear_e.vhd" in Library work.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/appsfpga_io_e.vhd" in Library work.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/PLL_400.vhd" in Library work.
Architecture behavioral of Entity pll_400 is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/PLL_mem_150.vhd" in Library work.
Architecture behavioral of Entity pll_mem is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/ddr_lvds_io_ea.vhd" in Library work.
Architecture behavioral of Entity ddr_lvds_io is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/ddr_se_io_ea.vhd" in Library work.
Architecture behavioral of Entity ddr_se_io is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/appsfpga_e.vhd" in Library work.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/ICON.vhd" in Library work.
Architecture icon_a of Entity icon is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/vio_sys.vhd" in Library work.
Architecture vio_sys_a of Entity vio_sys is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/vio_mem.vhd" in Library work.
Architecture vio_mem_a of Entity vio_mem is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/appscore.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/appscore.vhd" is newer than current system time.
Architecture behavioral of Entity appscore is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/appsfpga_load4_a.vhd" in Library work.
Architecture behavioral of Entity appsfpga is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/appsfpga_io_400_a.vhd" in Library work.
Architecture behavioral of Entity appsfpga_io is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/cnts_a_1and0clks.vhd" in Library work.
Architecture behavioral of Entity cnts is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" in Library work.
Architecture behavioral of Entity pgen is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_clear_a.vhd" in Library work.
Architecture behavioral of Entity pgen_clear is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_pgd_a.vhd" in Library work.
Architecture behavioral of Entity pgen_pgd is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_pgg_a.vhd" in Library work.
Architecture behavioral of Entity pgen_pgg is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_pgq_a.vhd" in Library work.
Architecture behavioral of Entity pgen_pgq is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_pgs_a.vhd" in Library work.
Architecture behavioral of Entity pgen_pgs is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/read_fifo.vhd" in Library work.
Architecture read_fifo_a of Entity read_fifo is up to date.
Compiling vhdl file "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/mig_top.vhd" in Library work.
Architecture arc_mem_interface_top of Entity mig_top is up to date.
Compiling verilog file "src/rtl/MEM_IO_Verilog.v" in library work
Module <MEM_IO_Verilog> compiled
No errors in compilation
Analysis of file <"appsfpga.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <appsfpga> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <appsfpga_io> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <appscore> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PLL_400> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pll_mem> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ddr_lvds_io> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ddr_se_io> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DMD_trigger_control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DMD_control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <USB_IO> in library <work> (architecture <behavioral>).

Analyzing hierarchy for module <MEM_IO_Verilog> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	APPDATA_WIDTH = "00000000000000000000000010000000"
	BANK_WIDTH = "00000000000000000000000000000011"
	BURST_LEN = "00000000000000000000000000000100"
	BURST_TYPE = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000011"
	CKE_WIDTH = "00000000000000000000000000000010"
	CLK_PERIOD = "00000000000000000001101000001010"
	CLK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000001"
	CS_NUM = "00000000000000000000000000000010"
	CS_WIDTH = "00000000000000000000000000000010"
	DEBUG_EN = "00000000000000000000000000000000"
	DM_WIDTH = "00000000000000000000000000001000"
	DQS_BITS = "00000000000000000000000000000011"
	DQS_WIDTH = "00000000000000000000000000001000"
	DQ_BITS = "00000000000000000000000000000110"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000001000000"
	ECC_ENABLE = "00000000000000000000000000000000"
	HIGH_PERFORMANCE_MODE = "TRUE"
	MULTI_BANK_EN = "00000000000000000000000000000001"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000010"
	PHASE_NUM = "00010"
	PHASE_SIZE = "001"
	READ = "001"
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001110"
	RST_ACT_LOW = "00000000000000000000000000000001"
	S0 = "000"
	S1 = "001"
	S2 = "010"
	SIM_ONLY = "00000000000000000000000000000000"
	TRAS = "00000000000000001001110001000000"
	TRCD = "00000000000000000011101010011000"
	TREFI_NS = "00000000000000000001111001111000"
	TRFC = "00000000000000011111001000001100"
	TRP = "00000000000000000011101010011000"
	TRTP = "00000000000000000001110101001100"
	TWO_T_TIME_EN = "00000000000000000000000000000001"
	TWR = "00000000000000000011101010011000"
	TWTR = "00000000000000000001110101001100"
	WRITE = "000"

Analyzing hierarchy for entity <D4100_registers> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pgen> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cnts> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <write_counter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counter_4096> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PLL_USB> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mig_top> in library <work> (architecture <arc_mem_interface_top>) with generics.
	ADDITIVE_LAT = 0
	APPDATA_WIDTH = 128
	BANK_WIDTH = 3
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 2
	CLK_PERIOD = 6666
	CLK_WIDTH = 2
	COL_WIDTH = 10
	CS_BITS = 1
	CS_NUM = 2
	CS_WIDTH = 2
	DEBUG_EN = 0
	DM_WIDTH = 8
	DQS_BITS = 3
	DQS_WIDTH = 8
	DQ_BITS = 6
	DQ_PER_DQS = 8
	DQ_WIDTH = 64
	ECC_ENABLE = 0
	HIGH_PERFORMANCE_MODE = true
	MULTI_BANK_EN = 1
	ODT_TYPE = 1
	ODT_WIDTH = 2
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 14
	RST_ACT_LOW = 1
	SIM_ONLY = 0
	TRAS = 40000
	TRCD = 15000
	TREFI_NS = 7800
	TRFC = 127500
	TRP = 15000
	TRTP = 7500
	TWO_T_TIME_EN = 1
	TWR = 15000
	TWTR = 7500

Analyzing hierarchy for entity <pgen_clear> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pgen_pgs> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pgen_pgd> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pgen_pgg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pgen_pgq> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ddr2_idelay_ctrl> in library <work> (architecture <syn>) with generics.
	IODELAY_GRP = "IODELAY_MIG"

Analyzing hierarchy for entity <ddr2_infrastructure> in library <work> (architecture <syn>) with generics.
	RST_ACT_LOW = 1

Analyzing hierarchy for entity <ddr2_top> in library <work> (architecture <syn>) with generics.
	ADDITIVE_LAT = 0
	APPDATA_WIDTH = 128
	BANK_WIDTH = 3
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 2
	CLK_PERIOD = 6666
	CLK_WIDTH = 2
	COL_WIDTH = 10
	CS_BITS = 1
	CS_NUM = 2
	CS_WIDTH = 2
	DEBUG_EN = 0
	DM_WIDTH = 8
	DQS_BITS = 3
	DQS_WIDTH = 8
	DQ_BITS = 6
	DQ_PER_DQS = 8
	DQ_WIDTH = 64
	ECC_ENABLE = 0
	FPGA_SPEED_GRADE = 1
	HIGH_PERFORMANCE_MODE = true
	IODELAY_GRP = "IODELAY_MIG"
	MULTI_BANK_EN = 1
	ODT_TYPE = 1
	ODT_WIDTH = 2
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 14
	SIM_ONLY = 0
	TRAS = 40000
	TRCD = 15000
	TREFI_NS = 7800
	TRFC = 127500
	TRP = 15000
	TRTP = 7500
	TWO_T_TIME_EN = 1
	TWR = 15000
	TWTR = 7500
	USE_DM_PORT = 1

Analyzing hierarchy for entity <ddr2_mem_if_top> in library <work> (architecture <syn>) with generics.
	ADDITIVE_LAT = 0
	APPDATA_WIDTH = 128
	BANK_WIDTH = 3
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 2
	CLK_PERIOD = 6666
	CLK_WIDTH = 2
	COL_WIDTH = 10
	CS_BITS = 1
	CS_NUM = 2
	CS_WIDTH = 2
	DDR_TYPE = 1
	DEBUG_EN = 0
	DM_WIDTH = 8
	DQS_BITS = 3
	DQS_WIDTH = 8
	DQ_BITS = 6
	DQ_PER_DQS = 8
	DQ_WIDTH = 64
	ECC_ENABLE = 0
	FPGA_SPEED_GRADE = 1
	HIGH_PERFORMANCE_MODE = true
	IODELAY_GRP = "IODELAY_MIG"
	MULTI_BANK_EN = 1
	ODT_TYPE = 1
	ODT_WIDTH = 2
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 14
	SIM_ONLY = 0
	TRAS = 40000
	TRCD = 15000
	TREFI_NS = 7800
	TRFC = 127500
	TRP = 15000
	TRTP = 7500
	TWO_T_TIME_EN = 1
	TWR = 15000
	TWTR = 7500
	USE_DM_PORT = 1

Analyzing hierarchy for entity <ddr2_phy_top> in library <work> (architecture <syn>) with generics.
	ADDITIVE_LAT = 0
	BANK_WIDTH = 3
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 2
	CLK_PERIOD = 6666
	CLK_WIDTH = 2
	COL_WIDTH = 10
	CS_BITS = 1
	CS_NUM = 2
	CS_WIDTH = 2
	DDR_TYPE = 1
	DEBUG_EN = 0
	DM_WIDTH = 8
	DQS_BITS = 3
	DQS_WIDTH = 8
	DQ_BITS = 6
	DQ_PER_DQS = 8
	DQ_WIDTH = 64
	ECC_ENABLE = 0
	FPGA_SPEED_GRADE = 1
	HIGH_PERFORMANCE_MODE = true
	IODELAY_GRP = "IODELAY_MIG"
	ODT_TYPE = 1
	ODT_WIDTH = 2
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 14
	SIM_ONLY = 0
	TWO_T_TIME_EN = 1
	TWR = 15000
	USE_DM_PORT = 1

Analyzing hierarchy for entity <ddr2_usr_top> in library <work> (architecture <syn>) with generics.
	APPDATA_WIDTH = 128
	BANK_WIDTH = 3
	COL_WIDTH = 10
	CS_BITS = 1
	DQS_WIDTH = 8
	DQ_PER_DQS = 8
	DQ_WIDTH = 64
	ECC_ENABLE = 0
	ROW_WIDTH = 14

Analyzing hierarchy for entity <ddr2_ctrl> in library <work> (architecture <syn>) with generics.
	ADDITIVE_LAT = 0
	BANK_WIDTH = 3
	BURST_LEN = 4
	CAS_LAT = 3
	CLK_PERIOD = 6666
	COL_WIDTH = 10
	CS_BITS = 1
	CS_NUM = 2
	DDR_TYPE = 1
	ECC_ENABLE = 0
	MULTI_BANK_EN = 1
	REG_ENABLE = 0
	ROW_WIDTH = 14
	TRAS = 40000
	TRCD = 15000
	TREFI_NS = 7800
	TRFC = 127500
	TRP = 15000
	TRRD = 10000
	TRTP = 7500
	TWO_T_TIME_EN = 1
	TWR = 15000
	TWTR = 7500

Analyzing hierarchy for entity <ddr2_phy_write> in library <work> (architecture <syn>) with generics.
	ADDITIVE_LAT = 0
	CAS_LAT = 3
	CS_NUM = 2
	DDR_TYPE = 1
	DQ_WIDTH = 64
	ECC_ENABLE = 0
	ODT_TYPE = 1
	REG_ENABLE = 0

Analyzing hierarchy for entity <ddr2_phy_io> in library <work> (architecture <syn>) with generics.
	ADDITIVE_LAT = 0
	CAS_LAT = 3
	CLK_PERIOD = 6666
	CLK_WIDTH = 2
	DDR_TYPE = 1
	DEBUG_EN = 0
	DM_WIDTH = 8
	DQS_BITS = 3
	DQS_WIDTH = 8
	DQ_BITS = 6
	DQ_PER_DQS = 8
	DQ_WIDTH = 64
	FPGA_SPEED_GRADE = 1
	HIGH_PERFORMANCE_MODE = true
	IODELAY_GRP = "IODELAY_MIG"
	ODT_WIDTH = 2
	REG_ENABLE = 0
	SIM_ONLY = 0
	USE_DM_PORT = 1

Analyzing hierarchy for entity <ddr2_phy_ctl_io> in library <work> (architecture <syn>) with generics.
	BANK_WIDTH = 3
	CKE_WIDTH = 2
	COL_WIDTH = 10
	CS_NUM = 2
	CS_WIDTH = 2
	DDR_TYPE = 1
	ODT_WIDTH = 2
	ROW_WIDTH = 14
	TWO_T_TIME_EN = 1

Analyzing hierarchy for entity <ddr2_phy_init> in library <work> (architecture <syn>) with generics.
	ADDITIVE_LAT = 0
	BANK_WIDTH = 3
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 2
	CLK_PERIOD = 6666
	COL_WIDTH = 10
	CS_BITS = 1
	CS_NUM = 2
	DDR_TYPE = 1
	DQ_WIDTH = 64
	ODT_TYPE = 1
	ODT_WIDTH = 2
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 14
	SIM_ONLY = 0
	TWO_T_TIME_EN = 1
	TWR = 15000

Analyzing hierarchy for entity <ddr2_usr_rd> in library <work> (architecture <syn>) with generics.
	APPDATA_WIDTH = 128
	DQS_WIDTH = 8
	DQ_PER_DQS = 8
	ECC_ENABLE = 0

Analyzing hierarchy for entity <ddr2_usr_addr_fifo> in library <work> (architecture <syn>) with generics.
	BANK_WIDTH = 3
	COL_WIDTH = 10
	CS_BITS = 1
	ROW_WIDTH = 14

Analyzing hierarchy for entity <ddr2_usr_wr> in library <work> (architecture <syn>) with generics.
	APPDATA_WIDTH = 128
	BANK_WIDTH = 3
	COL_WIDTH = 10
	CS_BITS = 1
	DQ_WIDTH = 64
	ECC_ENABLE = 0
	ROW_WIDTH = 14

Analyzing hierarchy for entity <ddr2_phy_calib> in library <work> (architecture <syn>) with generics.
	ADDITIVE_LAT = 0
	CAS_LAT = 3
	CLK_PERIOD = 6666
	DEBUG_EN = 0
	DQS_BITS = 3
	DQS_WIDTH = 8
	DQ_BITS = 6
	DQ_PER_DQS = 8
	DQ_WIDTH = 64
	REG_ENABLE = 0
	SIM_ONLY = 0

Analyzing hierarchy for entity <ddr2_phy_dqs_iob> in library <work> (architecture <syn>) with generics.
	DDR_TYPE = 1
	HIGH_PERFORMANCE_MODE = true
	IODELAY_GRP = "IODELAY_MIG"

Analyzing hierarchy for entity <ddr2_phy_dm_iob> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <ddr2_phy_dq_iob> in library <work> (architecture <syn>) with generics.
	FPGA_SPEED_GRADE = 1
	HIGH_PERFORMANCE_MODE = true
	IODELAY_GRP = "IODELAY_MIG"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <appsfpga> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/appsfpga_load4_a.vhd" line 333: Instantiating black box module <ICON>.
WARNING:Xst:2211 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/appsfpga_load4_a.vhd" line 338: Instantiating black box module <vio_sys>.
WARNING:Xst:2211 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/appsfpga_load4_a.vhd" line 345: Instantiating black box module <vio_mem>.
Entity <appsfpga> analyzed. Unit <appsfpga> generated.

Analyzing Entity <appsfpga_io> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <appsfpga_io_STEP_VCC_enbl_q> in unit <appsfpga_io> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <appsfpga_io> analyzed. Unit <appsfpga_io> generated.

Analyzing Entity <PLL_400> in library <work> (Architecture <behavioral>).
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKFBOUT_MULT =  8" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKFBOUT_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKIN1_PERIOD =  20.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKIN2_PERIOD =  10.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKOUT0_DIVIDE =  2" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKOUT0_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKOUT1_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKOUT1_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKOUT2_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKOUT2_PHASE =  180.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKOUT3_DIVIDE =  8" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKOUT3_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKOUT4_DIVIDE =  8" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKOUT4_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKOUT5_DIVIDE =  8" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLKOUT5_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "CLK_FEEDBACK =  CLKFBOUT" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "COMPENSATION =  SYSTEM_SYNCHRONOUS" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "EN_REL =  FALSE" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "REF_JITTER =  0.0050000000000000" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <PLL_ADV_INST> in unit <PLL_400>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <PLL_ADV_INST> in unit <PLL_400>.
Entity <PLL_400> analyzed. Unit <PLL_400> generated.

Analyzing Entity <pll_mem> in library <work> (Architecture <behavioral>).
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKFBOUT_MULT =  12" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKFBOUT_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKIN1_PERIOD =  20.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKIN2_PERIOD =  10.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKOUT0_DIVIDE =  8" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKOUT0_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKOUT1_DIVIDE =  4" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKOUT1_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKOUT2_DIVIDE =  4" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKOUT2_PHASE =  90.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKOUT3_DIVIDE =  3" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKOUT3_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKOUT4_DIVIDE =  8" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKOUT4_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKOUT5_DIVIDE =  8" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLKOUT5_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "CLK_FEEDBACK =  CLKFBOUT" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "COMPENSATION =  SYSTEM_SYNCHRONOUS" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "EN_REL =  FALSE" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "REF_JITTER =  0.0050000000000000" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <PLL_ADV_INST> in unit <pll_mem>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <PLL_ADV_INST> in unit <pll_mem>.
Entity <pll_mem> analyzed. Unit <pll_mem> generated.

Analyzing Entity <ddr_lvds_io> in library <work> (Architecture <behavioral>).
    Set user-defined property "DATA_RATE_OQ =  DDR" for instance <OSERDES_TX_DATA_d> in unit <ddr_lvds_io>.
    Set user-defined property "DATA_RATE_TQ =  DDR" for instance <OSERDES_TX_DATA_d> in unit <ddr_lvds_io>.
    Set user-defined property "DATA_WIDTH =  4" for instance <OSERDES_TX_DATA_d> in unit <ddr_lvds_io>.
    Set user-defined property "INIT_OQ =  0" for instance <OSERDES_TX_DATA_d> in unit <ddr_lvds_io>.
    Set user-defined property "INIT_TQ =  0" for instance <OSERDES_TX_DATA_d> in unit <ddr_lvds_io>.
    Set user-defined property "SERDES_MODE =  MASTER" for instance <OSERDES_TX_DATA_d> in unit <ddr_lvds_io>.
    Set user-defined property "SRVAL_OQ =  0" for instance <OSERDES_TX_DATA_d> in unit <ddr_lvds_io>.
    Set user-defined property "SRVAL_TQ =  0" for instance <OSERDES_TX_DATA_d> in unit <ddr_lvds_io>.
    Set user-defined property "TRISTATE_WIDTH =  4" for instance <OSERDES_TX_DATA_d> in unit <ddr_lvds_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <obuftds_inst_dvalid> in unit <ddr_lvds_io>.
    Set user-defined property "IOSTANDARD =  LVDS_25" for instance <obuftds_inst_dvalid> in unit <ddr_lvds_io>.
    Set user-defined property "SLEW =  SLOW" for instance <obuftds_inst_dvalid> in unit <ddr_lvds_io>.
Entity <ddr_lvds_io> analyzed. Unit <ddr_lvds_io> generated.

Analyzing Entity <ddr_se_io> in library <work> (Architecture <behavioral>).
    Set user-defined property "DATA_RATE_OQ =  DDR" for instance <OSERDES_TX_DATA_d> in unit <ddr_se_io>.
    Set user-defined property "DATA_RATE_TQ =  DDR" for instance <OSERDES_TX_DATA_d> in unit <ddr_se_io>.
    Set user-defined property "DATA_WIDTH =  4" for instance <OSERDES_TX_DATA_d> in unit <ddr_se_io>.
    Set user-defined property "INIT_OQ =  0" for instance <OSERDES_TX_DATA_d> in unit <ddr_se_io>.
    Set user-defined property "INIT_TQ =  0" for instance <OSERDES_TX_DATA_d> in unit <ddr_se_io>.
    Set user-defined property "SERDES_MODE =  MASTER" for instance <OSERDES_TX_DATA_d> in unit <ddr_se_io>.
    Set user-defined property "SRVAL_OQ =  0" for instance <OSERDES_TX_DATA_d> in unit <ddr_se_io>.
    Set user-defined property "SRVAL_TQ =  0" for instance <OSERDES_TX_DATA_d> in unit <ddr_se_io>.
    Set user-defined property "TRISTATE_WIDTH =  4" for instance <OSERDES_TX_DATA_d> in unit <ddr_se_io>.
Entity <ddr_se_io> analyzed. Unit <ddr_se_io> generated.

Analyzing Entity <appscore> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/appscore.vhd" line 843: Unconnected output port 'DMD_step_vcc' of component 'D4100_registers'.
Entity <appscore> analyzed. Unit <appscore> generated.

Analyzing Entity <DMD_trigger_control> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/DMD_trigger_control.vhdl" line 191: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <phased_num>
WARNING:Xst:819 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/DMD_trigger_control.vhdl" line 214: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <update_mode>, <assign_type>, <phased_num>, <phased_rowad>
WARNING:Xst:819 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/DMD_trigger_control.vhdl" line 347: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <phased>, <block_clear>, <phased_num>
WARNING:Xst:819 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/DMD_trigger_control.vhdl" line 559: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <row_count>
INFO:Xst:2679 - Register <dmd_cd> in unit <DMD_trigger_control> has a constant value of 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 during circuit operation. The register is replaced by logic.
Entity <DMD_trigger_control> analyzed. Unit <DMD_trigger_control> generated.

Analyzing Entity <write_counter> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/write_counter.vhd" line 53: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <counter_reset>
WARNING:Xst:819 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/write_counter.vhd" line 71: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <counter_reset>
Entity <write_counter> analyzed. Unit <write_counter> generated.

Analyzing Entity <DMD_control> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <row_write_pos_count> in unit <DMD_control> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <DMD_control> analyzed. Unit <DMD_control> generated.

Analyzing Entity <counter_4096> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/counter_4096.vhd" line 60: Mux is complete : default of case is discarded
Entity <counter_4096> analyzed. Unit <counter_4096> generated.

Analyzing Entity <USB_IO> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/USB_IO.vhd" line 198: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <update_mode>
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IF_SIM_NOT.DATA_loop[0].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "DRIVE =  12" for instance <IF_SIM_NOT.DATA_loop[0].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IF_SIM_NOT.DATA_loop[0].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IF_SIM_NOT.DATA_loop[0].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IF_SIM_NOT.DATA_loop[0].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IF_SIM_NOT.DATA_loop[0].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "SLEW =  SLOW" for instance <IF_SIM_NOT.DATA_loop[0].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IF_SIM_NOT.DATA_loop[1].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "DRIVE =  12" for instance <IF_SIM_NOT.DATA_loop[1].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IF_SIM_NOT.DATA_loop[1].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IF_SIM_NOT.DATA_loop[1].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IF_SIM_NOT.DATA_loop[1].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IF_SIM_NOT.DATA_loop[1].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "SLEW =  SLOW" for instance <IF_SIM_NOT.DATA_loop[1].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IF_SIM_NOT.DATA_loop[2].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "DRIVE =  12" for instance <IF_SIM_NOT.DATA_loop[2].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IF_SIM_NOT.DATA_loop[2].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IF_SIM_NOT.DATA_loop[2].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IF_SIM_NOT.DATA_loop[2].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IF_SIM_NOT.DATA_loop[2].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "SLEW =  SLOW" for instance <IF_SIM_NOT.DATA_loop[2].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IF_SIM_NOT.DATA_loop[3].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "DRIVE =  12" for instance <IF_SIM_NOT.DATA_loop[3].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IF_SIM_NOT.DATA_loop[3].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IF_SIM_NOT.DATA_loop[3].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IF_SIM_NOT.DATA_loop[3].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IF_SIM_NOT.DATA_loop[3].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "SLEW =  SLOW" for instance <IF_SIM_NOT.DATA_loop[3].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IF_SIM_NOT.DATA_loop[4].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "DRIVE =  12" for instance <IF_SIM_NOT.DATA_loop[4].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IF_SIM_NOT.DATA_loop[4].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IF_SIM_NOT.DATA_loop[4].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IF_SIM_NOT.DATA_loop[4].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IF_SIM_NOT.DATA_loop[4].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "SLEW =  SLOW" for instance <IF_SIM_NOT.DATA_loop[4].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IF_SIM_NOT.DATA_loop[5].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "DRIVE =  12" for instance <IF_SIM_NOT.DATA_loop[5].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IF_SIM_NOT.DATA_loop[5].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IF_SIM_NOT.DATA_loop[5].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IF_SIM_NOT.DATA_loop[5].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IF_SIM_NOT.DATA_loop[5].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "SLEW =  SLOW" for instance <IF_SIM_NOT.DATA_loop[5].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IF_SIM_NOT.DATA_loop[6].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "DRIVE =  12" for instance <IF_SIM_NOT.DATA_loop[6].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IF_SIM_NOT.DATA_loop[6].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IF_SIM_NOT.DATA_loop[6].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IF_SIM_NOT.DATA_loop[6].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IF_SIM_NOT.DATA_loop[6].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "SLEW =  SLOW" for instance <IF_SIM_NOT.DATA_loop[6].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IF_SIM_NOT.DATA_loop[7].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "DRIVE =  12" for instance <IF_SIM_NOT.DATA_loop[7].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IF_SIM_NOT.DATA_loop[7].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IF_SIM_NOT.DATA_loop[7].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IF_SIM_NOT.DATA_loop[7].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IF_SIM_NOT.DATA_loop[7].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "SLEW =  SLOW" for instance <IF_SIM_NOT.DATA_loop[7].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IF_SIM_NOT.DATA_loop[8].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "DRIVE =  12" for instance <IF_SIM_NOT.DATA_loop[8].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IF_SIM_NOT.DATA_loop[8].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IF_SIM_NOT.DATA_loop[8].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IF_SIM_NOT.DATA_loop[8].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IF_SIM_NOT.DATA_loop[8].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "SLEW =  SLOW" for instance <IF_SIM_NOT.DATA_loop[8].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IF_SIM_NOT.DATA_loop[9].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "DRIVE =  12" for instance <IF_SIM_NOT.DATA_loop[9].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IF_SIM_NOT.DATA_loop[9].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IF_SIM_NOT.DATA_loop[9].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IF_SIM_NOT.DATA_loop[9].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IF_SIM_NOT.DATA_loop[9].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "SLEW =  SLOW" for instance <IF_SIM_NOT.DATA_loop[9].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IF_SIM_NOT.DATA_loop[10].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "DRIVE =  12" for instance <IF_SIM_NOT.DATA_loop[10].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IF_SIM_NOT.DATA_loop[10].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IF_SIM_NOT.DATA_loop[10].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IF_SIM_NOT.DATA_loop[10].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IF_SIM_NOT.DATA_loop[10].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "SLEW =  SLOW" for instance <IF_SIM_NOT.DATA_loop[10].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IF_SIM_NOT.DATA_loop[11].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "DRIVE =  12" for instance <IF_SIM_NOT.DATA_loop[11].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IF_SIM_NOT.DATA_loop[11].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IF_SIM_NOT.DATA_loop[11].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IF_SIM_NOT.DATA_loop[11].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IF_SIM_NOT.DATA_loop[11].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "SLEW =  SLOW" for instance <IF_SIM_NOT.DATA_loop[11].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IF_SIM_NOT.DATA_loop[12].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "DRIVE =  12" for instance <IF_SIM_NOT.DATA_loop[12].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IF_SIM_NOT.DATA_loop[12].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IF_SIM_NOT.DATA_loop[12].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IF_SIM_NOT.DATA_loop[12].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IF_SIM_NOT.DATA_loop[12].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "SLEW =  SLOW" for instance <IF_SIM_NOT.DATA_loop[12].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IF_SIM_NOT.DATA_loop[13].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "DRIVE =  12" for instance <IF_SIM_NOT.DATA_loop[13].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IF_SIM_NOT.DATA_loop[13].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IF_SIM_NOT.DATA_loop[13].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IF_SIM_NOT.DATA_loop[13].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IF_SIM_NOT.DATA_loop[13].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "SLEW =  SLOW" for instance <IF_SIM_NOT.DATA_loop[13].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IF_SIM_NOT.DATA_loop[14].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "DRIVE =  12" for instance <IF_SIM_NOT.DATA_loop[14].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IF_SIM_NOT.DATA_loop[14].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IF_SIM_NOT.DATA_loop[14].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IF_SIM_NOT.DATA_loop[14].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IF_SIM_NOT.DATA_loop[14].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "SLEW =  SLOW" for instance <IF_SIM_NOT.DATA_loop[14].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IF_SIM_NOT.DATA_loop[15].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "DRIVE =  12" for instance <IF_SIM_NOT.DATA_loop[15].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IF_SIM_NOT.DATA_loop[15].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IF_SIM_NOT.DATA_loop[15].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IF_SIM_NOT.DATA_loop[15].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IF_SIM_NOT.DATA_loop[15].IOBUF_inst> in unit <USB_IO>.
    Set user-defined property "SLEW =  SLOW" for instance <IF_SIM_NOT.DATA_loop[15].IOBUF_inst> in unit <USB_IO>.
WARNING:Xst:753 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/USB_IO.vhd" line 254: Unconnected output port 'CLKOUT2_OUT' of component 'PLL_USB'.
WARNING:Xst:753 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/USB_IO.vhd" line 274: Unconnected output port 'empty' of component 'FIFO_RCV2'.
WARNING:Xst:753 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/USB_IO.vhd" line 274: Unconnected output port 'full' of component 'FIFO_RCV2'.
WARNING:Xst:2211 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/USB_IO.vhd" line 274: Instantiating black box module <FIFO_RCV2>.
WARNING:Xst:2211 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/USB_IO.vhd" line 301: Instantiating black box module <fifo>.
WARNING:Xst:2211 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/USB_IO.vhd" line 441: Instantiating black box module <fifo_register>.
WARNING:Xst:2211 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/USB_IO.vhd" line 455: Instantiating black box module <fifo_register>.
INFO:Xst:2679 - Register <dmd_1080p_connected_1q> in unit <USB_IO> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dmd_1080p_connected_2q> in unit <USB_IO> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <USB_IO> analyzed. Unit <USB_IO> generated.

Analyzing Entity <PLL_USB> in library <work> (Architecture <behavioral>).
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKFBOUT_MULT =  10" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKFBOUT_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKIN1_PERIOD =  20.8329999999999984" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKIN2_PERIOD =  10.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKOUT0_DIVIDE =  10" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKOUT0_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKOUT1_DIVIDE =  10" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKOUT1_PHASE =  180.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKOUT2_DIVIDE =  10" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKOUT2_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKOUT3_DIVIDE =  8" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKOUT3_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKOUT4_DIVIDE =  8" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKOUT4_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKOUT5_DIVIDE =  8" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLKOUT5_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "CLK_FEEDBACK =  CLKFBOUT" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "COMPENSATION =  SYSTEM_SYNCHRONOUS" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "EN_REL =  FALSE" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "REF_JITTER =  0.0050000000000000" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <PLL_ADV_INST> in unit <PLL_USB>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <PLL_ADV_INST> in unit <PLL_USB>.
Entity <PLL_USB> analyzed. Unit <PLL_USB> generated.

Analyzing module <MEM_IO_Verilog> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	APPDATA_WIDTH = 32'sb00000000000000000000000010000000
	BANK_WIDTH = 32'sb00000000000000000000000000000011
	BURST_LEN = 32'sb00000000000000000000000000000100
	BURST_TYPE = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000011
	CKE_WIDTH = 32'sb00000000000000000000000000000010
	CLK_PERIOD = 32'sb00000000000000000001101000001010
	CLK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000001
	CS_NUM = 32'sb00000000000000000000000000000010
	CS_WIDTH = 32'sb00000000000000000000000000000010
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DM_WIDTH = 32'sb00000000000000000000000000001000
	DQS_BITS = 32'sb00000000000000000000000000000011
	DQS_WIDTH = 32'sb00000000000000000000000000001000
	DQ_BITS = 32'sb00000000000000000000000000000110
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	HIGH_PERFORMANCE_MODE = "TRUE"
	MULTI_BANK_EN = 32'sb00000000000000000000000000000001
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000010
	PHASE_NUM = 5'b00010
	PHASE_SIZE = 3'b001
	READ = 3'b001
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001110
	RST_ACT_LOW = 32'sb00000000000000000000000000000001
	S0 = 3'b000
	S1 = 3'b001
	S2 = 3'b010
	SIM_ONLY = 32'sb00000000000000000000000000000000
	TRAS = 32'sb00000000000000001001110001000000
	TRCD = 32'sb00000000000000000011101010011000
	TREFI_NS = 32'sb00000000000000000001111001111000
	TRFC = 32'sb00000000000000011111001000001100
	TRP = 32'sb00000000000000000011101010011000
	TRTP = 32'sb00000000000000000001110101001100
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000001
	TWR = 32'sb00000000000000000011101010011000
	TWTR = 32'sb00000000000000000001110101001100
	WRITE = 3'b000
Module <MEM_IO_Verilog> is correct for synthesis.
 
Analyzing generic Entity <mig_top> in library <work> (Architecture <arc_mem_interface_top>).
	ADDITIVE_LAT = 0
	APPDATA_WIDTH = 128
	BANK_WIDTH = 3
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 2
	CLK_PERIOD = 6666
	CLK_WIDTH = 2
	COL_WIDTH = 10
	CS_BITS = 1
	CS_NUM = 2
	CS_WIDTH = 2
	DEBUG_EN = 0
	DM_WIDTH = 8
	DQS_BITS = 3
	DQS_WIDTH = 8
	DQ_BITS = 6
	DQ_PER_DQS = 8
	DQ_WIDTH = 64
	ECC_ENABLE = 0
	HIGH_PERFORMANCE_MODE = true
	MULTI_BANK_EN = 1
	ODT_TYPE = 1
	ODT_WIDTH = 2
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 14
	RST_ACT_LOW = 1
	SIM_ONLY = 0
	TRAS = 40000
	TRCD = 15000
	TREFI_NS = 7800
	TRFC = 127500
	TRP = 15000
	TRTP = 7500
	TWO_T_TIME_EN = 1
	TWR = 15000
	TWTR = 7500
WARNING:Xst:753 - "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/mig_top.vhd" line 446: Unconnected output port 'rd_ecc_error' of component 'ddr2_top'.
Entity <mig_top> analyzed. Unit <mig_top> generated.

Analyzing generic Entity <ddr2_idelay_ctrl> in library <work> (Architecture <syn>).
	IODELAY_GRP = "IODELAY_MIG"
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <u_idelayctrl> in unit <ddr2_idelay_ctrl>.
Entity <ddr2_idelay_ctrl> analyzed. Unit <ddr2_idelay_ctrl> generated.

Analyzing generic Entity <ddr2_infrastructure> in library <work> (Architecture <syn>).
	RST_ACT_LOW = 1
    Set property "max_fanout = 10" for signal <rst0_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst0_sync_r>.
    Set property "max_fanout = 10" for signal <rst200_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst200_sync_r>.
    Set property "max_fanout = 10" for signal <rst90_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst90_sync_r>.
    Set property "max_fanout = 10" for signal <rstdiv0_sync_r>.
    Set property "syn_maxfan = 10" for signal <rstdiv0_sync_r>.
Entity <ddr2_infrastructure> analyzed. Unit <ddr2_infrastructure> generated.

Analyzing generic Entity <ddr2_top> in library <work> (Architecture <syn>).
	ADDITIVE_LAT = 0
	APPDATA_WIDTH = 128
	BANK_WIDTH = 3
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 2
	CLK_PERIOD = 6666
	CLK_WIDTH = 2
	COL_WIDTH = 10
	CS_BITS = 1
	CS_NUM = 2
	CS_WIDTH = 2
	DEBUG_EN = 0
	DM_WIDTH = 8
	DQS_BITS = 3
	DQS_WIDTH = 8
	DQ_BITS = 6
	DQ_PER_DQS = 8
	DQ_WIDTH = 64
	ECC_ENABLE = 0
	FPGA_SPEED_GRADE = 1
	HIGH_PERFORMANCE_MODE = true
	IODELAY_GRP = "IODELAY_MIG"
	MULTI_BANK_EN = 1
	ODT_TYPE = 1
	ODT_WIDTH = 2
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 14
	SIM_ONLY = 0
	TRAS = 40000
	TRCD = 15000
	TREFI_NS = 7800
	TRFC = 127500
	TRP = 15000
	TRTP = 7500
	TWO_T_TIME_EN = 1
	TWR = 15000
	TWTR = 7500
	USE_DM_PORT = 1
Entity <ddr2_top> analyzed. Unit <ddr2_top> generated.

Analyzing generic Entity <ddr2_mem_if_top> in library <work> (Architecture <syn>).
	ADDITIVE_LAT = 0
	APPDATA_WIDTH = 128
	BANK_WIDTH = 3
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 2
	CLK_PERIOD = 6666
	CLK_WIDTH = 2
	COL_WIDTH = 10
	CS_BITS = 1
	CS_NUM = 2
	CS_WIDTH = 2
	DDR_TYPE = 1
	DEBUG_EN = 0
	DM_WIDTH = 8
	DQS_BITS = 3
	DQS_WIDTH = 8
	DQ_BITS = 6
	DQ_PER_DQS = 8
	DQ_WIDTH = 64
	ECC_ENABLE = 0
	FPGA_SPEED_GRADE = 1
	HIGH_PERFORMANCE_MODE = true
	IODELAY_GRP = "IODELAY_MIG"
	MULTI_BANK_EN = 1
	ODT_TYPE = 1
	ODT_WIDTH = 2
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 14
	SIM_ONLY = 0
	TRAS = 40000
	TRCD = 15000
	TREFI_NS = 7800
	TRFC = 127500
	TRP = 15000
	TRTP = 7500
	TWO_T_TIME_EN = 1
	TWR = 15000
	TWTR = 7500
	USE_DM_PORT = 1
Entity <ddr2_mem_if_top> analyzed. Unit <ddr2_mem_if_top> generated.

Analyzing generic Entity <ddr2_phy_top> in library <work> (Architecture <syn>).
	ADDITIVE_LAT = 0
	BANK_WIDTH = 3
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 2
	CLK_PERIOD = 6666
	CLK_WIDTH = 2
	COL_WIDTH = 10
	CS_BITS = 1
	CS_NUM = 2
	CS_WIDTH = 2
	DDR_TYPE = 1
	DEBUG_EN = 0
	DM_WIDTH = 8
	DQS_BITS = 3
	DQS_WIDTH = 8
	DQ_BITS = 6
	DQ_PER_DQS = 8
	DQ_WIDTH = 64
	ECC_ENABLE = 0
	FPGA_SPEED_GRADE = 1
	HIGH_PERFORMANCE_MODE = true
	IODELAY_GRP = "IODELAY_MIG"
	ODT_TYPE = 1
	ODT_WIDTH = 2
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 14
	SIM_ONLY = 0
	TWO_T_TIME_EN = 1
	TWR = 15000
	USE_DM_PORT = 1
Entity <ddr2_phy_top> analyzed. Unit <ddr2_phy_top> generated.

Analyzing generic Entity <ddr2_phy_write> in library <work> (Architecture <syn>).
	ADDITIVE_LAT = 0
	CAS_LAT = 3
	CS_NUM = 2
	DDR_TYPE = 1
	DQ_WIDTH = 64
	ECC_ENABLE = 0
	ODT_TYPE = 1
	REG_ENABLE = 0
    Set property "syn_maxfan = 10" for signal <rst90_r>.
Entity <ddr2_phy_write> analyzed. Unit <ddr2_phy_write> generated.

Analyzing generic Entity <ddr2_phy_io> in library <work> (Architecture <syn>).
	ADDITIVE_LAT = 0
	CAS_LAT = 3
	CLK_PERIOD = 6666
	CLK_WIDTH = 2
	DDR_TYPE = 1
	DEBUG_EN = 0
	DM_WIDTH = 8
	DQS_BITS = 3
	DQS_WIDTH = 8
	DQ_BITS = 6
	DQ_PER_DQS = 8
	DQ_WIDTH = 64
	FPGA_SPEED_GRADE = 1
	HIGH_PERFORMANCE_MODE = true
	IODELAY_GRP = "IODELAY_MIG"
	ODT_WIDTH = 2
	REG_ENABLE = 0
	SIM_ONLY = 0
	USE_DM_PORT = 1
    Set user-defined property "KEEP =  true" for signal <en_dqs>.
    Set property "syn_keep = TRUE" for signal <en_dqs>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_ck[0].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "INIT =  0" for instance <gen_ck[0].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_ck[0].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ck[0].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ck[0].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_ck[0].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_ck[1].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "INIT =  0" for instance <gen_ck[1].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_ck[1].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ck[1].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ck[1].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_ck[1].u_obuf_ck_i> in unit <ddr2_phy_io>.
Entity <ddr2_phy_io> analyzed. Unit <ddr2_phy_io> generated.

Analyzing generic Entity <ddr2_phy_calib> in library <work> (Architecture <syn>).
	ADDITIVE_LAT = 0
	CAS_LAT = 3
	CLK_PERIOD = 6666
	DEBUG_EN = 0
	DQS_BITS = 3
	DQS_WIDTH = 8
	DQ_BITS = 6
	DQ_PER_DQS = 8
	DQ_WIDTH = 64
	REG_ENABLE = 0
	SIM_ONLY = 0
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[0].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[1].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[2].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[3].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[4].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[5].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[6].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[7].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[0].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[1].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[2].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[3].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[4].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <u_calib_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <u_calib_rden_srl_out_r> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[0].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[1].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[2].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[3].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[4].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[5].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[6].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[7].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[8].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[9].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[10].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[11].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[12].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[13].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[14].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[15].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[16].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[17].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[18].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[19].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[20].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[21].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[22].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[23].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[24].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[25].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[26].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[27].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[28].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[29].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[30].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[31].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[32].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[33].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[34].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[35].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[36].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[37].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[38].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[39].u_ff_rden_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[0].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[0].u_calib_rden_r> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[1].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[1].u_calib_rden_r> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[2].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[2].u_calib_rden_r> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[3].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[3].u_calib_rden_r> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[4].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[4].u_calib_rden_r> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[5].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[5].u_calib_rden_r> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[6].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[6].u_calib_rden_r> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[7].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[7].u_calib_rden_r> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[0].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[1].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[2].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[3].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[4].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[5].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[6].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[7].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[8].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[9].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[10].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[11].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[12].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[13].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[14].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[15].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[16].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[17].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[18].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[19].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[20].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[21].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[22].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[23].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[24].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[25].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[26].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[27].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[28].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[29].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[30].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[31].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[32].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[33].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[34].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[35].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[36].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[37].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[38].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[39].u_ff_gate_dly> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[0].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[0].u_en_dqs_ff> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[1].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[1].u_en_dqs_ff> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[2].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[2].u_en_dqs_ff> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[3].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[3].u_en_dqs_ff> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[4].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[4].u_en_dqs_ff> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[5].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[5].u_en_dqs_ff> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[6].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[6].u_en_dqs_ff> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[7].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[7].u_en_dqs_ff> in unit <ddr2_phy_calib>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
INFO:Xst:2679 - Register <calib_err<0>> in unit <ddr2_phy_calib> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <calib_err<1>> in unit <ddr2_phy_calib> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <ddr2_phy_calib> analyzed. Unit <ddr2_phy_calib> generated.

Analyzing generic Entity <ddr2_phy_dqs_iob> in library <work> (Architecture <syn>).
	DDR_TYPE = 1
	HIGH_PERFORMANCE_MODE = true
	IODELAY_GRP = "IODELAY_MIG"
    Set user-defined property "S =  TRUE" for signal <dqs_oe_n_r>.
    Set property "syn_keep = TRUE" for signal <dqs_oe_n_r>.
    Set property "max_fanout = 1" for signal <dqs_rst_n_r>.
    Set property "syn_maxfan = 1" for signal <dqs_rst_n_r>.
    Set property "equivalent_register_removal = no" for signal <dqs_rst_n_r>.
    Set property "syn_preserve = TRUE" for signal <dqs_rst_n_r>.
    Set property "syn_keep = TRUE" for signal <dqs_rst_n_r>.
WARNING:Xst:2211 - "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_dqs_iob.vhd" line 185: Instantiating black box module <IODELAY>.
    Set user-defined property "DELAY_SRC =  I" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
WARNING:Xst:2211 - "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_dqs_iob.vhd" line 228: Instantiating black box module <IODELAY>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "INIT =  0" for instance <u_iddr_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IOB =  force" for instance <u_iddr_dq_ce> in unit <ddr2_phy_dqs_iob>.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <u_oddr_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "INIT =  1" for instance <u_tri_state_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IOB =  force" for instance <u_tri_state_dqs> in unit <ddr2_phy_dqs_iob>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
Entity <ddr2_phy_dqs_iob> analyzed. Unit <ddr2_phy_dqs_iob> generated.

Analyzing Entity <ddr2_phy_dm_iob> in library <work> (Architecture <syn>).
    Set user-defined property "INIT =  0" for instance <u_dm_ce> in unit <ddr2_phy_dm_iob>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_oddr_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <u_obuf_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "DRIVE =  12" for instance <u_obuf_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <u_obuf_dm> in unit <ddr2_phy_dm_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <u_obuf_dm> in unit <ddr2_phy_dm_iob>.
Entity <ddr2_phy_dm_iob> analyzed. Unit <ddr2_phy_dm_iob> generated.

Analyzing generic Entity <ddr2_phy_dq_iob> in library <work> (Architecture <syn>).
	FPGA_SPEED_GRADE = 1
	HIGH_PERFORMANCE_MODE = true
	IODELAY_GRP = "IODELAY_MIG"
    Set user-defined property "XIL_PAR_DELAY =  0 ps" for signal <stg2b_out_fall>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg2b_out_fall>.
    Set property "syn_keep = TRUE" for signal <stg2b_out_fall>.
    Set user-defined property "KEEP =  TRUE" for signal <stg2b_out_fall> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  0 ps" for signal <stg2b_out_rise>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg2b_out_rise>.
    Set property "syn_keep = TRUE" for signal <stg2b_out_rise>.
    Set user-defined property "KEEP =  TRUE" for signal <stg2b_out_rise> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  515 ps" for signal <stg1_out_rise_sg3>.
    Set user-defined property "XIL_PAR_SKEW =  55 ps" for signal <stg1_out_rise_sg3>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_rise_sg3>.
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_sg3>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_sg3> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  515 ps" for signal <stg1_out_fall_sg3>.
    Set user-defined property "XIL_PAR_SKEW =  55 ps" for signal <stg1_out_fall_sg3>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_fall_sg3>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_sg3>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_sg3> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  575 ps" for signal <stg1_out_rise_sg2>.
    Set user-defined property "XIL_PAR_SKEW =  65 ps" for signal <stg1_out_rise_sg2>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_rise_sg2>.
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_sg2>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_sg2> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  575 ps" for signal <stg1_out_fall_sg2>.
    Set user-defined property "XIL_PAR_SKEW =  65 ps" for signal <stg1_out_fall_sg2>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_fall_sg2>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_sg2>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_sg2> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  650 ps" for signal <stg1_out_rise_sg1>.
    Set user-defined property "XIL_PAR_SKEW =  70 ps" for signal <stg1_out_rise_sg1>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_rise_sg1>.
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_sg1>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_sg1> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  650 ps" for signal <stg1_out_fall_sg1>.
    Set user-defined property "XIL_PAR_SKEW =  70 ps" for signal <stg1_out_fall_sg1>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_fall_sg1>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_sg1>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_sg1> (previous value was "KEEP soft").
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "DRIVE =  12" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_oddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_tri_state_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <u_tri_state_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IOB =  force" for instance <u_tri_state_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <u_tri_state_dq> in unit <ddr2_phy_dq_iob>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_dq_iob.vhd" line 338: Instantiating black box module <IODELAY>.
    Set user-defined property "DELAY_SRC =  I" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <gen_stg2_sg1.u_iddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT_Q1 =  0" for instance <gen_stg2_sg1.u_iddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT_Q2 =  0" for instance <gen_stg2_sg1.u_iddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_stg2_sg1.u_iddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg2a_fall> in unit <ddr2_phy_dq_iob>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg2a_rise> in unit <ddr2_phy_dq_iob>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg3b_fall> in unit <ddr2_phy_dq_iob>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg3b_rise> in unit <ddr2_phy_dq_iob>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg2b_fall> in unit <ddr2_phy_dq_iob>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg2b_rise> in unit <ddr2_phy_dq_iob>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
Entity <ddr2_phy_dq_iob> analyzed. Unit <ddr2_phy_dq_iob> generated.

Analyzing generic Entity <ddr2_phy_ctl_io> in library <work> (Architecture <syn>).
	BANK_WIDTH = 3
	CKE_WIDTH = 2
	COL_WIDTH = 10
	CS_NUM = 2
	CS_WIDTH = 2
	DDR_TYPE = 1
	ODT_WIDTH = 2
	ROW_WIDTH = 14
	TWO_T_TIME_EN = 1
    Set user-defined property "INIT =  0" for instance <u_ff_ras_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <u_ff_ras_n> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <u_ff_cas_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <u_ff_cas_n> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <u_ff_we_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <u_ff_we_n> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_cke[0].u_ff_cke> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_cke[0].u_ff_cke> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "S =  TRUE" for instance <gen_cke[0].u_ff_cke> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_cke[1].u_ff_cke> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_cke[1].u_ff_cke> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "S =  TRUE" for instance <gen_cke[1].u_ff_cke> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_cs_n[0].gen_cs_two_t_0.u_ff_cs_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_cs_n[0].gen_cs_two_t_0.u_ff_cs_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "S =  TRUE" for instance <gen_cs_n[0].gen_cs_two_t_0.u_ff_cs_n> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_cs_n[1].gen_cs_two_t_0.u_ff_cs_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_cs_n[1].gen_cs_two_t_0.u_ff_cs_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "S =  TRUE" for instance <gen_cs_n[1].gen_cs_two_t_0.u_ff_cs_n> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[0].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_addr[0].u_ff_addr> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[1].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_addr[1].u_ff_addr> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[2].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_addr[2].u_ff_addr> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[3].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_addr[3].u_ff_addr> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[4].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_addr[4].u_ff_addr> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[5].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_addr[5].u_ff_addr> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[6].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_addr[6].u_ff_addr> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[7].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_addr[7].u_ff_addr> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[8].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_addr[8].u_ff_addr> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[9].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_addr[9].u_ff_addr> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[10].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_addr[10].u_ff_addr> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[11].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_addr[11].u_ff_addr> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[12].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_addr[12].u_ff_addr> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[13].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_addr[13].u_ff_addr> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_ba[0].u_ff_ba> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_ba[0].u_ff_ba> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_ba[1].u_ff_ba> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_ba[1].u_ff_ba> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_ba[2].u_ff_ba> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_ba[2].u_ff_ba> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "S =  TRUE" for instance <gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_odt_ddr2_ddr3.gen_odt[1].u_ff_odt> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  force" for instance <gen_odt_ddr2_ddr3.gen_odt[1].u_ff_odt> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "S =  TRUE" for instance <gen_odt_ddr2_ddr3.gen_odt[1].u_ff_odt> in unit <ddr2_phy_ctl_io>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
Entity <ddr2_phy_ctl_io> analyzed. Unit <ddr2_phy_ctl_io> generated.

Analyzing generic Entity <ddr2_phy_init> in library <work> (Architecture <syn>).
	ADDITIVE_LAT = 0
	BANK_WIDTH = 3
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 2
	CLK_PERIOD = 6666
	COL_WIDTH = 10
	CS_BITS = 1
	CS_NUM = 2
	DDR_TYPE = 1
	DQ_WIDTH = 64
	ODT_TYPE = 1
	ODT_WIDTH = 2
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 14
	SIM_ONLY = 0
	TWO_T_TIME_EN = 1
	TWR = 15000
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_init.vhd" line 813: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_init.vhd" line 817: Index value(s) does not match array range, simulation mismatch.
    Set user-defined property "INIT =  0" for instance <u_ff_phy_init_data_sel> in unit <ddr2_phy_init>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
WARNING:Xst:819 - "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_init.vhd" line 1043: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <cal4_started_r>
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_init.vhd" line 1443: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_init.vhd" line 1443: Index value(s) does not match array range, simulation mismatch.
Entity <ddr2_phy_init> analyzed. Unit <ddr2_phy_init> generated.

Analyzing generic Entity <ddr2_usr_top> in library <work> (Architecture <syn>).
	APPDATA_WIDTH = 128
	BANK_WIDTH = 3
	COL_WIDTH = 10
	CS_BITS = 1
	DQS_WIDTH = 8
	DQ_PER_DQS = 8
	DQ_WIDTH = 64
	ECC_ENABLE = 0
	ROW_WIDTH = 14
Entity <ddr2_usr_top> analyzed. Unit <ddr2_usr_top> generated.

Analyzing generic Entity <ddr2_usr_rd> in library <work> (Architecture <syn>).
	APPDATA_WIDTH = 128
	DQS_WIDTH = 8
	DQ_PER_DQS = 8
	ECC_ENABLE = 0
    Set property "syn_preserve = TRUE" for signal <rden_sel_r>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[0].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[1].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[2].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[3].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[4].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[5].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[6].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[7].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
Entity <ddr2_usr_rd> analyzed. Unit <ddr2_usr_rd> generated.

Analyzing generic Entity <ddr2_usr_addr_fifo> in library <work> (Architecture <syn>).
	BANK_WIDTH = 3
	COL_WIDTH = 10
	CS_BITS = 1
	ROW_WIDTH = 14
    Set user-defined property "ALMOST_EMPTY_OFFSET =  0007" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "ALMOST_FULL_OFFSET =  000F" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "DATA_WIDTH =  36" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "DO_REG =  1" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "EN_SYN =  TRUE" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
Entity <ddr2_usr_addr_fifo> analyzed. Unit <ddr2_usr_addr_fifo> generated.

Analyzing generic Entity <ddr2_usr_wr> in library <work> (Architecture <syn>).
	APPDATA_WIDTH = 128
	BANK_WIDTH = 3
	COL_WIDTH = 10
	CS_BITS = 1
	DQ_WIDTH = 64
	ECC_ENABLE = 0
	ROW_WIDTH = 14
    Set user-defined property "ALMOST_EMPTY_OFFSET =  007" for instance <gen_no_ecc.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "ALMOST_FULL_OFFSET =  00F" for instance <gen_no_ecc.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "DO_REG =  1" for instance <gen_no_ecc.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_ECC_READ =  FALSE" for instance <gen_no_ecc.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_ECC_WRITE =  FALSE" for instance <gen_no_ecc.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_SYN =  FALSE" for instance <gen_no_ecc.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <gen_no_ecc.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <gen_no_ecc.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "ALMOST_EMPTY_OFFSET =  007" for instance <gen_no_ecc.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "ALMOST_FULL_OFFSET =  00F" for instance <gen_no_ecc.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "DO_REG =  1" for instance <gen_no_ecc.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_ECC_READ =  FALSE" for instance <gen_no_ecc.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_ECC_WRITE =  FALSE" for instance <gen_no_ecc.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_SYN =  FALSE" for instance <gen_no_ecc.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <gen_no_ecc.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <gen_no_ecc.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
Entity <ddr2_usr_wr> analyzed. Unit <ddr2_usr_wr> generated.

Analyzing generic Entity <ddr2_ctrl> in library <work> (Architecture <syn>).
	ADDITIVE_LAT = 0
	BANK_WIDTH = 3
	BURST_LEN = 4
	CAS_LAT = 3
	CLK_PERIOD = 6666
	COL_WIDTH = 10
	CS_BITS = 1
	CS_NUM = 2
	DDR_TYPE = 1
	ECC_ENABLE = 0
	MULTI_BANK_EN = 1
	REG_ENABLE = 0
	ROW_WIDTH = 14
	TRAS = 40000
	TRCD = 15000
	TREFI_NS = 7800
	TRFC = 127500
	TRP = 15000
	TRRD = 10000
	TRTP = 7500
	TWO_T_TIME_EN = 1
	TWR = 15000
	TWTR = 7500
    Set property "equivalent_register_removal = no" for signal <rst_r>.
    Set property "syn_preserve = TRUE" for signal <rst_r>.
    Set property "shreg_extract = no" for signal <rst_r>.
    Set property "shreg_extract = no" for signal <rst_r1>.
    Set property "syn_maxfan = 10" for signal <rst_r1>.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_ctrl.vhd" line 1496: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:2679 - Register <wrburst_ok_r> in unit <ddr2_ctrl> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rdburst_ok_r> in unit <ddr2_ctrl> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <ddr2_ctrl> analyzed. Unit <ddr2_ctrl> generated.

Analyzing Entity <D4100_registers> in library <work> (Architecture <behavioral>).
Entity <D4100_registers> analyzed. Unit <D4100_registers> generated.

Analyzing Entity <pgen> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 806: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 807: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 811: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_a> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd" line 812: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <dmd_line_b> may be accessed with an index that does not cover the full array size.
Entity <pgen> analyzed. Unit <pgen> generated.

Analyzing Entity <pgen_clear> in library <work> (Architecture <behavioral>).
Entity <pgen_clear> analyzed. Unit <pgen_clear> generated.

Analyzing Entity <pgen_pgs> in library <work> (Architecture <behavioral>).
Entity <pgen_pgs> analyzed. Unit <pgen_pgs> generated.

Analyzing Entity <pgen_pgd> in library <work> (Architecture <behavioral>).
Entity <pgen_pgd> analyzed. Unit <pgen_pgd> generated.

Analyzing Entity <pgen_pgg> in library <work> (Architecture <behavioral>).
Entity <pgen_pgg> analyzed. Unit <pgen_pgg> generated.

Analyzing Entity <pgen_pgq> in library <work> (Architecture <behavioral>).
Entity <pgen_pgq> analyzed. Unit <pgen_pgq> generated.

Analyzing Entity <cnts> in library <work> (Architecture <behavioral>).
Entity <cnts> analyzed. Unit <cnts> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <usb_data_in_count> in unit <USB_IO> has a constant value of 0000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <fifo_cd_wen> in unit <USB_IO> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <app_wdf_mask_data> in unit <MEM_IO_Verilog> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rd_cd_fifo_wren> in unit <MEM_IO_Verilog> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <D4100_registers>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/D4100_registers.vhd".
WARNING:Xst:646 - Signal <global_reset> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dmd_write_block_3q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dmd_write_block_2q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <block_reset> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <active_block_mem> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <reg_read_data>.
    Found 4-bit register for signal <DMD_blk_ad_1>.
    Found 2-bit register for signal <DMD_blk_md_1>.
    Found 1-bit register for signal <DMD_comp_data_1>.
    Found 1-bit register for signal <DMD_ext_reset_1>.
    Found 1-bit register for signal <DMD_ext_reset_1q>.
    Found 1-bit register for signal <DMD_ns_flip_1>.
    Found 1-bit register for signal <DMD_pwr_float_1>.
    Found 11-bit register for signal <DMD_row_ad_1>.
    Found 2-bit register for signal <DMD_row_md_1>.
    Found 16-bit register for signal <DMD_RowLoads_1>.
    Found 1-bit register for signal <DMD_rst2blkz_1>.
    Found 1-bit register for signal <DMD_step_vcc_1>.
    Found 1-bit register for signal <DMD_wdt_1>.
    Found 1-bit register for signal <dmd_write_block_1>.
    Found 1-bit register for signal <dmd_write_block_1q>.
    Found 16-bit register for signal <echo>.
    Found 1-bit register for signal <fifo_reset_1>.
    Found 1-bit register for signal <fifo_reset_1q>.
    Found 1-bit register for signal <gpio_external_reset_1q>.
    Found 3-bit register for signal <gpio_out_1>.
    Found 1-bit register for signal <GPIO_reset_complete_1>.
    Found 1-bit register for signal <GPIO_reset_complete_1q>.
    Found 1-bit register for signal <GPIO_reset_complete_f>.
    Found 8-bit comparator greater for signal <GPIO_reset_complete_f$cmp_gt0000> created at line 316.
    Found 1-bit register for signal <load4_1>.
    Found 15-bit register for signal <num_patterns_1>.
    Found 1-bit register for signal <pat_force_1>.
    Found 3-bit register for signal <pattern_sel_1>.
    Found 8-bit down counter for signal <reset_complete_count>.
    Found 1-bit register for signal <ResetComplete>.
    Found 1-bit register for signal <sw_en_1>.
    Found 8-bit register for signal <sw_override_val_1>.
    Found 1-bit register for signal <tpg_en_1>.
    Found 3-bit register for signal <update_mode_1>.
    Summary:
	inferred   1 Counter(s).
	inferred  88 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <D4100_registers> synthesized.


Synthesizing Unit <cnts>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/cnts_a_1and0clks.vhd".
WARNING:Xst:646 - Signal <pattern_cnten1q> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <cnts_active_cnten_q>.
    Found 5-bit register for signal <cnts_active_cnt_q>.
    Found 5-bit register for signal <active_clks>.
    Found 5-bit register for signal <active_cnt>.
    Found 5-bit adder for signal <active_cnt$addsub0000> created at line 82.
    Found 1-bit register for signal <active_cnten>.
    Found 1-bit register for signal <appsfpga_io_cnthalt_qq>.
    Found 5-bit comparator equal for signal <appsfpga_io_cnthalt_qq$cmp_eq0001> created at line 120.
    Found 27-bit up counter for signal <pattern_cnt>.
    Found 1-bit register for signal <pattern_cnten>.
    Found 4-bit register for signal <reset_del_q>.
    Summary:
	inferred   1 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <cnts> synthesized.


Synthesizing Unit <write_counter>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/write_counter.vhd".
    Found 5-bit register for signal <active_clks>.
    Found 5-bit up counter for signal <active_cnt>.
    Found 5-bit comparator equal for signal <active_cnt$cmp_eq0000> created at line 59.
    Found 11-bit up counter for signal <cnts_row_pos_cnt_1>.
    Found 11-bit comparator equal for signal <cnts_row_pos_cnt_1$cmp_eq0000> created at line 77.
    Summary:
	inferred   2 Counter(s).
	inferred   2 Comparator(s).
Unit <write_counter> synthesized.


Synthesizing Unit <counter_4096>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/counter_4096.vhd".
    Found 12-bit up counter for signal <counter_value_int>.
    Summary:
	inferred   1 Counter(s).
Unit <counter_4096> synthesized.


Synthesizing Unit <ddr2_infrastructure>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_infrastructure.vhd".
WARNING:Xst:1780 - Signal <sys_clk_ibufg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 25-bit register for signal <rst0_sync_r>.
    Found 25-bit register for signal <rst200_sync_r>.
    Found 25-bit register for signal <rst90_sync_r>.
    Found 12-bit register for signal <rstdiv0_sync_r>.
    Summary:
	inferred  87 D-type flip-flop(s).
Unit <ddr2_infrastructure> synthesized.


Synthesizing Unit <ddr2_ctrl>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_ctrl.vhd".
WARNING:Xst:1780 - Signal <sb_open_add_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <no_precharge_wait_r> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <no_precharge_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_af_rden_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cs_change_sticky_r> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bank_hit_r1<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <af_addr_r3<30:28>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state_r>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 62                                             |
    | Inputs             | 19                                             |
    | Outputs            | 13                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst_r1                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | ctrl_idle                                      |
    | Power Up State     | ctrl_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <state_r1>.
    Found 1-bit register for signal <ctrl_rden>.
    Found 1-bit register for signal <ctrl_wren>.
    Found 18-bit register for signal <act_addr_r>.
    Found 31-bit register for signal <af_addr_r1>.
    Found 31-bit register for signal <af_addr_r2>.
    Found 31-bit register for signal <af_addr_r3>.
    Found 3-bit register for signal <af_cmd_r1>.
    Found 3-bit register for signal <af_cmd_r2>.
    Found 1-bit register for signal <af_valid_r>.
    Found 1-bit register for signal <af_valid_r1>.
    Found 1-bit register for signal <af_valid_r2>.
    Found 2-bit up counter for signal <auto_cnt_r>.
    Found 1-bit register for signal <auto_ref_r>.
    Found 72-bit register for signal <bank_cmp_addr_r>.
    Found 1-bit register for signal <bank_conflict_r>.
    Found 4-bit comparator equal for signal <bank_hit_0$cmp_eq0000> created at line 634.
    Found 4-bit comparator equal for signal <bank_hit_1$cmp_eq0000> created at line 634.
    Found 4-bit comparator equal for signal <bank_hit_2$cmp_eq0000> created at line 634.
    Found 4-bit comparator equal for signal <bank_hit_3$cmp_eq0000> created at line 634.
    Found 4-bit register for signal <bank_hit_r>.
    Found 4-bit register for signal <bank_hit_r1>.
    Found 4-bit register for signal <bank_valid_r>.
    Found 1-bit register for signal <conflict_detect_r>.
    Found 1-bit register for signal <conflict_resolved_r>.
    Found 18-bit comparator equal for signal <conflict_resolved_r$cmp_eq0000> created at line 612.
    Found 1-bit register for signal <cs_change_r>.
    Found 1-bit xor2 for signal <cs_change_r$xor0000> created at line 566.
    Found 1-bit register for signal <ctrl_af_rden_r>.
    Found 14-bit register for signal <ddr_addr_r>.
    Found 3-bit register for signal <ddr_ba_r>.
    Found 1-bit register for signal <ddr_cas_n_r>.
    Found 2-bit register for signal <ddr_cs_n_r>.
    Found 1-bit register for signal <ddr_ras_n_r>.
    Found 1-bit register for signal <ddr_we_n_r>.
    Found 1-bit register for signal <phy_init_done_r>.
    Found 5-bit register for signal <precharge_ok_cnt_r>.
    Found 5-bit comparator lessequal for signal <precharge_ok_cnt_r$cmp_le0000> created at line 988.
    Found 5-bit comparator less for signal <precharge_ok_cnt_r$cmp_lt0000> created at line 982.
    Found 5-bit subtractor for signal <precharge_ok_cnt_r$share0000>.
    Found 1-bit register for signal <precharge_ok_r>.
    Found 5-bit comparator lessequal for signal <precharge_ok_r$cmp_le0000> created at line 1005.
    Found 5-bit down counter for signal <ras_cnt_r>.
    Found 1-bit register for signal <rcd_cnt_ok_r>.
    Found 4-bit comparator lessequal for signal <rcd_cnt_ok_r$cmp_le0000> created at line 924.
    Found 4-bit down counter for signal <rcd_cnt_r>.
    Found 1-bit register for signal <rd_af_flag_r>.
    Found 1-bit register for signal <rd_flag_r>.
    Found 5-bit down counter for signal <rd_to_wr_cnt_r>.
    Found 1-bit register for signal <rd_to_wr_ok_r>.
    Found 5-bit comparator lessequal for signal <rd_to_wr_ok_r$cmp_le0000> created at line 1056.
    Found 3-bit down counter for signal <rdburst_cnt_r>.
    Found 3-bit comparator greatequal for signal <rdburst_cnt_r$cmp_ge0000> created at line 801.
    Found 1-bit register for signal <rdburst_rden_ok_r>.
    Found 1-bit register for signal <ref_flag_r>.
    Found 1-bit register for signal <refi_cnt_ok_r>.
    Found 12-bit up counter for signal <refi_cnt_r>.
    Found 8-bit down counter for signal <rfc_cnt_r>.
    Found 1-bit register for signal <rfc_ok_r>.
    Found 8-bit comparator lessequal for signal <rfc_ok_r$cmp_le0000> created at line 901.
    Found 4-bit register for signal <row_conflict_r>.
    Found 14-bit comparator not equal for signal <row_miss_0$cmp_ne0000> created at line 643.
    Found 14-bit comparator not equal for signal <row_miss_1$cmp_ne0000> created at line 643.
    Found 14-bit comparator not equal for signal <row_miss_2$cmp_ne0000> created at line 643.
    Found 14-bit comparator not equal for signal <row_miss_3$cmp_ne0000> created at line 643.
    Found 1-bit register for signal <rp_cnt_ok_r>.
    Found 4-bit comparator lessequal for signal <rp_cnt_ok_r$cmp_le0000> created at line 878.
    Found 4-bit down counter for signal <rp_cnt_r>.
    Found 1-bit register for signal <rst_r>.
    Found 1-bit register for signal <rst_r1>.
    Found 1-bit register for signal <sm_rden_r>.
    Found 2-bit comparator less for signal <state_r$cmp_lt0000> created at line 1207.
    Found 12-bit register for signal <state_r1>.
    Found 1-bit register for signal <trrd_cnt_ok_r>.
    Found 3-bit comparator lessequal for signal <trrd_cnt_ok_r$cmp_le0000> created at line 947.
    Found 3-bit down counter for signal <trrd_cnt_r>.
    Found 3-bit register for signal <two_t_enable_r>.
    Found 2-bit register for signal <two_t_enable_r1>.
    Found 1-bit register for signal <wr_flag_r>.
    Found 5-bit down counter for signal <wr_to_rd_cnt_r>.
    Found 1-bit register for signal <wr_to_rd_ok_r>.
    Found 5-bit comparator lessequal for signal <wr_to_rd_ok_r$cmp_le0000> created at line 1031.
    Found 3-bit down counter for signal <wrburst_cnt_r>.
    Found 3-bit comparator greatequal for signal <wrburst_cnt_r$cmp_ge0000> created at line 751.
    Found 1-bit register for signal <wrburst_wren_ok_r>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  11 Counter(s).
	inferred 278 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  21 Comparator(s).
Unit <ddr2_ctrl> synthesized.


Synthesizing Unit <ddr2_phy_write>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_write.vhd".
WARNING:Xst:646 - Signal <wr_stages<10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wdf_mask_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wdf_ecc_mask> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ecc_dm_error_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ecc_dm_error_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <init_data_f<12>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<16>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<20>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<24>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<28>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<32>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<36>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<40>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<44>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<48>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<4>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<52>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<56>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<60>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<8>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<11>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<13>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<14>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<15>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<17>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<18>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<19>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<1>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<21>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<22>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<23>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<25>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<26>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<27>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<29>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<2>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<30>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<31>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<33>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<34>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<35>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<37>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<38>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<39>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<3>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<41>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<42>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<43>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<45>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<46>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<47>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<49>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<50>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<51>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<53>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<54>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<55>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<57>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<58>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<59>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<5>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<61>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<62>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<63>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<6>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<7>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<9>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_r<12>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<16>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<20>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<24>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<28>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<32>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<36>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<40>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<44>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<48>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<4>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<52>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<56>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<60>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<8>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<11>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<13>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<14>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<15>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<17>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<18>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<19>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<1>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<21>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<22>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<23>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<25>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<26>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<27>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<29>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<2>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<30>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<31>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<33>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<34>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<35>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<37>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<38>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<39>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<3>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<41>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<42>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<43>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<45>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<46>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<47>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<49>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<50>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<51>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<53>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<54>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<55>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<57>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<58>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<59>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<5>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<61>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<62>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<63>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<6>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<7>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<9>> equivalent to <init_data_r<10>> has been removed
    Found 16x4-bit ROM for signal <init_wdf_cnt_r$rom0000>.
    Found 1-bit register for signal <dqs_oe_n>.
    Found 2-bit register for signal <dq_oe_n>.
    Found 1-bit register for signal <dm_ce>.
    Found 1-bit register for signal <dqs_rst_n>.
    Found 1-bit register for signal <dm_ce_r>.
    Found 2-bit register for signal <dq_oe_270>.
    Found 2-bit register for signal <dq_oe_n_90_r1>.
    Found 1-bit register for signal <dqs_oe_270>.
    Found 1-bit register for signal <dqs_oe_n_180_r1>.
    Found 1-bit register for signal <dqs_rst_270>.
    Found 1-bit register for signal <dqs_rst_n_180_r1>.
    Found 1-bit register for signal <init_data_f<10>>.
    Found 1-bit register for signal <init_data_f<0>>.
    Found 1-bit register for signal <init_data_r<10>>.
    Found 1-bit register for signal <init_data_r<0>>.
    Found 4-bit up counter for signal <init_wdf_cnt_r>.
    Found 1-bit register for signal <rst90_r>.
    Found 128-bit register for signal <wdf_data_r>.
    Found 16-bit register for signal <wdf_mask_r>.
    Found 1-bit register for signal <wdf_rden_270>.
    Found 1-bit register for signal <wdf_rden_90_r>.
    Found 2-bit register for signal <wr_stages<2:1>>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred 167 D-type flip-flop(s).
Unit <ddr2_phy_write> synthesized.


Synthesizing Unit <pgen_clear>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_clear_a.vhd".
WARNING:Xst:647 - Input <pgen_ns_flip> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WL_count> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <max_row_count> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <pgen_pgc_data_valid_q>.
    Found 2-bit register for signal <pgen_pgc_blkmd_q>.
    Found 4-bit register for signal <pgen_pgc_blkad_q>.
    Found 4-bit register for signal <blkaddr>.
    Found 5-bit comparator less for signal <blkaddr$cmp_lt0000> created at line 142.
    Found 2-bit register for signal <blkmode>.
    Found 1-bit register for signal <cnts_active_cnten_q1>.
    Found 1-bit register for signal <cnts_active_cnten_q2>.
    Found 1-bit register for signal <data_valid>.
    Found 11-bit comparator greatequal for signal <data_valid$cmp_ge0000>.
    Found 11-bit comparator lessequal for signal <data_valid$cmp_le0000>.
    Found 11-bit register for signal <pgen_row_q1>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <pgen_clear> synthesized.


Synthesizing Unit <pgen_pgs>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_pgs_a.vhd".
WARNING:Xst:647 - Input <BSA_count> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <pgen_row_q1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_valid_q1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnts_active_cnten_q2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <pgen_row_q_copy> equivalent to <pgen_row_q> has been removed
    Found 2-bit register for signal <pgen_pgs_blkmd_q>.
    Found 4-bit register for signal <pgen_pgs_blkad_q>.
    Found 1-bit register for signal <pgen_pgs_data_valid_q>.
    Found 2-bit register for signal <pgen_pgs_rowmd>.
    Found 4-bit register for signal <blkaddr>.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0000> created at line 378.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0001> created at line 385.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0002> created at line 395.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0003> created at line 405.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0004> created at line 415.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0005> created at line 425.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0006> created at line 435.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0007> created at line 445.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0008> created at line 455.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0009> created at line 465.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0010> created at line 475.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0011> created at line 485.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0012> created at line 495.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0013> created at line 505.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0014> created at line 515.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0015> created at line 525.
    Found 2-bit register for signal <blkmode>.
    Found 11-bit register for signal <block_rst0>.
    Found 11-bit register for signal <block_rst1>.
    Found 11-bit register for signal <block_rst10>.
    Found 11-bit register for signal <block_rst11>.
    Found 11-bit register for signal <block_rst12>.
    Found 11-bit register for signal <block_rst13>.
    Found 11-bit register for signal <block_rst14>.
    Found 11-bit register for signal <block_rst15>.
    Found 11-bit register for signal <block_rst2>.
    Found 11-bit register for signal <block_rst3>.
    Found 11-bit register for signal <block_rst4>.
    Found 11-bit register for signal <block_rst5>.
    Found 11-bit register for signal <block_rst6>.
    Found 11-bit register for signal <block_rst7>.
    Found 11-bit register for signal <block_rst8>.
    Found 11-bit register for signal <block_rst9>.
    Found 1-bit register for signal <cnts_active_cnten_q1>.
    Found 1-bit register for signal <data_valid>.
    Found 1-bit register for signal <data_valid_q>.
    Found 11-bit adder for signal <max_row_count>.
    Found 11-bit register for signal <pgen_row_q>.
    Found 7-bit register for signal <row_load>.
    Found 1-bit register for signal <row_valid>.
    Found 11-bit comparator equal for signal <row_valid$cmp_eq0000> created at line 129.
    Found 2-bit register for signal <rowmd>.
    Found 1-bit register for signal <xga>.
    Summary:
	inferred 216 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  17 Comparator(s).
Unit <pgen_pgs> synthesized.


Synthesizing Unit <pgen_pgd>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_pgd_a.vhd".
WARNING:Xst:647 - Input <BSA_count> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <pgen_row_q1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnts_active_cnten_q2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <block_rst8> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <block_rst6> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <block_rst4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <block_rst2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <block_rst12> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <block_rst10> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <block_rst0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit register for signal <pgen_pgd_rowmd>.
    Found 2-bit register for signal <pgen_pgd_blkmd_q>.
    Found 1-bit register for signal <pgen_pgd_data_valid_q>.
    Found 4-bit register for signal <pgen_pgd_blkad_q>.
    Found 4-bit register for signal <blkaddr>.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0000> created at line 361.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0001> created at line 366.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0002> created at line 374.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0003> created at line 382.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0004> created at line 390.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0005> created at line 398.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0006> created at line 406.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0007> created at line 414.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0008> created at line 414.
    Found 2-bit register for signal <blkmode>.
    Found 11-bit register for signal <block_rst1>.
    Found 11-bit register for signal <block_rst11>.
    Found 11-bit register for signal <block_rst13>.
    Found 11-bit register for signal <block_rst14>.
    Found 11-bit register for signal <block_rst15>.
    Found 11-bit register for signal <block_rst3>.
    Found 11-bit register for signal <block_rst5>.
    Found 11-bit register for signal <block_rst7>.
    Found 11-bit register for signal <block_rst9>.
    Found 1-bit register for signal <cnts_active_cnten_q1>.
    Found 1-bit register for signal <data_valid>.
    Found 1-bit register for signal <data_valid_q>.
    Found 11-bit adder for signal <max_row_count>.
    Found 11-bit register for signal <pgen_row_q>.
    Found 7-bit register for signal <row_load>.
    Found 1-bit register for signal <row_valid>.
    Found 11-bit comparator equal for signal <row_valid$cmp_eq0000> created at line 121.
    Found 2-bit register for signal <rowmd>.
    Found 1-bit register for signal <xga>.
    Summary:
	inferred 137 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  10 Comparator(s).
Unit <pgen_pgd> synthesized.


Synthesizing Unit <pgen_pgg>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_pgg_a.vhd".
WARNING:Xst:647 - Input <BSA_count> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WL_count> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <pgen_pgg_data_valid_q>.
    Found 2-bit register for signal <pgen_pgg_rowmd>.
    Found 2-bit register for signal <pgen_pgg_blkmd_q>.
    Found 4-bit register for signal <pgen_pgg_blkad_q>.
    Found 4-bit register for signal <blkaddress>.
    Found 2-bit register for signal <blkmode>.
    Found 11-bit comparator equal for signal <blkmode$cmp_eq0000> created at line 84.
    Found 1-bit register for signal <cnts_active_cnten_q1>.
    Found 1-bit register for signal <cnts_active_cnten_q2>.
    Found 1-bit register for signal <data_valid>.
    Found 11-bit adder for signal <max_row_count>.
    Found 11-bit register for signal <pgen_row_q>.
    Found 11-bit adder for signal <row_count_p1$add0000> created at line 54.
    Found 1-bit register for signal <row_valid>.
    Found 11-bit comparator equal for signal <row_valid$cmp_eq0000> created at line 63.
    Found 2-bit register for signal <rowmd>.
    Found 11-bit comparator equal for signal <rowmd$cmp_eq0000> created at line 112.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <pgen_pgg> synthesized.


Synthesizing Unit <pgen_pgq>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_pgq_a.vhd".
WARNING:Xst:647 - Input <BSA_count> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <pgen_row_q1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnts_active_cnten_q2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <block_rst9> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <block_rst8> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <block_rst6> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <block_rst5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <block_rst4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <block_rst2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <block_rst13> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <block_rst12> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <block_rst10> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <block_rst1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <block_rst0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit register for signal <pgen_pgq_blkmd_q>.
    Found 4-bit register for signal <pgen_pgq_blkad_q>.
    Found 1-bit register for signal <pgen_pgq_data_valid_q>.
    Found 2-bit register for signal <pgen_pgq_rowmd>.
    Found 4-bit register for signal <blkaddr>.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0000> created at line 359.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0001> created at line 364.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0002> created at line 372.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0003> created at line 380.
    Found 11-bit comparator equal for signal <blkaddr$cmp_eq0004> created at line 380.
    Found 2-bit register for signal <blkmode>.
    Found 11-bit register for signal <block_rst11>.
    Found 11-bit register for signal <block_rst14>.
    Found 11-bit register for signal <block_rst15>.
    Found 11-bit register for signal <block_rst3>.
    Found 11-bit register for signal <block_rst7>.
    Found 1-bit register for signal <cnts_active_cnten_q1>.
    Found 1-bit register for signal <data_valid>.
    Found 1-bit register for signal <data_valid_q>.
    Found 11-bit adder for signal <max_row_count>.
    Found 11-bit register for signal <pgen_row_q>.
    Found 7-bit register for signal <row_load>.
    Found 1-bit register for signal <row_valid>.
    Found 11-bit comparator equal for signal <row_valid$cmp_eq0000> created at line 120.
    Found 2-bit register for signal <rowmd>.
    Found 1-bit register for signal <xga>.
    Summary:
	inferred  93 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <pgen_pgq> synthesized.


Synthesizing Unit <PLL_400>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/PLL_400.vhd".
Unit <PLL_400> synthesized.


Synthesizing Unit <pll_mem>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/PLL_mem_150.vhd".
Unit <pll_mem> synthesized.


Synthesizing Unit <ddr_lvds_io>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/ddr_lvds_io_ea.vhd".
Unit <ddr_lvds_io> synthesized.


Synthesizing Unit <ddr_se_io>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/ddr_se_io_ea.vhd".
Unit <ddr_se_io> synthesized.


Synthesizing Unit <DMD_trigger_control>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/DMD_trigger_control.vhdl".
WARNING:Xst:647 - Input <rd_pattern_id<14:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <appsfpga_io_STEP_VCC_enbl_q> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <appsfpga_io_ns_flip_en_q> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <appsfpga_io_comp_data_en_q> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <quarter_buss_connected> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <appsfpga_io_WDT_enbl_q> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dmd_row_fifo_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <appsfpga_io_reset_type_q> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_cd_fifo_out> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <appsfpga_io_float_q> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_cd_fifo_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <appsfpga_io_rowaddrmode_q> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <num_patterns> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <trigger_2q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <trigger_1q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <trigger_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rowaddrmode> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <every_other_row> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dmd_dvalid_2q> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dmd_cd_swap> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dmd_cd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dmd_1080p_connected_2q> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnts_row_pos_cnt_q2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WL_count> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <BSA_count> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1608 - Relative priorities of control signals on register <dmd_blkad> differ from those commonly found in the selected device family. This will result in additional logic around the register.
INFO:Xst:1608 - Relative priorities of control signals on register <dmd_blkmd> differ from those commonly found in the selected device family. This will result in additional logic around the register.
WARNING:Xst:737 - Found 1-bit latch for signal <get_row_data>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Using one-hot encoding for signal <assign_type>.
    Found 2-bit register for signal <dmd_rowmd>.
    Found 4-bit register for signal <dmd_blkad>.
    Found 11-bit register for signal <dmd_rowad>.
    Found 2-bit register for signal <dmd_blkmd>.
    Found 1-bit register for signal <blk_dvalid>.
    Found 1-bit register for signal <block_clear>.
    Found 11-bit register for signal <cnts_row_pos_cnt_q1>.
    Found 1-bit register for signal <current_state<0>>.
    Found 4-bit register for signal <data_in_count>.
    Found 4-bit adder for signal <data_in_count$addsub0000> created at line 643.
    Found 128-bit register for signal <dmd_ab>.
    Found 4-bit subtractor for signal <dmd_blkad$addsub0000> created at line 360.
    Found 4-bit comparator greater for signal <dmd_blkad$cmp_gt0000> created at line 359.
    Found 1-bit register for signal <dmd_dvalid_1q>.
    Found 11-bit comparator equal for signal <mem_read_enable$cmp_eq0001> created at line 590.
    Found 4-bit adder for signal <phased_num>.
    Found 4-bit up counter for signal <rst_count>.
    Found 1-bit register for signal <rst_enable>.
    Found 11-bit comparator not equal for signal <rst_enable$cmp_ne0001> created at line 374.
    Found 1-bit register for signal <trigger_miss_1>.
    Summary:
	inferred   1 Counter(s).
	inferred 162 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <DMD_trigger_control> synthesized.


Synthesizing Unit <DMD_control>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/DMD_control.vhd".
WARNING:Xst:646 - Signal <fifo_cd_data_out_1q<127:64>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <C_BLOCK_WRITE_STATE>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 17                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | system_clk                (rising_edge)        |
    | Reset              | system_reset              (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s1                                             |
    | Power Up State     | s1                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit comparator greatequal for signal <C_BLOCK_WRITE_STATE$cmp_ge0000> created at line 173.
    Found 12-bit comparator greatequal for signal <C_BLOCK_WRITE_STATE$cmp_ge0001> created at line 187.
    Found 16-bit comparator greater for signal <C_BLOCK_WRITE_STATE$cmp_gt0000> created at line 155.
    Found 1-bit register for signal <decrement_row_load_counter>.
    Found 1-bit register for signal <dmd_1080p_connected_1q>.
    Found 1-bit register for signal <dmd_1080p_connected_2q>.
    Found 128-bit register for signal <dmd_ab>.
    Found 128-bit register for signal <dmd_cd>.
    Found 128-bit 8-to-1 multiplexer for signal <dmd_cd$mux0005>.
    Found 1-bit register for signal <dvalid_f>.
    Found 1-bit register for signal <dvalid_f_1q>.
    Found 1-bit register for signal <every_other_row>.
    Found 128-bit register for signal <fifo_ab_data_out_1q>.
    Found 128-bit register for signal <fifo_cd_data_out_1q>.
    Found 1-bit register for signal <get_row_data>.
    Found 1-bit register for signal <gpio_external_reset_1q>.
    Found 1-bit register for signal <outclkphase>.
    Found 1-bit register for signal <row_write_pos_rst>.
    Found 16-bit register for signal <rows_to_load>.
    Found 16-bit subtractor for signal <rows_to_load$addsub0000> created at line 228.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 538 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred 128 Multiplexer(s).
Unit <DMD_control> synthesized.


Synthesizing Unit <pgen>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/pgen_a.vhd".
WARNING:Xst:647 - Input <init_active_gq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <appsfpga_io_STEP_VCC_enbl_q> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pll_locked_rstz_gq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <pgen_stepvcc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgen_row_q2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgen_pgs_row_valid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgen_pgq_row_valid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgen_pgg_row_valid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgen_pgd_row_valid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnts_pattern_cnt_q4<26:11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32x64-bit dual-port RAM <Mram_dmd_line_b> for signal <dmd_line_b>.
    Found 32x64-bit dual-port RAM <Mram_dmd_line_a> for signal <dmd_line_a>.
    Register <pattern2> equivalent to <pattern1> has been removed
    Using one-hot encoding for signal <assign_type>.
    Found 1-bit register for signal <pgen_data_valid_q>.
    Found 1-bit register for signal <pgen_rst2blkz_q>.
    Found 2-bit register for signal <pgen_rowmd_q>.
    Found 1-bit register for signal <pgen_ns_flip_q>.
    Found 64-bit register for signal <pgen_dout_a_q>.
    Found 64-bit register for signal <pgen_dout_b_q>.
    Found 2-bit register for signal <pgen_blkmd_q>.
    Found 11-bit register for signal <pgen_rowad_q>.
    Found 64-bit register for signal <pgen_dout_c_q>.
    Found 1-bit register for signal <pgen_comp_data_q>.
    Found 4-bit register for signal <pgen_blkad_q>.
    Found 64-bit register for signal <pgen_dout_d_q>.
    Found 4-bit register for signal <clear_block>.
    Found 5-bit register for signal <cnts_active_cnt_q1>.
    Found 5-bit register for signal <cnts_active_cnt_q2>.
    Found 5-bit register for signal <cnts_active_cnt_q3>.
    Found 5-bit register for signal <cnts_active_cnt_q4>.
    Found 27-bit register for signal <cnts_pattern_cnt_q1>.
    Found 27-bit register for signal <cnts_pattern_cnt_q2>.
    Found 27-bit register for signal <cnts_pattern_cnt_q3>.
    Found 27-bit register for signal <cnts_pattern_cnt_q4>.
    Found 1-bit register for signal <comp_data>.
    Found 2-bit register for signal <current_reset_type>.
    Found 64-bit register for signal <douta>.
    Found 64-bit register for signal <douta1q>.
    Found 64-bit register for signal <douta_temp1>.
    Found 64-bit register for signal <douta_temp2>.
    Found 64-bit register for signal <doutb>.
    Found 64-bit register for signal <doutb1q>.
    Found 64-bit register for signal <doutb_temp1>.
    Found 64-bit register for signal <doutb_temp2>.
    Found 64-bit register for signal <doutc>.
    Found 64-bit register for signal <doutc1q>.
    Found 64-bit register for signal <doutc_temp1>.
    Found 11-bit comparator equal for signal <doutc_temp1$cmp_eq0003> created at line 589.
    Found 11-bit comparator less for signal <doutc_temp1$cmp_lt0000> created at line 593.
    Found 64-bit register for signal <doutc_temp2>.
    Found 4-bit comparator equal for signal <doutc_temp2_14$cmp_eq0000> created at line 703.
    Found 64-bit register for signal <doutd>.
    Found 64-bit register for signal <doutd1q>.
    Found 64-bit register for signal <doutd_temp1>.
    Found 64-bit register for signal <doutd_temp2>.
    Found 7-bit register for signal <hold_count>.
    Found 1-bit register for signal <hold_count_flag_q>.
    Found 1-bit register for signal <hold_count_flag_q1>.
    Found 1-bit register for signal <hold_count_flag_q2>.
    Found 1-bit register for signal <hold_count_flag_q3>.
    Found 3-bit register for signal <pattern>.
    Found 3-bit register for signal <pattern1>.
    Found 128-bit register for signal <pattern_diag>.
    Found 4-bit register for signal <pgen_blkad>.
    Found 2-bit register for signal <pgen_blkmd>.
    Found 1-bit register for signal <pgen_data_valid>.
    Found 1-bit register for signal <pgen_ns_flip>.
    Found 11-bit register for signal <pgen_row>.
    Found 11-bit register for signal <pgen_row_q1>.
    Found 11-bit register for signal <pgen_rowad>.
    Found 2-bit register for signal <pgen_rowmd>.
    Found 1-bit register for signal <rowaddrmode>.
    Summary:
	inferred   2 RAM(s).
	inferred 1497 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <pgen> synthesized.


Synthesizing Unit <PLL_USB>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/usb_dcm.vhd".
Unit <PLL_USB> synthesized.


Synthesizing Unit <ddr2_idelay_ctrl>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_idelay_ctrl.vhd".
Unit <ddr2_idelay_ctrl> synthesized.


Synthesizing Unit <ddr2_phy_ctl_io>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_ctl_io.vhd".
WARNING:Xst:647 - Input <clk90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ddr2_phy_ctl_io> synthesized.


Synthesizing Unit <ddr2_phy_init>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_init.vhd".
WARNING:Xst:1780 - Signal <load_mode_reg3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <load_mode_reg2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <load_mode_reg1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <load_mode_reg0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <load_mode_reg<15:14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ext_mode_reg<15:14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_we_n_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_ras_n_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_cas_n_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_ba_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_addr_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <ddr_addr_r<11>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<12>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<13>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<3>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<6>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<5>> equivalent to <ddr_addr_r<4>> has been removed
    Register <ddr_addr_r<9>> equivalent to <ddr_addr_r<7>> has been removed
INFO:Xst:1799 - State init_wait_dllk_zqinit is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State init_zqcl is never reached in FSM <init_state_r>.
    Found finite state machine <FSM_2> for signal <init_state_r>.
    -----------------------------------------------------------------------
    | States             | 29                                             |
    | Transitions        | 82                                             |
    | Inputs             | 32                                             |
    | Outputs            | 38                                             |
    | Clock              | clkdiv0                   (rising_edge)        |
    | Reset              | rstdiv0                   (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | init_idle                                      |
    | Power Up State     | init_cal1_read                                 |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <init_state_r1>.
    Using one-hot encoding for signal <init_state_r2>.
    Using one-hot encoding for signal <init_state_r1_2t>.
    Found 1-bit register for signal <phy_init_rden>.
    Found 1-bit register for signal <phy_init_wren>.
    Found 1-bit register for signal <calib_ref_done>.
    Found 2-bit up counter for signal <auto_cnt_r>.
    Found 32-bit comparator greatequal for signal <auto_cnt_r$cmp_ge0000> created at line 785.
    Found 2-bit up accumulator for signal <burst_addr_r>.
    Found 2-bit down counter for signal <burst_cnt_r>.
    Found 1-bit register for signal <cal1_started_r>.
    Found 1-bit register for signal <cal2_started_r>.
    Found 1-bit register for signal <cal4_started_r>.
    Found 4-bit register for signal <calib_done_r>.
    Found 1-bit register for signal <calib_ref_req_posedge>.
    Found 1-bit register for signal <calib_ref_req_r>.
    Found 16-bit register for signal <calib_start_shift0_r>.
    Found 16-bit register for signal <calib_start_shift1_r>.
    Found 16-bit register for signal <calib_start_shift2_r>.
    Found 16-bit register for signal <calib_start_shift3_r>.
    Found 2-bit up counter for signal <chip_cnt_r>.
    Found 2-bit comparator greatequal for signal <chip_cnt_r$cmp_ge0000> created at line 769.
    Found 1-bit register for signal <cke_200us_cnt_en_r>.
    Found 5-bit down counter for signal <cke_200us_cnt_r>.
    Found 1-bit register for signal <cnt_200_cycle_done_r>.
    Found 8-bit down counter for signal <cnt_200_cycle_r>.
    Found 1-bit register for signal <cnt_cmd_ok_r>.
    Found 7-bit up counter for signal <cnt_cmd_r>.
    Found 1-bit register for signal <cnt_rd_ok_r>.
    Found 4-bit up counter for signal <cnt_rd_r>.
    Found 1-bit register for signal <ctrl_ref_flag_r>.
    Found 1-bit register for signal <ddr_addr_r<10>>.
    Found 2-bit register for signal <ddr_addr_r<8:7>>.
    Found 1-bit register for signal <ddr_addr_r<4>>.
    Found 3-bit register for signal <ddr_addr_r<2:0>>.
    Found 3-bit register for signal <ddr_ba_r>.
    Found 1-bit register for signal <ddr_cas_n_r>.
    Found 2-bit register for signal <ddr_cke_r>.
    Found 2-bit register for signal <ddr_cs_disable_r>.
    Found 2-bit register for signal <ddr_cs_n_r>.
    Found 2-bit register for signal <ddr_cs_n_r1>.
    Found 1-bit register for signal <ddr_ras_n_r>.
    Found 1-bit register for signal <ddr_we_n_r>.
    Found 1-bit register for signal <done_200us_r>.
    Found 4-bit register for signal <i_calib_start>.
    Found 1-bit register for signal <i_phy_init_done>.
    Found 4-bit up counter for signal <init_cnt_r>.
    Found 1-bit register for signal <init_done_r>.
    Found 4-bit comparator greatequal for signal <init_done_r$cmp_ge0000> created at line 1017.
    Found 2-bit comparator less for signal <init_state_r$cmp_lt0000> created at line 1085.
    Found 32-bit comparator less for signal <init_state_r$cmp_lt0001> created at line 1134.
    Found 31-bit register for signal <init_state_r1>.
    Found 31-bit register for signal <init_state_r1_2t>.
    Found 31-bit register for signal <init_state_r2>.
    Found 1-bit register for signal <phy_init_done_r>.
    Found 1-bit register for signal <phy_init_done_r1>.
    Found 1-bit register for signal <phy_init_done_r2>.
    Found 1-bit register for signal <phy_init_done_r3>.
    Found 1-bit register for signal <refresh_req>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 Counter(s).
	inferred   1 Accumulator(s).
	inferred 207 D-type flip-flop(s).
	inferred   5 Comparator(s).
Unit <ddr2_phy_init> synthesized.


Synthesizing Unit <ddr2_phy_calib>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_calib.vhd".
WARNING:Xst:647 - Input <dbg_idel_down_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <calib_done_tmp<2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <calib_done_r<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <calib_done_r<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <ctrl_rden_r> equivalent to <calib_ctrl_rden_r> has been removed
    Register <i_dlyrst_dqs> equivalent to <i_dlyrst_dq> has been removed
    Found finite state machine <FSM_3> for signal <cal1_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 27                                             |
    | Inputs             | 12                                             |
    | Outputs            | 15                                             |
    | Clock              | clkdiv                    (rising_edge)        |
    | Reset              | rstdiv                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | cal1_idle                                      |
    | Power Up State     | cal1_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <cal2_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 20                                             |
    | Inputs             | 7                                              |
    | Outputs            | 11                                             |
    | Clock              | clkdiv                    (rising_edge)        |
    | Reset              | rstdiv                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | cal2_idle                                      |
    | Power Up State     | cal2_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <cal3_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 6                                              |
    | Clock              | clkdiv                    (rising_edge)        |
    | Reset              | rstdiv                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | cal3_idle                                      |
    | Power Up State     | cal3_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <cal4_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 28                                             |
    | Inputs             | 16                                             |
    | Outputs            | 11                                             |
    | Clock              | clkdiv                    (rising_edge)        |
    | Reset              | rstdiv                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | cal4_idle                                      |
    | Power Up State     | cal4_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <calib_rden_sel>.
    Found 1-bit register for signal <calib_ref_req>.
    Found 6-bit register for signal <cal1_bit_time_tap_cnt>.
    Found 6-bit adder for signal <cal1_bit_time_tap_cnt$add0000> created at line 1325.
    Found 6-bit subtractor for signal <cal1_bit_time_tap_cnt$addsub0000> created at line 1325.
    Found 2-bit register for signal <cal1_data_chk_last>.
    Found 1-bit register for signal <cal1_data_chk_last_valid>.
    Found 2-bit register for signal <cal1_data_chk_r>.
    Found 1-bit 64-to-1 multiplexer for signal <cal1_data_chk_r$varindex0000> created at line 1030.
    Found 1-bit 64-to-1 multiplexer for signal <cal1_data_chk_r$varindex0001> created at line 1030.
    Found 2-bit comparator equal for signal <cal1_detect_edge$cmp_eq0000> created at line 1059.
    Found 1-bit register for signal <cal1_dlyce_dq>.
    Found 1-bit register for signal <cal1_dlyinc_dq>.
    Found 1-bit register for signal <cal1_dqs_dq_init_phase>.
    Found 1-bit register for signal <cal1_first_edge_done>.
    Found 6-bit register for signal <cal1_first_edge_tap_cnt>.
    Found 1-bit register for signal <cal1_found_rising>.
    Found 1-bit register for signal <cal1_found_second_edge>.
    Found 1-bit register for signal <cal1_found_window>.
    Found 7-bit register for signal <cal1_idel_dec_cnt>.
    Found 7-bit addsub for signal <cal1_idel_dec_cnt$share0000> created at line 1242.
    Found 6-bit register for signal <cal1_idel_inc_cnt>.
    Found 6-bit adder for signal <cal1_idel_inc_cnt$addsub0000> created at line 1268.
    Found 6-bit register for signal <cal1_idel_max_tap>.
    Found 1-bit register for signal <cal1_idel_max_tap_we>.
    Found 6-bit comparator greatequal for signal <cal1_idel_max_tap_we$cmp_ge0000> created at line 1199.
    Found 6-bit updown counter for signal <cal1_idel_tap_cnt>.
    Found 1-bit register for signal <cal1_idel_tap_limit_hit>.
    Found 7-bit register for signal <cal1_low_freq_idel_dec>.
    Found 7-bit adder for signal <cal1_low_freq_idel_dec$add0000> created at line 1178.
    Found 7-bit adder for signal <cal1_low_freq_idel_dec$addsub0000> created at line 1178.
    Found 1-bit register for signal <cal1_ref_req>.
    Found 4-bit up counter for signal <cal1_window_cnt>.
    Found 1-bit register for signal <cal2_curr_sel>.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0000> created at line 1504.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0001> created at line 1504.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0002> created at line 1504.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0003> created at line 1504.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0004> created at line 1504.
    Found 1-bit register for signal <cal2_dlyce_dqs>.
    Found 1-bit register for signal <cal2_dlyinc_dqs>.
    Found 6-bit register for signal <cal2_idel_dec_cnt>.
    Found 6-bit subtractor for signal <cal2_idel_dec_cnt$addsub0000> created at line 1689.
    Found 6-bit up counter for signal <cal2_idel_tap_cnt>.
    Found 6-bit register for signal <cal2_idel_tap_limit>.
    Found 6-bit adder for signal <cal2_idel_tap_limit$sub0000> created at line 1491.
    Found 1-bit register for signal <cal2_idel_tap_limit_hit>.
    Found 6-bit subtractor for signal <cal2_idel_tap_limit_hit$addsub0000> created at line 1531.
    Found 6-bit comparator equal for signal <cal2_idel_tap_limit_hit$cmp_eq0000> created at line 1531.
    Found 1-bit register for signal <cal2_rd_data_fall_last_neg>.
    Found 1-bit register for signal <cal2_rd_data_fall_last_pos>.
    Found 1-bit register for signal <cal2_rd_data_last_valid_neg>.
    Found 1-bit register for signal <cal2_rd_data_last_valid_pos>.
    Found 1-bit register for signal <cal2_rd_data_rise_last_neg>.
    Found 1-bit register for signal <cal2_rd_data_rise_last_pos>.
    Found 8-bit register for signal <cal2_rd_data_sel>.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0000> created at line 906.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0001> created at line 906.
    Found 8-bit register for signal <cal2_rd_data_sel_r>.
    Found 1-bit register for signal <cal2_ref_req>.
    Found 1-bit register for signal <cal3_data_match>.
    Found 1-bit register for signal <cal3_data_match_stgd>.
    Found 5-bit subtractor for signal <cal3_rden_dly>.
    Found 5-bit register for signal <cal3_rden_srl_a>.
    Found 5-bit adder for signal <cal3_rden_srl_a$addsub0000> created at line 2045.
    Found 1-bit register for signal <cal4_data_match>.
    Found 1-bit register for signal <cal4_data_match_stgd>.
    Found 1-bit register for signal <cal4_dlyce_gate>.
    Found 1-bit register for signal <cal4_dlyinc_gate>.
    Found 1-bit register for signal <cal4_dlyrst_gate>.
    Found 5-bit register for signal <cal4_gate_srl_a>.
    Found 5-bit adder for signal <cal4_gate_srl_a$addsub0000> created at line 2622.
    Found 6-bit register for signal <cal4_idel_adj_cnt>.
    Found 6-bit subtractor for signal <cal4_idel_adj_cnt$addsub0000> created at line 2705.
    Found 1-bit register for signal <cal4_idel_adj_inc>.
    Found 1-bit register for signal <cal4_idel_bit_tap>.
    Found 1-bit register for signal <cal4_idel_max_tap>.
    Found 6-bit updown counter for signal <cal4_idel_tap_cnt>.
    Found 5-bit register for signal <cal4_rden_srl_a>.
    Found 1-bit register for signal <cal4_ref_req>.
    Found 1-bit register for signal <cal4_seek_left>.
    Found 1-bit register for signal <cal4_stable_window>.
    Found 4-bit up counter for signal <cal4_window_cnt>.
    Found 1-bit register for signal <calib_ctrl_gate_pulse_r>.
    Found 1-bit register for signal <calib_ctrl_rden_negedge_r>.
    Found 1-bit register for signal <calib_ctrl_rden_r>.
    Found 4-bit register for signal <calib_done_r>.
    Found 1-bit register for signal <calib_done_tmp<3>>.
    Found 2-bit register for signal <calib_done_tmp<1:0>>.
    Found 2-bit register for signal <calib_err<3:2>>.
    Found 2-bit register for signal <calib_err_2>.
    Found 1-bit register for signal <calib_init_gate_pulse_r>.
    Found 1-bit register for signal <calib_init_gate_pulse_r1>.
    Found 1-bit register for signal <calib_init_rden_r>.
    Found 40-bit register for signal <calib_rden_dly>.
    Found 3x3-bit multiplier for signal <calib_rden_dly$mult0000> created at line 2536.
    Found 1-bit 36-to-1 multiplexer for signal <calib_rden_dly$mux0000> created at line 2536.
    Found 1-bit 36-to-1 multiplexer for signal <calib_rden_dly$mux0001> created at line 2536.
    Found 1-bit 36-to-1 multiplexer for signal <calib_rden_dly$mux0002> created at line 2536.
    Found 1-bit 36-to-1 multiplexer for signal <calib_rden_dly$mux0003> created at line 2536.
    Found 1-bit 36-to-1 multiplexer for signal <calib_rden_dly$mux0004> created at line 2536.
    Found 3x3-bit multiplier for signal <calib_rden_dly_10$mult0000> created at line 2034.
    Found 1-bit register for signal <calib_rden_edge_r>.
    Found 5-bit down counter for signal <calib_rden_pipe_cnt>.
    Found 5-bit register for signal <calib_rden_srl_a>.
    Found 1-bit register for signal <calib_rden_srl_out_r1>.
    Found 1-bit register for signal <calib_rden_valid>.
    Found 1-bit register for signal <calib_rden_valid_stgd>.
    Found 6-bit register for signal <count_dq>.
    Found 3-bit register for signal <count_dqs>.
    Found 3-bit register for signal <count_gate>.
    Found 3-bit register for signal <count_rden>.
    Found 3-bit adder for signal <count_rden$addsub0000> created at line 2064.
    Found 6-bit updown counter for signal <dbg_dq_tap_cnt>.
    Found 6-bit updown counter for signal <dbg_dqs_tap_cnt>.
    Found 6-bit updown counter for signal <dbg_gate_tap_cnt>.
    Found 40-bit register for signal <gate_dly>.
    Found 4-bit register for signal <i_calib_done>.
    Found 64-bit register for signal <i_dlyce_dq>.
    Found 8-bit register for signal <i_dlyce_dqs>.
    Found 8-bit register for signal <i_dlyce_gate>.
    Found 64-bit register for signal <i_dlyinc_dq>.
    Found 8-bit register for signal <i_dlyinc_dqs>.
    Found 8-bit register for signal <i_dlyinc_gate>.
    Found 1-bit register for signal <i_dlyrst_dq>.
    Found 8-bit register for signal <i_dlyrst_gate>.
    Found 3-bit up counter for signal <idel_set_cnt>.
    Found 6-bit register for signal <next_count_dq>.
    Found 6-bit adder for signal <next_count_dq$addsub0000> created at line 1387.
    Found 3-bit register for signal <next_count_dqs>.
    Found 3-bit adder for signal <next_count_dqs$share0000> created at line 1564.
    Found 3-bit register for signal <next_count_gate>.
    Found 3-bit adder for signal <next_count_gate$addsub0000> created at line 2702.
    Found 1-bit register for signal <phy_init_rden_r>.
    Found 1-bit register for signal <phy_init_rden_r1>.
    Found 8-bit register for signal <rd_data_fall_1x_bit1_r1>.
    Found 64-bit register for signal <rd_data_fall_1x_r>.
    Found 8-bit register for signal <rd_data_fall_1x_r1>.
    Found 8-bit register for signal <rd_data_fall_2x_bit1_r>.
    Found 8-bit register for signal <rd_data_fall_2x_r>.
    Found 8-bit register for signal <rd_data_rise_1x_bit1_r1>.
    Found 64-bit register for signal <rd_data_rise_1x_r>.
    Found 8-bit register for signal <rd_data_rise_1x_r1>.
    Found 8-bit register for signal <rd_data_rise_2x_bit1_r>.
    Found 8-bit register for signal <rd_data_rise_2x_r>.
    Found 1-bit register for signal <rdd_fall_q1>.
    Found 1-bit 8-to-1 multiplexer for signal <rdd_fall_q1$mux0000> created at line 711.
    Found 1-bit register for signal <rdd_fall_q1_bit1>.
    Found 1-bit 8-to-1 multiplexer for signal <rdd_fall_q1_bit1$mux0000> created at line 715.
    Found 1-bit register for signal <rdd_fall_q1_bit1_r>.
    Found 1-bit register for signal <rdd_fall_q1_bit1_r1>.
    Found 1-bit register for signal <rdd_fall_q1_r>.
    Found 1-bit register for signal <rdd_fall_q1_r1>.
    Found 1-bit register for signal <rdd_fall_q2>.
    Found 1-bit 8-to-1 multiplexer for signal <rdd_fall_q2$mux0000> created at line 712.
    Found 1-bit register for signal <rdd_fall_q2_bit1>.
    Found 1-bit 8-to-1 multiplexer for signal <rdd_fall_q2_bit1$mux0000> created at line 716.
    Found 1-bit register for signal <rdd_fall_q2_bit1_r>.
    Found 1-bit register for signal <rdd_fall_q2_r>.
    Found 3-bit register for signal <rdd_mux_sel>.
    Found 1-bit register for signal <rdd_rise_q1>.
    Found 1-bit 8-to-1 multiplexer for signal <rdd_rise_q1$mux0000> created at line 709.
    Found 1-bit register for signal <rdd_rise_q1_bit1>.
    Found 1-bit 8-to-1 multiplexer for signal <rdd_rise_q1_bit1$mux0000> created at line 713.
    Found 1-bit register for signal <rdd_rise_q1_bit1_r>.
    Found 1-bit register for signal <rdd_rise_q1_bit1_r1>.
    Found 1-bit register for signal <rdd_rise_q1_r>.
    Found 1-bit register for signal <rdd_rise_q1_r1>.
    Found 1-bit register for signal <rdd_rise_q2>.
    Found 1-bit 8-to-1 multiplexer for signal <rdd_rise_q2$mux0000> created at line 710.
    Found 1-bit register for signal <rdd_rise_q2_bit1>.
    Found 1-bit 8-to-1 multiplexer for signal <rdd_rise_q2_bit1$mux0000> created at line 714.
    Found 1-bit register for signal <rdd_rise_q2_bit1_r>.
    Found 1-bit register for signal <rdd_rise_q2_r>.
    Found 1-bit register for signal <rden_dec>.
    Found 5-bit comparator greatequal for signal <rden_dec$cmp_ge0000> created at line 2132.
    Found 40-bit register for signal <rden_dly>.
    Found 5-bit register for signal <rden_dly_0>.
    Found 1-bit register for signal <rden_inc>.
    Found 5-bit comparator lessequal for signal <rden_inc$cmp_le0000> created at line 2131.
    Found 8-bit register for signal <rden_mux>.
    Found 5-bit comparator equal for signal <rden_mux_1$cmp_eq0000> created at line 2127.
    Found 1-bit xor2 for signal <rtn$xor0000> created at line 150.
    Found 1-bit xor2 for signal <rtn$xor0001> created at line 906.
    Found 1-bit xor2 for signal <rtn$xor0002> created at line 906.
    Found 1-bit xor2 for signal <rtn$xor0003> created at line 906.
    Found 1-bit xor2 for signal <rtn$xor0004> created at line 906.
    Found 1-bit xor2 for signal <rtn$xor0005> created at line 906.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred  87 Counter(s).
	inferred 713 D-type flip-flop(s).
	inferred  17 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   6 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <ddr2_phy_calib> synthesized.


Synthesizing Unit <ddr2_phy_dqs_iob>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_dqs_iob.vhd".
    Found 1-bit register for signal <dqs_rst_n_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ddr2_phy_dqs_iob> synthesized.


Synthesizing Unit <ddr2_phy_dm_iob>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_dm_iob.vhd".
Unit <ddr2_phy_dm_iob> synthesized.


Synthesizing Unit <ddr2_phy_dq_iob>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_dq_iob.vhd".
WARNING:Xst:1780 - Signal <stg1_out_rise_sg3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_sg2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_sg3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_sg2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <ddr2_phy_dq_iob> synthesized.


Synthesizing Unit <ddr2_usr_rd>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_usr_rd.vhd".
WARNING:Xst:1305 - Output <rd_ecc_error> is never assigned. Tied to value 00.
WARNING:Xst:1780 - Signal <sb_ecc_error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rise_data_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rden_sel_r<7:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_data_out_rise_temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_data_out_fall_temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_rst_r_n> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fall_data_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <db_ecc_error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_rden_r<7:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 64-bit register for signal <rd_data_out_rise>.
    Found 64-bit register for signal <rd_data_out_fall>.
    Found 8-bit register for signal <ctrl_rden_r>.
    Found 1-bit register for signal <fifo_rden_r0>.
    Found 64-bit register for signal <rd_data_in_fall_r>.
    Found 64-bit register for signal <rd_data_in_rise_r>.
    Found 8-bit register for signal <rden_sel_r>.
    Summary:
	inferred 273 D-type flip-flop(s).
Unit <ddr2_usr_rd> synthesized.


Synthesizing Unit <ddr2_usr_addr_fifo>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_usr_addr_fifo.vhd".
WARNING:Xst:646 - Signal <fifo_data_out<35:34>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <rst_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ddr2_usr_addr_fifo> synthesized.


Synthesizing Unit <ddr2_usr_wr>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_usr_wr.vhd".
WARNING:Xst:1780 - Signal <mask_data_in_ecc_wire> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mask_data_in_ecc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_wdf_mask_data_out_ecc_wire> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_wdf_mask_data_out_ecc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_wdf_data_out_ecc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_wdf_afull<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <rst_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ddr2_usr_wr> synthesized.


Synthesizing Unit <appsfpga_io>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/appsfpga_io_400_a.vhd".
WARNING:Xst:1780 - Signal <reset> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <locked_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk2x180> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk180> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk0_200> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <all_locked> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <appsfpga_io_ns_flip_en_q>.
    Found 1-bit register for signal <appsfpga_io_cnthalt_q>.
    Found 1-bit register for signal <appsfpga_io_comp_data_en_q>.
    Found 1-bit register for signal <pll_locked_rstz_gq>.
    Found 1-bit register for signal <appsfpga_io_WDT_enbl_q>.
    Found 2-bit register for signal <appsfpga_io_reset_type_q>.
    Found 1-bit register for signal <appsfpga_io_float_q>.
    Found 1-bit register for signal <appsfpga_io_rowaddrmode_q>.
    Found 1-bit register for signal <appsfpga_io_pwr_floatz_q>.
    Found 1-bit register for signal <appsfpga_io_cnthalt_1q>.
    Found 1-bit register for signal <appsfpga_io_cnthalt_2q>.
    Found 1-bit register for signal <appsfpga_io_comp_data_en_1q>.
    Found 1-bit register for signal <appsfpga_io_comp_data_en_2q>.
    Found 1-bit register for signal <appsfpga_io_float_1q>.
    Found 1-bit register for signal <appsfpga_io_float_2q>.
    Found 1-bit register for signal <appsfpga_io_ns_flip_en_1q>.
    Found 1-bit register for signal <appsfpga_io_ns_flip_en_2q>.
    Found 1-bit register for signal <appsfpga_io_pwr_floatz_1q>.
    Found 1-bit register for signal <appsfpga_io_pwr_floatz_2q>.
    Found 2-bit register for signal <appsfpga_io_reset_type_1q>.
    Found 2-bit register for signal <appsfpga_io_reset_type_2q>.
    Found 1-bit register for signal <appsfpga_io_rowaddrmode_1q>.
    Found 1-bit register for signal <appsfpga_io_rowaddrmode_2q>.
    Found 1-bit register for signal <appsfpga_io_WDT_enbl_1q>.
    Found 1-bit register for signal <appsfpga_io_WDT_enbl_2q>.
    Found 1-bit register for signal <in_init_active_q1>.
    Found 1-bit register for signal <in_init_active_q2>.
    Found 1-bit register for signal <init_active_gq_int>.
    Found 10-bit up counter for signal <pll_delay_cnt>.
    Found 10-bit comparator less for signal <pll_delay_cnt$cmp_lt0000> created at line 199.
    Found 1-bit register for signal <pll_locked_rst_bq>.
    Found 1-bit register for signal <pll_locked_rst_bq1>.
    Found 1-bit register for signal <pll_locked_rst_bq2>.
    Found 1-bit register for signal <pll_locked_rstz_gq1>.
    Found 1-bit register for signal <pll_locked_rstz_gq2>.
    Summary:
	inferred   1 Counter(s).
	inferred  36 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <appsfpga_io> synthesized.


Synthesizing Unit <USB_IO>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/USB_IO.vhd".
WARNING:Xst:647 - Input <dmd_1080p_connected> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <usb_data_in_count> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reg_fifo_out_rd_en_1q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg_fifo_out_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg_fifo_out_clk_usb<31:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg_fifo_in_sclk_1q<31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg_fifo_in_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_fifo_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gpif_test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fifo_wen_2q> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fifo_ren_2q> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fifo_regn_2q> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fifo_cd_wen> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dmd_1080p_connected_1q> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <reg_data_valid>.
    Found 1-bit register for signal <arst_usb>.
    Found 1-bit register for signal <arst_usb_1q>.
    Found 1-bit register for signal <data_fifo_wr_en_if>.
    Found 1-bit register for signal <data_fifo_wr_en_if_1q>.
    Found 16-bit register for signal <dmd_single_data>.
    Found 16-bit register for signal <dmd_single_data_1q>.
    Found 16-bit register for signal <dmd_single_data_2q>.
    Found 1-bit register for signal <fifo_ab_wen>.
    Found 1-bit register for signal <mem_fifo_wren>.
    Found 12-bit comparator lessequal for signal <mem_fifo_wren$cmp_le0000> created at line 343.
    Found 16-bit up counter for signal <num_data>.
    Found 12-bit comparator greater for signal <num_data$cmp_gt0000> created at line 343.
    Found 1-bit register for signal <reg_fifo_in_empty_1q>.
    Found 1-bit register for signal <reg_fifo_in_rd_en_1q>.
    Found 32-bit register for signal <reg_fifo_in_sclk_1q>.
    Found 1-bit register for signal <reg_read_valid>.
    Found 1-bit register for signal <reg_read_valid_1q>.
    Found 8-bit register for signal <register_address_buffer_if>.
    Found 16-bit register for signal <register_data_buffer_if>.
    Found 1-bit register for signal <register_write_enable>.
    Found 1-bit register for signal <register_write_fifo_wren>.
    Found 12-bit up counter for signal <row_cnt>.
    Found 12-bit adder for signal <row_cnt$addsub0000> created at line 360.
    Found 12-bit comparator equal for signal <row_cnt$cmp_eq0000> created at line 357.
    Found 16-bit comparator greatequal for signal <row_cnt$cmp_ge0000> created at line 357.
    Found 12-bit register for signal <usb_din_cnt>.
    Found 12-bit adder for signal <usb_din_cnt$addsub0000> created at line 346.
    Found 1-bit register for signal <usb_recv_fifo_wr_en_q1>.
    Summary:
	inferred   2 Counter(s).
	inferred 130 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <USB_IO> synthesized.


Synthesizing Unit <ddr2_usr_top>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_usr_top.vhd".
Unit <ddr2_usr_top> synthesized.


Synthesizing Unit <ddr2_phy_io>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_io.vhd".
Unit <ddr2_phy_io> synthesized.


Synthesizing Unit <ddr2_phy_top>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_phy_top.vhd".
Unit <ddr2_phy_top> synthesized.


Synthesizing Unit <ddr2_mem_if_top>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_mem_if_top.vhd".
Unit <ddr2_mem_if_top> synthesized.


Synthesizing Unit <ddr2_top>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/ddr2_top.vhd".
Unit <ddr2_top> synthesized.


Synthesizing Unit <mig_top>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/ipcore_dir/mig_top/user_design/rtl/mig_top.vhd".
WARNING:Xst:1780 - Signal <vio3_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vio2_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vio1_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vio0_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_rden_dly> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_rd_data_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_gate_tap_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_gate_dly> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_err> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_dqs_tap_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_dq_tap_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_control3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_control2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_control1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_control0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <mig_top> synthesized.


Synthesizing Unit <MEM_IO_Verilog>.
    Related source file is "src/rtl/MEM_IO_Verilog.v".
WARNING:Xst:647 - Input <mem_rd_fifo_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <phased> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_read_enable_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_data_in_count> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dmd_1080p_connected_2q> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_fifo_afull> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_7> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk0                      (rising_edge)        |
    | Reset              | rst0                      (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 31-bit register for signal <app_af_addr>.
    Found 3-bit register for signal <app_af_cmd>.
    Found 1-bit register for signal <app_af_wren>.
    Found 14-bit comparator greater for signal <app_af_wren$cmp_gt0000> created at line 521.
    Found 128-bit register for signal <app_wdf_data>.
    Found 1-bit register for signal <app_wdf_wren>.
    Found 14-bit comparator less for signal <app_wdf_wren$cmp_lt0000> created at line 447.
    Found 1-bit register for signal <burst_indicator>.
    Found 14-bit comparator greatequal for signal <burst_indicator$cmp_ge0000> created at line 447.
    Found 1-bit register for signal <mem_get_data1>.
    Found 1-bit register for signal <mem_preload_done1>.
    Found 15-bit comparator less for signal <mem_preload_done1$cmp_lt0000> created at line 476.
    Found 1-bit register for signal <mem_preload_done_1q>.
    Found 1-bit register for signal <mem_preload_done_2q>.
    Found 1-bit register for signal <mem_preload_done_3q>.
    Found 1-bit register for signal <mem_read_enable_q1>.
    Found 1-bit register for signal <mem_read_enable_q2>.
    Found 1-bit register for signal <mem_read_enable_q3>.
    Found 1-bit register for signal <mem_read_enable_q4>.
    Found 1-bit register for signal <pattern_read_done1>.
    Found 1-bit register for signal <pattern_read_done_q1>.
    Found 1-bit register for signal <rd_ab_fifo_wren>.
    Found 14-bit up counter for signal <rd_data_count>.
    Found 128-bit register for signal <rd_data_fifo_out_1q>.
    Found 14-bit comparator greatequal for signal <rd_data_fifo_out_1q$cmp_ge0000> created at line 636.
    Found 14-bit comparator lessequal for signal <rd_data_fifo_out_1q$cmp_le0000> created at line 636.
    Found 14-bit register for signal <rd_offset_addr>.
    Found 14-bit adder for signal <rd_offset_addr$addsub0000> created at line 530.
    Found 15-bit up counter for signal <rd_pattern_id1>.
    Found 15-bit comparator greatequal for signal <rd_pattern_id1$cmp_ge0000> created at line 556.
    Found 14-bit register for signal <wr_offset_addr>.
    Found 14-bit adder for signal <wr_offset_addr$addsub0000> created at line 457.
    Found 15-bit up counter for signal <write_pattern_count>.
    Found 15-bit comparator greatequal for signal <write_pattern_count$cmp_ge0000> created at line 476.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred 333 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <MEM_IO_Verilog> synthesized.


Synthesizing Unit <appscore>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/appscore.vhd".
WARNING:Xst:647 - Input <trigger> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <trigger_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgen_STEP_VCC_q> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <muxed_cnthalt_q> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_dmd_STEP_VCC> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <gui_wdt_enablez_q> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cnts_blank_cnten_q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cnts_blank_cnt_q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <BUILD_NUMBER> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
    Found 1-bit register for signal <locked_init_rstz_gq>.
    Found 1-bit register for signal <muxed_comp_data_en_q>.
    Found 1-bit register for signal <muxed_mirror_float_q>.
    Found 1-bit register for signal <muxed_ns_flip_en_q>.
    Found 4-bit register for signal <muxed_out_blkad_q>.
    Found 2-bit register for signal <muxed_out_blkmd_q>.
    Found 1-bit register for signal <muxed_out_comp_data_q>.
    Found 1-bit register for signal <muxed_out_data_valid_q>.
    Found 64-bit register for signal <muxed_out_dout_a_q>.
    Found 64-bit register for signal <muxed_out_dout_b_q>.
    Found 64-bit register for signal <muxed_out_dout_c_q>.
    Found 64-bit register for signal <muxed_out_dout_d_q>.
    Found 1-bit register for signal <muxed_out_load4_q>.
    Found 1-bit register for signal <muxed_out_ns_flip_q>.
    Found 11-bit register for signal <muxed_out_rowad_q>.
    Found 2-bit register for signal <muxed_out_rowmd_q>.
    Found 1-bit register for signal <muxed_out_rst2blkz_q>.
    Found 2-bit register for signal <muxed_reset_type_q>.
    Found 1-bit register for signal <muxed_rowaddr_mode_q>.
    Found 1-bit register for signal <muxed_wdt_en_q>.
    Found 28-bit up counter for signal <trigger_counter>.
    Found 28-bit comparator greatequal for signal <trigger_counter$cmp_ge0000> created at line 603.
    Summary:
	inferred   1 Counter(s).
	inferred 288 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <appscore> synthesized.


Synthesizing Unit <appsfpga>.
    Related source file is "/home/ise/dmd_control/APPSFPGA_MEM/src/rtl/appsfpga_load4_a.vhd".
WARNING:Xst:647 - Input <in_rst_active_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <apps_cntl_an> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <apps_cntl_ap> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <trigger> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <num_patterns> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_init_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <arst_gq> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <appcore_STEP_VCC_q> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SYNC_OUT_sys<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SYNC_OUT_mem> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <clk_g_div>.
    Found 1-bit register for signal <clk_i_div>.
    Found 10-bit up counter for signal <debounce_delay_cnt>.
    Found 10-bit comparator less for signal <debounce_delay_cnt$cmp_lt0000> created at line 618.
    Found 8-bit register for signal <debounced_dip_sw_iq>.
    Found 1-bit register for signal <debounced_logic_rstz>.
    Found 1-bit register for signal <debounced_pwr_float_iq>.
    Found 8-bit register for signal <dip_sw_capture1q>.
    Found 8-bit register for signal <dip_sw_capture2q>.
    Found 8-bit register for signal <dip_sw_capture3q>.
    Found 4-bit register for signal <in_dmd_type>.
    Found 4-bit register for signal <in_dmd_type_q>.
    Found 1-bit register for signal <onesixty_us_pulse>.
    Found 19-bit comparator less for signal <onesixty_us_pulse$cmp_lt0000> created at line 634.
    Found 1-bit register for signal <pwr_float_capture1q>.
    Found 1-bit register for signal <pwr_float_capture2q>.
    Found 1-bit register for signal <pwr_float_capture3q>.
    Found 19-bit up counter for signal <reset_delay_cnt>.
    Found 1-bit register for signal <reset_pb_capture1q>.
    Found 1-bit register for signal <reset_pb_capture2q>.
    Found 1-bit register for signal <reset_pb_capture3q>.
    Found 1-bit register for signal <reset_pb_capture4q>.
    Found 1-bit register for signal <twenty_us_pulse>.
    Summary:
	inferred   2 Counter(s).
	inferred  53 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <appsfpga> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x64-bit dual-port RAM                               : 2
# ROMs                                                 : 1
 16x4-bit ROM                                          : 1
# Multipliers                                          : 2
 3x3-bit multiplier                                    : 2
# Adders/Subtractors                                   : 32
 11-bit adder                                          : 5
 12-bit adder                                          : 2
 14-bit adder                                          : 2
 16-bit subtractor                                     : 1
 3-bit adder                                           : 3
 4-bit adder                                           : 2
 4-bit subtractor                                      : 1
 5-bit adder                                           : 3
 5-bit subtractor                                      : 2
 6-bit adder                                           : 4
 6-bit subtractor                                      : 4
 7-bit adder                                           : 2
 7-bit addsub                                          : 1
# Counters                                             : 121
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 12-bit up counter                                     : 3
 14-bit up counter                                     : 1
 15-bit up counter                                     : 2
 16-bit up counter                                     : 1
 19-bit up counter                                     : 1
 2-bit down counter                                    : 1
 2-bit up counter                                      : 3
 27-bit up counter                                     : 1
 3-bit down counter                                    : 3
 3-bit up counter                                      : 1
 4-bit down counter                                    : 2
 4-bit up counter                                      : 6
 5-bit down counter                                    : 5
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
 6-bit updown counter                                  : 82
 7-bit up counter                                      : 1
 8-bit down counter                                    : 3
# Accumulators                                         : 1
 2-bit up accumulator                                  : 1
# Registers                                            : 1581
 1-bit register                                        : 1355
 11-bit register                                       : 43
 12-bit register                                       : 3
 128-bit register                                      : 8
 14-bit register                                       : 3
 15-bit register                                       : 1
 16-bit register                                       : 12
 18-bit register                                       : 1
 2-bit register                                        : 41
 25-bit register                                       : 3
 27-bit register                                       : 4
 3-bit register                                        : 16
 31-bit register                                       : 7
 32-bit register                                       : 1
 4-bit register                                        : 24
 5-bit register                                        : 14
 6-bit register                                        : 9
 64-bit register                                       : 24
 7-bit register                                        : 6
 8-bit register                                        : 6
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 99
 10-bit comparator less                                : 2
 11-bit comparator equal                               : 39
 11-bit comparator greatequal                          : 1
 11-bit comparator less                                : 1
 11-bit comparator lessequal                           : 1
 11-bit comparator not equal                           : 1
 12-bit comparator equal                               : 1
 12-bit comparator greatequal                          : 2
 12-bit comparator greater                             : 1
 12-bit comparator lessequal                           : 1
 14-bit comparator greatequal                          : 2
 14-bit comparator greater                             : 1
 14-bit comparator less                                : 1
 14-bit comparator lessequal                           : 1
 14-bit comparator not equal                           : 4
 15-bit comparator greatequal                          : 2
 15-bit comparator less                                : 1
 16-bit comparator greatequal                          : 1
 16-bit comparator greater                             : 1
 18-bit comparator equal                               : 1
 19-bit comparator less                                : 1
 2-bit comparator equal                                : 1
 2-bit comparator greatequal                           : 1
 2-bit comparator less                                 : 2
 3-bit comparator greatequal                           : 2
 3-bit comparator lessequal                            : 1
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 1
 4-bit comparator equal                                : 5
 4-bit comparator greatequal                           : 1
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 2
 5-bit comparator equal                                : 3
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 2
 5-bit comparator lessequal                            : 5
 6-bit comparator equal                                : 1
 6-bit comparator greatequal                           : 1
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 16
 1-bit 36-to-1 multiplexer                             : 5
 1-bit 64-to-1 multiplexer                             : 2
 1-bit 8-to-1 multiplexer                              : 8
 128-bit 8-to-1 multiplexer                            : 1
# Xors                                                 : 14
 1-bit xor2                                            : 14

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <i_appscore/MEMORY_IO_INST/current_state/FSM> on signal <current_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 10
-------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state/FSM> on signal <cal4_state[1:8]> with one-hot encoding.
-------------------------------------
 State                   | Encoding
-------------------------------------
 cal4_idle               | 00000001
 cal4_init               | 00000010
 cal4_find_window        | 00010000
 cal4_find_edge          | 00001000
 cal4_idel_wait          | 01000000
 cal4_rden_pipe_clr_wait | 00000100
 cal4_adj_idel           | 00100000
 cal4_done               | 10000000
-------------------------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_state/FSM> on signal <cal3_state[1:3]> with sequential encoding.
-------------------------------------
 State                   | Encoding
-------------------------------------
 cal3_idle               | 000
 cal3_init               | 001
 cal3_detect             | 100
 cal3_rden_pipe_clr_wait | 010
 cal3_done               | 011
-------------------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state/FSM> on signal <cal2_state[1:9]> with one-hot encoding.
-------------------------------------------
 State                        | Encoding
-------------------------------------------
 cal2_idle                    | 000000001
 cal2_init                    | 000000010
 cal2_init_idel_wait          | 000000100
 cal2_find_edge_pos           | 000001000
 cal2_find_edge_idel_wait_pos | 000100000
 cal2_find_edge_neg           | 001000000
 cal2_find_edge_idel_wait_neg | 100000000
 cal2_dec_idel                | 010000000
 cal2_done                    | 000010000
-------------------------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state/FSM> on signal <cal1_state[1:11]> with one-hot encoding.
-------------------------------------------
 State                      | Encoding
-------------------------------------------
 cal1_idle                  | 00000000001
 cal1_init                  | 00000000010
 cal1_inc_idel              | 00000000100
 cal1_find_first_edge       | 00000001000
 cal1_first_edge_idel_wait  | 00000100000
 cal1_found_first_edge_wait | 00000010000
 cal1_find_second_edge      | 00001000000
 cal1_second_edge_idel_wait | 00100000000
 cal1_calc_idel             | 00010000000
 cal1_dec_idel              | 01000000000
 cal1_done                  | 10000000000
-------------------------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r/FSM> on signal <init_state_r[1:29]> with one-hot encoding.
----------------------------------------------------------
 State                   | Encoding
----------------------------------------------------------
 init_cal1_read          | 00000000000000000000000000001
 init_cal2_read          | 00000000000000100000000000000
 init_cal3_read          | 00010000000000000000000000000
 init_cal4_read          | 00000000000100000000000000000
 init_cal1_write         | 00000000000000010000000000000
 init_cal2_write         | 00000000000001000000000000000
 init_cal3_write         | 00000000000010000000000000000
 init_dummy_active_wait  | 00000000000000001000000000000
 init_precharge          | 00000000000000000000000001000
 init_load_mode          | 00000000000000000000000010000
 init_auto_refresh       | 00000000000000000000000100000
 init_idle               | 00000000000000000000000000010
 init_cnt_200            | 00000000000000000000000000100
 init_cnt_200_wait       | 00000000000000000000100000000
 init_precharge_wait     | 00000000000000000001000000000
 init_mode_register_wait | 00000000000000000010000000000
 init_auto_refresh_wait  | 00000000000000000100000000000
 init_deep_memory_st     | 00000000000000000000001000000
 init_dummy_active       | 00000000000000000000010000000
 init_cal1_write_read    | 00000000010000000000000000000
 init_cal1_read_wait     | 00000000100000000000000000000
 init_cal2_write_read    | 00000010000000000000000000000
 init_cal2_read_wait     | 00000100000000000000000000000
 init_cal3_write_read    | 00001000000000000000000000000
 init_cal3_read_wait     | 00100000000000000000000000000
 init_cal4_read_wait     | 10000000000000000000000000000
 init_calib_ref          | 00000001000000000000000000000
 init_zqcl               | unreached
 init_wait_dllk_zqinit   | unreached
 init_cal4_write         | 00000000001000000000000000000
 init_cal4_write_read    | 01000000000000000000000000000
----------------------------------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <i_appscore/DMD_CONTROL_INST/C_BLOCK_WRITE_STATE/FSM> on signal <C_BLOCK_WRITE_STATE[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 s1    | 0000000001
 s2    | 0000000010
 s3    | 0000000100
 s4    | 0000001000
 s5    | 0000010000
 s5b   | 0001000000
 s6    | 0000100000
 s7    | 0010000000
 s8    | 0100000000
 s9    | 1000000000
---------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r/FSM> on signal <state_r[1:4]> with gray encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 ctrl_idle              | 0000
 ctrl_precharge         | 0110
 ctrl_precharge_wait    | 0010
 ctrl_auto_refresh      | 0001
 ctrl_auto_refresh_wait | 0101
 ctrl_active            | 0111
 ctrl_active_wait       | 0100
 ctrl_burst_read        | 1101
 ctrl_read_wait         | 1110
 ctrl_burst_write       | 1100
 ctrl_write_wait        | 1111
 ctrl_precharge_wait1   | 0011
------------------------------------
Reading core <ipcore_dir/ICON.ngc>.
Reading core <ipcore_dir/vio_sys.ngc>.
Reading core <ipcore_dir/vio_mem.ngc>.
Reading core <src/rtl/FIFO_RCV2.ngc>.
Reading core <ipcore_dir/fifo.ngc>.
Reading core <src/rtl/fifo_register.ngc>.
Reading core <ipcore_dir/read_fifo.ngc>.
Loading core <ICON> for timing and area information for instance <i_icon>.
Loading core <vio_sys> for timing and area information for instance <i_vio_sys>.
Loading core <vio_mem> for timing and area information for instance <i_vio_mem>.
Loading core <FIFO_RCV2> for timing and area information for instance <fifo_usb_ab>.
Loading core <fifo> for timing and area information for instance <mem_data_fifo>.
Loading core <fifo_register> for timing and area information for instance <reg_fifo_in>.
Loading core <fifo_register> for timing and area information for instance <reg_fifo_out>.
Loading core <read_fifo> for timing and area information for instance <rd_ab_fifo>.
Loading core <read_fifo> for timing and area information for instance <rd_cd_fifo>.
WARNING:Xst:1290 - Hierarchical block <i_pgen> is unconnected in block <i_appscore>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <i_cnts> is unconnected in block <i_appscore>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <dq_oe_270_1> in Unit <u_phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_oe_270> 
INFO:Xst:2261 - The FF/Latch <ddr_cke_r_0> in Unit <u_phy_init> is equivalent to the following FF/Latch, which will be removed : <ddr_cke_r_1> 
INFO:Xst:2261 - The FF/Latch <ddr_addr_r_0> in Unit <u_phy_init> is equivalent to the following FF/Latch, which will be removed : <ddr_ba_r_2> 
INFO:Xst:2261 - The FF/Latch <init_state_r1_27> in Unit <u_phy_init> is equivalent to the following FF/Latch, which will be removed : <init_state_r1_28> 
INFO:Xst:2261 - The FF/Latch <two_t_enable_r1_0> in Unit <u_ctrl> is equivalent to the following FF/Latch, which will be removed : <two_t_enable_r1_1> 
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_15> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_16> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_17> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_18> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_19> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_20> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_21> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_22> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_23> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_24> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_25> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_26> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_27> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_28> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_29> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_30> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_31> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_63> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_load4_q> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_0> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_1> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_2> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_3> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_4> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_5> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_6> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_7> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_8> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_9> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_10> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_11> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_12> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_13> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_14> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_50> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_51> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_52> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_53> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_54> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_55> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_56> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_57> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_58> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_59> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_60> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_61> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_62> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_63> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_comp_data_q> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_rowad_q_10> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_ns_flip_q> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_32> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_33> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_34> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_35> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_36> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_37> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_38> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_39> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_40> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_41> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_42> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_43> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_44> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_45> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_46> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_47> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_48> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_49> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_11> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_12> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_13> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_14> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_15> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_16> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_17> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_18> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_19> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_20> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_21> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_22> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_23> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_24> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_25> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_26> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_27> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dmd_rowad_10> (without init value) has a constant value of 0 in block <DMD_TRIGGER_CONTROL_INST>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr_addr_r_0> (without init value) has a constant value of 0 in block <u_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_af_cmd_1> (without init value) has a constant value of 0 in block <MEMORY_IO_INST>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_af_cmd_2> (without init value) has a constant value of 0 in block <MEMORY_IO_INST>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_af_addr_0> (without init value) has a constant value of 0 in block <MEMORY_IO_INST>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_af_addr_1> (without init value) has a constant value of 0 in block <MEMORY_IO_INST>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_0> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_1> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_2> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_3> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_4> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_5> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_6> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_7> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_8> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_9> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_10> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_46> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_47> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_48> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_49> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_50> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_51> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_52> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_53> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_54> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_55> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_56> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_57> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_58> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_59> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_60> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_61> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_62> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_28> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_29> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_30> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_31> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_32> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_33> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_34> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_35> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_36> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_37> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_38> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_39> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_40> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_41> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_42> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_43> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_44> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_45> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <reg_fifo_in_sclk_1q_24> of sequential type is unconnected in block <USB_IO_INST>.
WARNING:Xst:2677 - Node <reg_fifo_in_sclk_1q_25> of sequential type is unconnected in block <USB_IO_INST>.
WARNING:Xst:2677 - Node <reg_fifo_in_sclk_1q_26> of sequential type is unconnected in block <USB_IO_INST>.
WARNING:Xst:2677 - Node <reg_fifo_in_sclk_1q_27> of sequential type is unconnected in block <USB_IO_INST>.
WARNING:Xst:2677 - Node <reg_fifo_in_sclk_1q_28> of sequential type is unconnected in block <USB_IO_INST>.
WARNING:Xst:2677 - Node <reg_fifo_in_sclk_1q_29> of sequential type is unconnected in block <USB_IO_INST>.
WARNING:Xst:2677 - Node <reg_fifo_in_sclk_1q_30> of sequential type is unconnected in block <USB_IO_INST>.
WARNING:Xst:2677 - Node <reg_fifo_in_sclk_1q_31> of sequential type is unconnected in block <USB_IO_INST>.
WARNING:Xst:2677 - Node <calib_done_r_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <calib_done_r_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <calib_done_r_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <init_state_r1_4> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_5> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_6> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_7> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_9> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_12> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_13> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_14> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_15> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_16> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_17> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_18> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_19> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_20> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_21> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_22> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_24> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_25> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_27> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_29> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_30> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_2> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_4> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_5> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_6> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_7> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_8> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_9> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_10> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_11> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_12> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_13> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_14> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_15> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_16> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_17> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_18> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_19> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_20> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_21> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_22> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_24> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_25> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_26> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_27> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_28> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_29> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_30> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_0> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_1> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_2> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_3> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_4> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_5> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_6> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_7> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_9> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_10> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_11> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_12> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_13> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_14> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_15> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_16> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_17> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_18> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_19> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_20> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_21> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_22> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_23> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_24> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_25> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_26> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_27> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_28> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_29> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_30> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <ctrl_rden_r_1> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_2> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_3> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_4> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_5> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_6> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_7> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_1> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_2> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_3> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_4> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_5> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_6> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_7> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <af_addr_r1_28> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_29> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_30> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <bank_hit_r1_3> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_28> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_29> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_30> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_28> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_29> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_30> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_0> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_2> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_4> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_6> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_8> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_10> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_11> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2404 -  FFs/Latches <blkaddr<3:3>> (without init value) have a constant value of 0 in block <pgen_pgd>.
WARNING:Xst:2404 -  FFs/Latches <blkaddr<3:3>> (without init value) have a constant value of 0 in block <pgen_pgq>.
WARNING:Xst:2404 -  FFs/Latches <dmd_rowad<10:10>> (without init value) have a constant value of 0 in block <DMD_trigger_control>.
WARNING:Xst:2404 -  FFs/Latches <pgen_pgd_blkad_q<3:3>> (without init value) have a constant value of 0 in block <pgen_pgd>.
WARNING:Xst:2404 -  FFs/Latches <pgen_pgq_blkad_q<3:3>> (without init value) have a constant value of 0 in block <pgen_pgq>.

Synthesizing (advanced) Unit <ddr2_phy_calib>.
	Found pipelined multiplier on signal <calib_rden_dly_10_mult0000>:
		- 1 pipeline level(s) found in a register on signal <count_rden>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <calib_rden_dly_mult0000>:
		- 1 pipeline level(s) found in a register on signal <count_gate>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_calib_rden_dly_10_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_calib_rden_dly_mult0000 by adding 1 register level(s).
Unit <ddr2_phy_calib> synthesized (advanced).

Synthesizing (advanced) Unit <pgen>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_dmd_line_b> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 64-bit                    |          |
    |     clkA           | connected to signal <clk_g>         | rise     |
    |     weA            | connected to signal <locked_init_rstz_gq> | high     |
    |     addrA          | connected to signal <cnts_active_cnt_q3> |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 64-bit                    |          |
    |     addrB          | connected to signal <cnts_active_cnt_q4> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_dmd_line_a> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 64-bit                    |          |
    |     clkA           | connected to signal <clk_g>         | rise     |
    |     weA            | connected to signal <locked_init_rstz_gq> | high     |
    |     addrA          | connected to signal <cnts_active_cnt_q3> |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 64-bit                    |          |
    |     addrB          | connected to signal <cnts_active_cnt_q4> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <pgen> synthesized (advanced).
WARNING:Xst:2677 - Node <af_addr_r1_28> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_29> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_30> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <bank_hit_r1_3> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_28> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_29> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_30> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_28> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_29> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_30> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_0> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_2> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_4> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_6> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_8> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_10> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_11> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <init_state_r1_4> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_5> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_6> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_7> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_9> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_12> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_13> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_14> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_15> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_16> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_17> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_18> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_19> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_20> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_21> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_22> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_24> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_25> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_27> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_28> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_29> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_30> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_2> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_4> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_5> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_6> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_7> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_8> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_9> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_10> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_11> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_12> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_13> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_14> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_15> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_16> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_17> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_18> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_19> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_20> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_21> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_22> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_24> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_25> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_26> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_27> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_28> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_29> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_30> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_0> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_1> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_2> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_3> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_4> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_5> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_6> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_7> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_9> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_10> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_11> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_12> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_13> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_14> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_15> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_16> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_17> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_18> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_19> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_20> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_21> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_22> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_23> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_24> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_25> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_26> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_27> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_28> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_29> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_30> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <calib_done_r_0> of sequential type is unconnected in block <ddr2_phy_calib>.
WARNING:Xst:2677 - Node <calib_done_r_1> of sequential type is unconnected in block <ddr2_phy_calib>.
WARNING:Xst:2677 - Node <calib_done_r_3> of sequential type is unconnected in block <ddr2_phy_calib>.
WARNING:Xst:2677 - Node <ctrl_rden_r_1> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_2> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_3> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_4> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_5> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_6> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_7> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_1> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_2> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_3> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_4> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_5> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_6> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_7> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_64> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_65> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_66> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_67> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_68> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_69> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_70> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_71> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_72> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_73> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_74> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_75> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_76> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_77> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_78> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_79> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_80> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_81> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_82> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_83> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_84> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_85> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_86> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_87> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_88> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_89> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_90> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_91> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_92> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_93> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_94> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_95> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_96> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_97> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_98> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_99> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_100> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_101> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_102> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_103> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_104> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_105> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_106> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_107> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_108> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_109> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_110> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_111> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_112> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_113> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_114> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_115> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_116> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_117> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_118> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_119> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_120> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_121> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_122> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_123> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_124> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_125> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_126> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_127> of sequential type is unconnected in block <DMD_control>.
WARNING:Xst:2677 - Node <reg_fifo_in_sclk_1q_24> of sequential type is unconnected in block <USB_IO>.
WARNING:Xst:2677 - Node <reg_fifo_in_sclk_1q_25> of sequential type is unconnected in block <USB_IO>.
WARNING:Xst:2677 - Node <reg_fifo_in_sclk_1q_26> of sequential type is unconnected in block <USB_IO>.
WARNING:Xst:2677 - Node <reg_fifo_in_sclk_1q_27> of sequential type is unconnected in block <USB_IO>.
WARNING:Xst:2677 - Node <reg_fifo_in_sclk_1q_28> of sequential type is unconnected in block <USB_IO>.
WARNING:Xst:2677 - Node <reg_fifo_in_sclk_1q_29> of sequential type is unconnected in block <USB_IO>.
WARNING:Xst:2677 - Node <reg_fifo_in_sclk_1q_30> of sequential type is unconnected in block <USB_IO>.
WARNING:Xst:2677 - Node <reg_fifo_in_sclk_1q_31> of sequential type is unconnected in block <USB_IO>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q1_11> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q1_12> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q1_13> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q1_14> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q1_15> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q1_16> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q1_17> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q1_18> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q1_19> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q1_20> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q1_21> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q1_22> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q1_23> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q2_11> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q2_12> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q2_13> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q2_14> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q2_15> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q2_16> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q2_17> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q2_18> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q2_19> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q2_20> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q2_21> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q2_22> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q2_23> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q3_11> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q3_12> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q3_13> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q3_14> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q3_15> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q3_16> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q3_17> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q3_18> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q3_19> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q3_20> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q3_21> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q3_22> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q3_23> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q4_11> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q4_12> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q4_13> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q4_14> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q4_15> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q4_16> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q4_17> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q4_18> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q4_19> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q4_20> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q4_21> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q4_22> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q4_23> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q4_24> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q4_25> of sequential type is unconnected in block <pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q4_26> of sequential type is unconnected in block <pgen>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 8
# RAMs                                                 : 2
 32x64-bit dual-port distributed RAM                   : 2
# ROMs                                                 : 1
 16x4-bit ROM                                          : 1
# Multipliers                                          : 2
 3x3-bit registered multiplier                         : 2
# Adders/Subtractors                                   : 32
 11-bit adder                                          : 5
 12-bit adder                                          : 2
 14-bit adder                                          : 2
 16-bit subtractor                                     : 1
 3-bit adder                                           : 3
 4-bit adder                                           : 2
 4-bit subtractor                                      : 1
 5-bit adder                                           : 3
 5-bit subtractor                                      : 2
 6-bit adder                                           : 4
 6-bit subtractor                                      : 4
 7-bit adder                                           : 2
 7-bit addsub                                          : 1
# Counters                                             : 120
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 12-bit up counter                                     : 3
 14-bit up counter                                     : 1
 15-bit up counter                                     : 2
 16-bit up counter                                     : 1
 19-bit up counter                                     : 1
 2-bit down counter                                    : 1
 2-bit up counter                                      : 3
 27-bit up counter                                     : 1
 3-bit down counter                                    : 3
 3-bit up counter                                      : 1
 4-bit down counter                                    : 2
 4-bit up counter                                      : 6
 5-bit down counter                                    : 4
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
 6-bit updown counter                                  : 82
 7-bit up counter                                      : 1
 8-bit down counter                                    : 3
# Accumulators                                         : 1
 2-bit up accumulator                                  : 1
# Registers                                            : 5865
 Flip-Flops                                            : 5865
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 99
 10-bit comparator less                                : 2
 11-bit comparator equal                               : 39
 11-bit comparator greatequal                          : 1
 11-bit comparator less                                : 1
 11-bit comparator lessequal                           : 1
 11-bit comparator not equal                           : 1
 12-bit comparator equal                               : 1
 12-bit comparator greatequal                          : 2
 12-bit comparator greater                             : 1
 12-bit comparator lessequal                           : 1
 14-bit comparator greatequal                          : 2
 14-bit comparator greater                             : 1
 14-bit comparator less                                : 1
 14-bit comparator lessequal                           : 1
 14-bit comparator not equal                           : 4
 15-bit comparator greatequal                          : 2
 15-bit comparator less                                : 1
 16-bit comparator greatequal                          : 1
 16-bit comparator greater                             : 1
 18-bit comparator equal                               : 1
 19-bit comparator less                                : 1
 2-bit comparator equal                                : 1
 2-bit comparator greatequal                           : 1
 2-bit comparator less                                 : 2
 3-bit comparator greatequal                           : 2
 3-bit comparator lessequal                            : 1
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 1
 4-bit comparator equal                                : 5
 4-bit comparator greatequal                           : 1
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 2
 5-bit comparator equal                                : 3
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 2
 5-bit comparator lessequal                            : 5
 6-bit comparator equal                                : 1
 6-bit comparator greatequal                           : 1
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 16
 1-bit 36-to-1 multiplexer                             : 5
 1-bit 64-to-1 multiplexer                             : 2
 1-bit 8-to-1 multiplexer                              : 8
 128-bit 8-to-1 multiplexer                            : 1
# Xors                                                 : 14
 1-bit xor2                                            : 14

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <block_rst6_10> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst4_0> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst4_4> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst4_6> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst4_9> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst4_10> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst5_0> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst5_9> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst5_10> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst9_0> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst9_10> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst7_0> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst7_10> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst8_0> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst8_10> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <row_load_0> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <row_load_2> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pgen_pgs_blkmd_q_0> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst12_0> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst10_0> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst10_6> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst10_10> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst11_0> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst11_10> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst15_0> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst15_6> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst13_0> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst13_8> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst14_0> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <blkmode_0> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst0_0> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst0_4> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst0_7> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst0_8> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst0_9> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst0_10> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst3_0> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst3_9> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst3_10> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst1_0> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst1_8> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst1_9> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst1_10> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst2_0> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst2_9> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst2_10> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst6_0> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst6_7> (without init value) has a constant value of 0 in block <pgen_pgs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <blkaddress_0> (without init value) has a constant value of 0 in block <pgen_pgg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <blkaddress_1> (without init value) has a constant value of 0 in block <pgen_pgg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <blkaddress_2> (without init value) has a constant value of 0 in block <pgen_pgg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pgen_pgg_blkad_q_0> (without init value) has a constant value of 0 in block <pgen_pgg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pgen_pgg_blkad_q_1> (without init value) has a constant value of 0 in block <pgen_pgg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pgen_pgg_blkad_q_2> (without init value) has a constant value of 0 in block <pgen_pgg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <block_rst11_10> (without init value) has a constant value of 0 in block <pgen_pgd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst11_0> (without init value) has a constant value of 0 in block <pgen_pgd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <row_load_2> (without init value) has a constant value of 0 in block <pgen_pgd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <row_load_0> (without init value) has a constant value of 0 in block <pgen_pgd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst9_10> (without init value) has a constant value of 0 in block <pgen_pgd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst9_0> (without init value) has a constant value of 0 in block <pgen_pgd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst7_10> (without init value) has a constant value of 0 in block <pgen_pgd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst7_0> (without init value) has a constant value of 0 in block <pgen_pgd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst5_10> (without init value) has a constant value of 0 in block <pgen_pgd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst5_9> (without init value) has a constant value of 0 in block <pgen_pgd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst5_0> (without init value) has a constant value of 0 in block <pgen_pgd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst3_10> (without init value) has a constant value of 0 in block <pgen_pgd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst3_9> (without init value) has a constant value of 0 in block <pgen_pgd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst3_0> (without init value) has a constant value of 0 in block <pgen_pgd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst1_10> (without init value) has a constant value of 0 in block <pgen_pgd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst1_9> (without init value) has a constant value of 0 in block <pgen_pgd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst1_8> (without init value) has a constant value of 0 in block <pgen_pgd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst1_0> (without init value) has a constant value of 0 in block <pgen_pgd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst14_5> (without init value) has a constant value of 0 in block <pgen_pgd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst14_0> (without init value) has a constant value of 0 in block <pgen_pgd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst13_8> (without init value) has a constant value of 0 in block <pgen_pgd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst13_0> (without init value) has a constant value of 0 in block <pgen_pgd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst15_7> (without init value) has a constant value of 0 in block <pgen_pgd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst15_6> (without init value) has a constant value of 0 in block <pgen_pgd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst15_0> (without init value) has a constant value of 0 in block <pgen_pgd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <block_rst14_0> (without init value) has a constant value of 0 in block <pgen_pgq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst15_0> (without init value) has a constant value of 0 in block <pgen_pgq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst15_6> (without init value) has a constant value of 0 in block <pgen_pgq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst3_0> (without init value) has a constant value of 0 in block <pgen_pgq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst3_9> (without init value) has a constant value of 0 in block <pgen_pgq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst3_10> (without init value) has a constant value of 0 in block <pgen_pgq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst7_0> (without init value) has a constant value of 0 in block <pgen_pgq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst7_10> (without init value) has a constant value of 0 in block <pgen_pgq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <row_load_0> (without init value) has a constant value of 0 in block <pgen_pgq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <row_load_2> (without init value) has a constant value of 0 in block <pgen_pgq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst11_0> (without init value) has a constant value of 0 in block <pgen_pgq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <block_rst11_10> (without init value) has a constant value of 0 in block <pgen_pgq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pgen_pgq_blkad_q_0> (without init value) has a constant value of 0 in block <pgen_pgq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <blkaddr_0> (without init value) has a constant value of 0 in block <pgen_pgq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_af_cmd_1> (without init value) has a constant value of 0 in block <MEM_IO_Verilog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <app_af_cmd_2> (without init value) has a constant value of 0 in block <MEM_IO_Verilog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <app_af_addr_0> (without init value) has a constant value of 0 in block <MEM_IO_Verilog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <app_af_addr_1> (without init value) has a constant value of 0 in block <MEM_IO_Verilog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_load4_q> (without init value) has a constant value of 0 in block <appscore>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <two_t_enable_r1_0> in Unit <ddr2_ctrl> is equivalent to the following FF/Latch, which will be removed : <two_t_enable_r1_1> 
INFO:Xst:2261 - The FF/Latch <dq_oe_270_1> in Unit <ddr2_phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_oe_270> 
INFO:Xst:2261 - The FF/Latch <block_rst5_6> in Unit <pgen_pgs> is equivalent to the following FF/Latch, which will be removed : <block_rst9_9> 
INFO:Xst:2261 - The FF/Latch <block_rst15_1> in Unit <pgen_pgs> is equivalent to the following 23 FFs/Latches, which will be removed : <block_rst15_3> <block_rst13_1> <block_rst13_2> <block_rst13_3> <block_rst14_2> <block_rst14_6> <block_rst3_1> <block_rst1_1> <block_rst1_2> <block_rst2_2> <block_rst6_2> <block_rst5_1> <block_rst5_2> <block_rst5_3> <block_rst9_1> <block_rst9_2> <block_rst9_5> <block_rst7_1> <block_rst7_3> <block_rst7_4> <block_rst10_2> <block_rst11_1> <block_rst11_4> 
INFO:Xst:2261 - The FF/Latch <block_rst15_9> in Unit <pgen_pgs> is equivalent to the following 9 FFs/Latches, which will be removed : <block_rst13_7> <block_rst13_9> <block_rst14_9> <block_rst3_7> <block_rst1_6> <block_rst6_5> <block_rst6_8> <block_rst7_8> <block_rst8_8> 
INFO:Xst:2261 - The FF/Latch <block_rst15_7> in Unit <pgen_pgs> is equivalent to the following 7 FFs/Latches, which will be removed : <block_rst14_4> <block_rst3_5> <block_rst2_4> <block_rst2_6> <block_rst7_6> <block_rst12_6> <block_rst12_8> 
INFO:Xst:2261 - The FF/Latch <block_rst9_6> in Unit <pgen_pgs> is equivalent to the following FF/Latch, which will be removed : <block_rst9_7> 
INFO:Xst:2261 - The FF/Latch <block_rst15_2> in Unit <pgen_pgs> is equivalent to the following 26 FFs/Latches, which will be removed : <block_rst15_4> <block_rst14_1> <block_rst0_1> <block_rst0_2> <block_rst0_6> <block_rst3_2> <block_rst3_3> <block_rst3_4> <block_rst1_3> <block_rst1_5> <block_rst2_1> <block_rst6_1> <block_rst5_8> <block_rst9_3> <block_rst7_2> <block_rst8_1> <block_rst8_2> <block_rst8_7> <block_rst12_1> <block_rst12_2> <block_rst10_1> <block_rst10_9> <block_rst11_2> <block_rst11_3> <block_rst11_6> <block_rst11_9> 
INFO:Xst:2261 - The FF/Latch <block_rst4_1> in Unit <pgen_pgs> is equivalent to the following 2 FFs/Latches, which will be removed : <block_rst4_2> <block_rst4_8> 
INFO:Xst:2261 - The FF/Latch <block_rst2_8> in Unit <pgen_pgs> is equivalent to the following 5 FFs/Latches, which will be removed : <block_rst4_5> <block_rst12_5> <block_rst12_10> <block_rst10_7> <block_rst11_7> 
INFO:Xst:2261 - The FF/Latch <block_rst15_5> in Unit <pgen_pgs> is equivalent to the following 4 FFs/Latches, which will be removed : <block_rst14_8> <block_rst7_5> <block_rst8_4> <block_rst12_4> 
INFO:Xst:2261 - The FF/Latch <block_rst15_10> in Unit <pgen_pgs> is equivalent to the following 13 FFs/Latches, which will be removed : <block_rst13_10> <block_rst14_10> <block_rst0_5> <block_rst3_8> <block_rst1_7> <block_rst6_9> <block_rst4_7> <block_rst5_7> <block_rst7_9> <block_rst8_5> <block_rst8_9> <block_rst10_8> <block_rst11_8> 
INFO:Xst:2261 - The FF/Latch <block_rst2_5> in Unit <pgen_pgs> is equivalent to the following 4 FFs/Latches, which will be removed : <block_rst2_7> <block_rst12_7> <block_rst12_9> <block_rst10_5> 
INFO:Xst:2261 - The FF/Latch <block_rst13_5> in Unit <pgen_pgs> is equivalent to the following 9 FFs/Latches, which will be removed : <block_rst14_3> <block_rst14_7> <block_rst0_3> <block_rst6_3> <block_rst5_4> <block_rst5_5> <block_rst9_4> <block_rst9_8> <block_rst8_3> 
INFO:Xst:2261 - The FF/Latch <block_rst6_4> in Unit <pgen_pgs> is equivalent to the following 2 FFs/Latches, which will be removed : <block_rst10_4> <block_rst11_5> 
INFO:Xst:2261 - The FF/Latch <block_rst15_8> in Unit <pgen_pgs> is equivalent to the following 9 FFs/Latches, which will be removed : <block_rst13_4> <block_rst3_6> <block_rst1_4> <block_rst2_3> <block_rst6_6> <block_rst7_7> <block_rst8_6> <block_rst12_3> <block_rst10_3> 
INFO:Xst:2261 - The FF/Latch <blkmode_0> in Unit <pgen_pgg> is equivalent to the following 2 FFs/Latches, which will be removed : <blkmode_1> <blkaddress_3> 
INFO:Xst:2261 - The FF/Latch <pgen_pgg_blkmd_q_0> in Unit <pgen_pgg> is equivalent to the following 2 FFs/Latches, which will be removed : <pgen_pgg_blkmd_q_1> <pgen_pgg_blkad_q_3> 
INFO:Xst:2261 - The FF/Latch <ddr_cke_r_0> in Unit <ddr2_phy_init> is equivalent to the following FF/Latch, which will be removed : <ddr_cke_r_1> 
INFO:Xst:2261 - The FF/Latch <block_rst5_6> in Unit <pgen_pgd> is equivalent to the following FF/Latch, which will be removed : <block_rst9_9> 
INFO:Xst:2261 - The FF/Latch <block_rst14_4> in Unit <pgen_pgd> is equivalent to the following 2 FFs/Latches, which will be removed : <block_rst9_6> <block_rst9_7> 
INFO:Xst:2261 - The FF/Latch <block_rst15_1> in Unit <pgen_pgd> is equivalent to the following 19 FFs/Latches, which will be removed : <block_rst15_3> <block_rst13_1> <block_rst13_2> <block_rst13_3> <block_rst14_2> <block_rst1_1> <block_rst1_2> <block_rst3_1> <block_rst5_1> <block_rst5_2> <block_rst5_3> <block_rst7_1> <block_rst7_3> <block_rst7_4> <block_rst9_1> <block_rst9_2> <block_rst9_5> <block_rst11_1> <block_rst11_4> 
INFO:Xst:2261 - The FF/Latch <block_rst3_5> in Unit <pgen_pgd> is equivalent to the following FF/Latch, which will be removed : <block_rst7_6> 
INFO:Xst:2261 - The FF/Latch <block_rst15_9> in Unit <pgen_pgd> is equivalent to the following 5 FFs/Latches, which will be removed : <block_rst13_7> <block_rst13_9> <block_rst1_6> <block_rst3_7> <block_rst7_8> 
INFO:Xst:2261 - The FF/Latch <block_rst15_5> in Unit <pgen_pgd> is equivalent to the following 3 FFs/Latches, which will be removed : <block_rst14_8> <block_rst14_9> <block_rst7_5> 
INFO:Xst:2261 - The FF/Latch <block_rst15_2> in Unit <pgen_pgd> is equivalent to the following 14 FFs/Latches, which will be removed : <block_rst15_4> <block_rst14_1> <block_rst1_3> <block_rst1_5> <block_rst3_2> <block_rst3_3> <block_rst3_4> <block_rst5_8> <block_rst7_2> <block_rst9_3> <block_rst11_2> <block_rst11_3> <block_rst11_6> <block_rst11_9> 
INFO:Xst:2261 - The FF/Latch <block_rst13_10> in Unit <pgen_pgd> is equivalent to the following 7 FFs/Latches, which will be removed : <block_rst14_6> <block_rst14_10> <block_rst1_7> <block_rst3_8> <block_rst5_7> <block_rst7_9> <block_rst11_8> 
INFO:Xst:2261 - The FF/Latch <block_rst13_5> in Unit <pgen_pgd> is equivalent to the following 5 FFs/Latches, which will be removed : <block_rst14_3> <block_rst5_4> <block_rst5_5> <block_rst9_4> <block_rst9_8> 
INFO:Xst:2261 - The FF/Latch <block_rst15_10> in Unit <pgen_pgd> is equivalent to the following 2 FFs/Latches, which will be removed : <block_rst14_7> <block_rst11_7> 
INFO:Xst:2261 - The FF/Latch <block_rst15_8> in Unit <pgen_pgd> is equivalent to the following 4 FFs/Latches, which will be removed : <block_rst13_4> <block_rst1_4> <block_rst3_6> <block_rst7_7> 
INFO:Xst:2261 - The FF/Latch <block_rst14_2> in Unit <pgen_pgq> is equivalent to the following 9 FFs/Latches, which will be removed : <block_rst14_6> <block_rst15_1> <block_rst15_3> <block_rst3_1> <block_rst7_1> <block_rst7_3> <block_rst7_4> <block_rst11_1> <block_rst11_4> 
INFO:Xst:2261 - The FF/Latch <block_rst14_4> in Unit <pgen_pgq> is equivalent to the following 3 FFs/Latches, which will be removed : <block_rst15_7> <block_rst3_5> <block_rst7_6> 
INFO:Xst:2261 - The FF/Latch <block_rst14_9> in Unit <pgen_pgq> is equivalent to the following 3 FFs/Latches, which will be removed : <block_rst15_9> <block_rst3_7> <block_rst7_8> 
INFO:Xst:2261 - The FF/Latch <block_rst14_1> in Unit <pgen_pgq> is equivalent to the following 10 FFs/Latches, which will be removed : <block_rst15_2> <block_rst15_4> <block_rst3_2> <block_rst3_3> <block_rst3_4> <block_rst7_2> <block_rst11_2> <block_rst11_3> <block_rst11_6> <block_rst11_9> 
INFO:Xst:2261 - The FF/Latch <block_rst14_8> in Unit <pgen_pgq> is equivalent to the following 2 FFs/Latches, which will be removed : <block_rst15_5> <block_rst7_5> 
INFO:Xst:2261 - The FF/Latch <block_rst14_10> in Unit <pgen_pgq> is equivalent to the following 4 FFs/Latches, which will be removed : <block_rst15_10> <block_rst3_8> <block_rst7_9> <block_rst11_8> 
INFO:Xst:2261 - The FF/Latch <block_rst14_3> in Unit <pgen_pgq> is equivalent to the following FF/Latch, which will be removed : <block_rst14_7> 
INFO:Xst:2261 - The FF/Latch <blkmode_0> in Unit <pgen_pgq> is equivalent to the following FF/Latch, which will be removed : <blkmode_1> 
INFO:Xst:2261 - The FF/Latch <block_rst15_8> in Unit <pgen_pgq> is equivalent to the following 2 FFs/Latches, which will be removed : <block_rst3_6> <block_rst7_7> 
INFO:Xst:2261 - The FF/Latch <pgen_row_0> in Unit <pgen> is equivalent to the following FF/Latch, which will be removed : <cnts_pattern_cnt_q1_0> 
INFO:Xst:2261 - The FF/Latch <pgen_row_1> in Unit <pgen> is equivalent to the following FF/Latch, which will be removed : <cnts_pattern_cnt_q1_1> 
INFO:Xst:2261 - The FF/Latch <pgen_row_2> in Unit <pgen> is equivalent to the following FF/Latch, which will be removed : <cnts_pattern_cnt_q1_2> 
INFO:Xst:2261 - The FF/Latch <pgen_row_3> in Unit <pgen> is equivalent to the following FF/Latch, which will be removed : <cnts_pattern_cnt_q1_3> 
INFO:Xst:2261 - The FF/Latch <pgen_row_4> in Unit <pgen> is equivalent to the following FF/Latch, which will be removed : <cnts_pattern_cnt_q1_4> 
INFO:Xst:2261 - The FF/Latch <pgen_row_5> in Unit <pgen> is equivalent to the following FF/Latch, which will be removed : <cnts_pattern_cnt_q1_5> 
INFO:Xst:2261 - The FF/Latch <pgen_row_6> in Unit <pgen> is equivalent to the following FF/Latch, which will be removed : <cnts_pattern_cnt_q1_6> 
INFO:Xst:2261 - The FF/Latch <pgen_row_7> in Unit <pgen> is equivalent to the following FF/Latch, which will be removed : <cnts_pattern_cnt_q1_7> 
INFO:Xst:2261 - The FF/Latch <pgen_row_8> in Unit <pgen> is equivalent to the following FF/Latch, which will be removed : <cnts_pattern_cnt_q1_8> 
INFO:Xst:2261 - The FF/Latch <pgen_row_9> in Unit <pgen> is equivalent to the following FF/Latch, which will be removed : <cnts_pattern_cnt_q1_9> 
INFO:Xst:2261 - The FF/Latch <pgen_row_10> in Unit <pgen> is equivalent to the following FF/Latch, which will be removed : <cnts_pattern_cnt_q1_10> 
INFO:Xst:2261 - The FF/Latch <pgen_row_q1_0> in Unit <pgen> is equivalent to the following FF/Latch, which will be removed : <cnts_pattern_cnt_q2_0> 
INFO:Xst:2261 - The FF/Latch <pgen_row_q1_1> in Unit <pgen> is equivalent to the following FF/Latch, which will be removed : <cnts_pattern_cnt_q2_1> 
INFO:Xst:2261 - The FF/Latch <pgen_row_q1_2> in Unit <pgen> is equivalent to the following FF/Latch, which will be removed : <cnts_pattern_cnt_q2_2> 
INFO:Xst:2261 - The FF/Latch <pgen_row_q1_3> in Unit <pgen> is equivalent to the following FF/Latch, which will be removed : <cnts_pattern_cnt_q2_3> 
INFO:Xst:2261 - The FF/Latch <pgen_row_q1_4> in Unit <pgen> is equivalent to the following FF/Latch, which will be removed : <cnts_pattern_cnt_q2_4> 
INFO:Xst:2261 - The FF/Latch <pgen_row_q1_5> in Unit <pgen> is equivalent to the following FF/Latch, which will be removed : <cnts_pattern_cnt_q2_5> 
INFO:Xst:2261 - The FF/Latch <pgen_row_q1_6> in Unit <pgen> is equivalent to the following FF/Latch, which will be removed : <cnts_pattern_cnt_q2_6> 
INFO:Xst:2261 - The FF/Latch <pgen_row_q1_7> in Unit <pgen> is equivalent to the following FF/Latch, which will be removed : <cnts_pattern_cnt_q2_7> 
INFO:Xst:2261 - The FF/Latch <pgen_row_q1_8> in Unit <pgen> is equivalent to the following FF/Latch, which will be removed : <cnts_pattern_cnt_q2_8> 
INFO:Xst:2261 - The FF/Latch <pgen_row_q1_9> in Unit <pgen> is equivalent to the following FF/Latch, which will be removed : <cnts_pattern_cnt_q2_9> 
INFO:Xst:2261 - The FF/Latch <pgen_row_q1_10> in Unit <pgen> is equivalent to the following FF/Latch, which will be removed : <cnts_pattern_cnt_q2_10> 
INFO:Xst:2261 - The FF/Latch <block_rst15_2> in Unit <pgen_pgs> is equivalent to the following FF/Latch, which will be removed : <block_rst4_1> 
INFO:Xst:2261 - The FF/Latch <xga> in Unit <pgen_pgs> is equivalent to the following FF/Latch, which will be removed : <row_load_5> 
INFO:Xst:2261 - The FF/Latch <block_rst15_8> in Unit <pgen_pgs> is equivalent to the following FF/Latch, which will be removed : <block_rst4_3> 
INFO:Xst:2261 - The FF/Latch <row_load_5> in Unit <pgen_pgd> is equivalent to the following FF/Latch, which will be removed : <xga> 
INFO:Xst:2261 - The FF/Latch <row_load_5> in Unit <pgen_pgq> is equivalent to the following FF/Latch, which will be removed : <xga> 
INFO:Xst:2261 - The FF/Latch <pgen_pgq_blkmd_q_0> in Unit <pgen_pgq> is equivalent to the following FF/Latch, which will be removed : <pgen_pgq_blkmd_q_1> 
WARNING:Xst:1710 - FF/Latch <burst_addr_r_0> (without init value) has a constant value of 0 in block <ddr2_phy_init>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance gen_stg2_sg1.u_iddr_dq in unit ddr2_phy_dq_iob of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance u_af in unit ddr2_usr_addr_fifo of type FIFO36 has been replaced by FIFO36_EXP
INFO:Xst:1901 - Instance gen_no_ecc.gen_wdf[0].u_wdf in unit ddr2_usr_wr of type FIFO36_72 has been replaced by FIFO36_72_EXP
INFO:Xst:1901 - Instance gen_no_ecc.gen_wdf[1].u_wdf in unit ddr2_usr_wr of type FIFO36_72 has been replaced by FIFO36_72_EXP
WARNING:Xst:1710 - FF/Latch <ddr_ba_r_2> (without init value) has a constant value of 0 in block <ddr2_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_addr_r_0> (without init value) has a constant value of 0 in block <ddr2_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rowmd_0> (without init value) has a constant value of 1 in block <pgen_pgd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rowmd_0> (without init value) has a constant value of 1 in block <pgen_pgq>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ddr_addr_r_1> in Unit <ddr2_phy_init> is equivalent to the following FF/Latch, which will be removed : <ddr_addr_r_4> 
INFO:Xst:2261 - The FF/Latch <count_gate_0> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult_calib_rden_dly_mult0000_2> 
INFO:Xst:2261 - The FF/Latch <count_gate_1> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult_calib_rden_dly_mult0000_1> 
INFO:Xst:2261 - The FF/Latch <count_gate_2> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult_calib_rden_dly_mult0000_0> 
INFO:Xst:2261 - The FF/Latch <count_rden_0> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult_calib_rden_dly_10_mult0000_2> 
INFO:Xst:2261 - The FF/Latch <count_rden_1> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult_calib_rden_dly_10_mult0000_1> 
INFO:Xst:2261 - The FF/Latch <count_rden_2> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult_calib_rden_dly_10_mult0000_0> 
INFO:Xst:2261 - The FF/Latch <blkmode_0> in Unit <pgen_pgd> is equivalent to the following FF/Latch, which will be removed : <blkmode_1> 
INFO:Xst:2261 - The FF/Latch <pgen_pgd_rowmd_0> in Unit <pgen_pgd> is equivalent to the following FF/Latch, which will be removed : <pgen_pgd_data_valid_q> 
INFO:Xst:2261 - The FF/Latch <pgen_pgq_rowmd_0> in Unit <pgen_pgq> is equivalent to the following FF/Latch, which will be removed : <pgen_pgq_data_valid_q> 
INFO:Xst:2261 - The FF/Latch <dmd_rowad_4> in Unit <DMD_trigger_control> is equivalent to the following 2 FFs/Latches, which will be removed : <dmd_rowad_6> <dmd_rowad_8> 
INFO:Xst:2261 - The FF/Latch <dmd_rowad_0> in Unit <DMD_trigger_control> is equivalent to the following 3 FFs/Latches, which will be removed : <dmd_rowad_1> <dmd_rowad_2> <dmd_rowad_3> 
INFO:Xst:2261 - The FF/Latch <doutd_temp1_2> in Unit <pgen> is equivalent to the following 29 FFs/Latches, which will be removed : <doutd_temp1_7> <doutd_temp1_10> <doutd_temp1_15> <doutd_temp1_18> <doutd_temp1_23> <doutd_temp1_26> <doutd_temp1_31> <doutd_temp1_34> <doutd_temp1_39> <doutd_temp1_42> <doutd_temp1_50> <doutd_temp1_55> <doutd_temp1_58> <doutd_temp1_63> <doutb_temp1_2> <doutb_temp1_7> <doutb_temp1_10> <doutb_temp1_18> <doutb_temp1_23> <doutb_temp1_26> <doutb_temp1_31> <doutb_temp1_34> <doutb_temp1_39> <doutb_temp1_42> <doutb_temp1_47> <doutb_temp1_50> <doutb_temp1_55> <doutb_temp1_58> <doutb_temp1_63> 
INFO:Xst:2261 - The FF/Latch <doutc_temp1_0> in Unit <pgen> is equivalent to the following 28 FFs/Latches, which will be removed : <doutc_temp1_5> <doutc_temp1_8> <doutc_temp1_13> <doutc_temp1_16> <doutc_temp1_21> <doutc_temp1_24> <doutc_temp1_29> <doutc_temp1_32> <doutc_temp1_37> <doutc_temp1_40> <doutc_temp1_45> <doutc_temp1_53> <doutc_temp1_56> <doutc_temp1_61> <douta_temp1_0> <douta_temp1_5> <douta_temp1_8> <douta_temp1_13> <douta_temp1_21> <douta_temp1_24> <douta_temp1_29> <douta_temp1_32> <douta_temp1_37> <douta_temp1_40> <douta_temp1_45> <douta_temp1_53> <douta_temp1_56> <douta_temp1_61> 
INFO:Xst:2261 - The FF/Latch <doutc_temp1_1> in Unit <pgen> is equivalent to the following 31 FFs/Latches, which will be removed : <doutc_temp1_4> <doutc_temp1_9> <doutc_temp1_12> <doutc_temp1_17> <doutc_temp1_20> <doutc_temp1_25> <doutc_temp1_28> <doutc_temp1_33> <doutc_temp1_36> <doutc_temp1_41> <doutc_temp1_44> <doutc_temp1_49> <doutc_temp1_52> <doutc_temp1_57> <doutc_temp1_60> <douta_temp1_1> <douta_temp1_4> <douta_temp1_9> <douta_temp1_12> <douta_temp1_17> <douta_temp1_20> <douta_temp1_25> <douta_temp1_28> <douta_temp1_33> <douta_temp1_36> <douta_temp1_41> <douta_temp1_44> <douta_temp1_49> <douta_temp1_52> <douta_temp1_57> <douta_temp1_60> 
INFO:Xst:2261 - The FF/Latch <doutd_temp1_47> in Unit <pgen> is equivalent to the following FF/Latch, which will be removed : <doutb_temp1_15> 
INFO:Xst:2261 - The FF/Latch <doutc_temp1_3> in Unit <pgen> is equivalent to the following 31 FFs/Latches, which will be removed : <doutc_temp1_6> <doutc_temp1_11> <doutc_temp1_14> <doutc_temp1_19> <doutc_temp1_22> <doutc_temp1_27> <doutc_temp1_30> <doutc_temp1_35> <doutc_temp1_38> <doutc_temp1_43> <doutc_temp1_46> <doutc_temp1_51> <doutc_temp1_54> <doutc_temp1_59> <doutc_temp1_62> <douta_temp1_3> <douta_temp1_6> <douta_temp1_11> <douta_temp1_14> <douta_temp1_19> <douta_temp1_22> <douta_temp1_27> <douta_temp1_30> <douta_temp1_35> <douta_temp1_38> <douta_temp1_43> <douta_temp1_46> <douta_temp1_51> <douta_temp1_54> <douta_temp1_59> <douta_temp1_62> 
INFO:Xst:2261 - The FF/Latch <doutc_temp1_2> in Unit <pgen> is equivalent to the following 28 FFs/Latches, which will be removed : <doutc_temp1_7> <doutc_temp1_10> <doutc_temp1_15> <doutc_temp1_18> <doutc_temp1_23> <doutc_temp1_26> <doutc_temp1_31> <doutc_temp1_34> <doutc_temp1_39> <doutc_temp1_42> <doutc_temp1_47> <doutc_temp1_50> <doutc_temp1_55> <doutc_temp1_58> <douta_temp1_2> <douta_temp1_7> <douta_temp1_10> <douta_temp1_15> <douta_temp1_18> <douta_temp1_23> <douta_temp1_26> <douta_temp1_34> <douta_temp1_39> <douta_temp1_42> <douta_temp1_47> <douta_temp1_50> <douta_temp1_55> <douta_temp1_58> 
INFO:Xst:2261 - The FF/Latch <doutd_temp1_0> in Unit <pgen> is equivalent to the following 31 FFs/Latches, which will be removed : <doutd_temp1_5> <doutd_temp1_8> <doutd_temp1_13> <doutd_temp1_16> <doutd_temp1_21> <doutd_temp1_24> <doutd_temp1_29> <doutd_temp1_32> <doutd_temp1_37> <doutd_temp1_40> <doutd_temp1_45> <doutd_temp1_48> <doutd_temp1_53> <doutd_temp1_56> <doutd_temp1_61> <doutb_temp1_0> <doutb_temp1_5> <doutb_temp1_8> <doutb_temp1_13> <doutb_temp1_16> <doutb_temp1_21> <doutb_temp1_24> <doutb_temp1_29> <doutb_temp1_32> <doutb_temp1_37> <doutb_temp1_40> <doutb_temp1_45> <doutb_temp1_48> <doutb_temp1_53> <doutb_temp1_56> <doutb_temp1_61> 
INFO:Xst:2261 - The FF/Latch <doutd_temp1_1> in Unit <pgen> is equivalent to the following 31 FFs/Latches, which will be removed : <doutd_temp1_4> <doutd_temp1_9> <doutd_temp1_12> <doutd_temp1_17> <doutd_temp1_20> <doutd_temp1_25> <doutd_temp1_28> <doutd_temp1_33> <doutd_temp1_36> <doutd_temp1_41> <doutd_temp1_44> <doutd_temp1_49> <doutd_temp1_52> <doutd_temp1_57> <doutd_temp1_60> <doutb_temp1_1> <doutb_temp1_4> <doutb_temp1_9> <doutb_temp1_12> <doutb_temp1_17> <doutb_temp1_20> <doutb_temp1_25> <doutb_temp1_28> <doutb_temp1_33> <doutb_temp1_36> <doutb_temp1_41> <doutb_temp1_44> <doutb_temp1_49> <doutb_temp1_52> <doutb_temp1_57> <doutb_temp1_60> 
INFO:Xst:2261 - The FF/Latch <doutd_temp1_3> in Unit <pgen> is equivalent to the following 31 FFs/Latches, which will be removed : <doutd_temp1_6> <doutd_temp1_11> <doutd_temp1_14> <doutd_temp1_19> <doutd_temp1_22> <doutd_temp1_27> <doutd_temp1_30> <doutd_temp1_35> <doutd_temp1_38> <doutd_temp1_43> <doutd_temp1_46> <doutd_temp1_51> <doutd_temp1_54> <doutd_temp1_59> <doutd_temp1_62> <doutb_temp1_3> <doutb_temp1_6> <doutb_temp1_11> <doutb_temp1_14> <doutb_temp1_19> <doutb_temp1_22> <doutb_temp1_27> <doutb_temp1_30> <doutb_temp1_35> <doutb_temp1_38> <doutb_temp1_43> <doutb_temp1_46> <doutb_temp1_51> <doutb_temp1_54> <doutb_temp1_59> <doutb_temp1_62> 

Optimizing unit <appsfpga> ...

Optimizing unit <counter_4096> ...

Optimizing unit <ddr2_infrastructure> ...

Optimizing unit <ddr2_ctrl> ...

Optimizing unit <ddr2_phy_write> ...

Optimizing unit <pgen_clear> ...

Optimizing unit <pgen_pgs> ...

Optimizing unit <pgen_pgg> ...

Optimizing unit <PLL_400> ...

Optimizing unit <pll_mem> ...

Optimizing unit <ddr_lvds_io> ...

Optimizing unit <ddr_se_io> ...

Optimizing unit <PLL_USB> ...

Optimizing unit <ddr2_idelay_ctrl> ...

Optimizing unit <ddr2_phy_ctl_io> ...

Optimizing unit <ddr2_phy_init> ...

Optimizing unit <ddr2_phy_calib> ...

Optimizing unit <ddr2_phy_dqs_iob> ...

Optimizing unit <ddr2_phy_dm_iob> ...

Optimizing unit <ddr2_phy_dq_iob> ...

Optimizing unit <ddr2_usr_rd> ...

Optimizing unit <ddr2_usr_addr_fifo> ...

Optimizing unit <ddr2_usr_wr> ...

Optimizing unit <D4100_registers> ...

Optimizing unit <cnts> ...
WARNING:Xst:1710 - FF/Latch <active_clks_0> (without init value) has a constant value of 1 in block <cnts>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <write_counter> ...
WARNING:Xst:1710 - FF/Latch <active_clks_0> (without init value) has a constant value of 1 in block <write_counter>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <pgen_pgd> ...
INFO:Xst:2261 - The FF/Latch <pgen_pgd_blkmd_q_0> in Unit <pgen_pgd> is equivalent to the following FF/Latch, which will be removed : <pgen_pgd_blkmd_q_1> 

Optimizing unit <pgen_pgq> ...

Optimizing unit <DMD_control> ...

Optimizing unit <appsfpga_io> ...

Optimizing unit <USB_IO> ...

Optimizing unit <ddr2_usr_top> ...

Optimizing unit <ddr2_phy_io> ...

Optimizing unit <DMD_trigger_control> ...
WARNING:Xst:1710 - FF/Latch <data_in_count_3> (without init value) has a constant value of 0 in block <DMD_trigger_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rst_count_3> (without init value) has a constant value of 0 in block <DMD_trigger_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_count_3> (without init value) has a constant value of 0 in block <DMD_trigger_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rst_count_3> (without init value) has a constant value of 0 in block <DMD_trigger_control>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <pgen> ...

Optimizing unit <ddr2_phy_top> ...

Optimizing unit <ddr2_mem_if_top> ...

Optimizing unit <ddr2_top> ...

Optimizing unit <mig_top> ...

Optimizing unit <MEM_IO_Verilog> ...

Optimizing unit <appscore> ...
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_32> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_31> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_30> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_29> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_28> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_27> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_26> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_25> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_24> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_23> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_22> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_21> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_20> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_19> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_18> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_17> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_16> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_15> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_14> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_13> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_12> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_11> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_10> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_9> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_8> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_7> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_6> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_5> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_4> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_3> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_2> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_1> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_ns_flip_q> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_comp_data_q> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_63> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_62> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_61> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_60> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_59> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_58> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_57> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_56> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_55> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_54> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_53> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_52> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_51> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_50> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_33> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_34> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_35> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_36> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_37> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_38> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_39> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_40> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_41> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_42> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_43> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_44> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_45> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_46> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_47> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_48> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_49> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_32> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_31> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_30> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_29> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_28> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_27> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_26> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_25> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_24> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_23> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_22> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_21> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_20> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_19> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_18> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_17> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_0> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_1> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_2> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_3> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_4> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_5> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_6> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_7> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_8> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_9> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_10> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_11> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_12> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_13> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_14> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_15> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_16> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_d_q_0> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_rowad_q_10> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_63> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_62> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_61> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_60> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_59> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_58> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_57> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_56> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_55> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_54> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_53> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_52> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_51> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_50> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_33> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_34> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_35> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_36> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_37> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_38> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_39> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_40> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_41> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_42> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_43> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_44> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_45> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_46> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_47> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_48> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <muxed_out_dout_c_q_49> (without init value) has a constant value of 0 in block <i_appscore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <debounced_dip_sw_iq_4> of sequential type is unconnected in block <appsfpga>.
WARNING:Xst:2677 - Node <debounced_dip_sw_iq_5> of sequential type is unconnected in block <appsfpga>.
WARNING:Xst:2677 - Node <debounced_dip_sw_iq_6> of sequential type is unconnected in block <appsfpga>.
WARNING:Xst:2677 - Node <debounced_dip_sw_iq_0> of sequential type is unconnected in block <appsfpga>.
WARNING:Xst:2677 - Node <debounced_dip_sw_iq_1> of sequential type is unconnected in block <appsfpga>.
WARNING:Xst:2677 - Node <debounced_dip_sw_iq_2> of sequential type is unconnected in block <appsfpga>.
WARNING:Xst:2677 - Node <debounced_dip_sw_iq_3> of sequential type is unconnected in block <appsfpga>.
WARNING:Xst:2677 - Node <dip_sw_capture1q_0> of sequential type is unconnected in block <appsfpga>.
WARNING:Xst:2677 - Node <dip_sw_capture1q_1> of sequential type is unconnected in block <appsfpga>.
WARNING:Xst:2677 - Node <dip_sw_capture1q_4> of sequential type is unconnected in block <appsfpga>.
WARNING:Xst:2677 - Node <dip_sw_capture1q_2> of sequential type is unconnected in block <appsfpga>.
WARNING:Xst:2677 - Node <dip_sw_capture1q_3> of sequential type is unconnected in block <appsfpga>.
WARNING:Xst:2677 - Node <dip_sw_capture1q_5> of sequential type is unconnected in block <appsfpga>.
WARNING:Xst:2677 - Node <dip_sw_capture1q_6> of sequential type is unconnected in block <appsfpga>.
WARNING:Xst:2677 - Node <dip_sw_capture2q_0> of sequential type is unconnected in block <appsfpga>.
WARNING:Xst:2677 - Node <dip_sw_capture2q_1> of sequential type is unconnected in block <appsfpga>.
WARNING:Xst:2677 - Node <dip_sw_capture2q_2> of sequential type is unconnected in block <appsfpga>.
WARNING:Xst:2677 - Node <dip_sw_capture2q_3> of sequential type is unconnected in block <appsfpga>.
WARNING:Xst:2677 - Node <dip_sw_capture2q_4> of sequential type is unconnected in block <appsfpga>.
WARNING:Xst:2677 - Node <dip_sw_capture2q_5> of sequential type is unconnected in block <appsfpga>.
WARNING:Xst:2677 - Node <dip_sw_capture2q_6> of sequential type is unconnected in block <appsfpga>.
WARNING:Xst:2677 - Node <dip_sw_capture3q_0> of sequential type is unconnected in block <appsfpga>.
WARNING:Xst:2677 - Node <dip_sw_capture3q_1> of sequential type is unconnected in block <appsfpga>.
WARNING:Xst:2677 - Node <dip_sw_capture3q_2> of sequential type is unconnected in block <appsfpga>.
WARNING:Xst:2677 - Node <dip_sw_capture3q_3> of sequential type is unconnected in block <appsfpga>.
WARNING:Xst:2677 - Node <dip_sw_capture3q_4> of sequential type is unconnected in block <appsfpga>.
WARNING:Xst:2677 - Node <dip_sw_capture3q_5> of sequential type is unconnected in block <appsfpga>.
WARNING:Xst:2677 - Node <dip_sw_capture3q_6> of sequential type is unconnected in block <appsfpga>.
WARNING:Xst:2677 - Node <appsfpga_io_comp_data_en_1q> of sequential type is unconnected in block <i_appsfpga_io>.
WARNING:Xst:2677 - Node <appsfpga_io_ns_flip_en_1q> of sequential type is unconnected in block <i_appsfpga_io>.
WARNING:Xst:2677 - Node <appsfpga_io_cnthalt_1q> of sequential type is unconnected in block <i_appsfpga_io>.
WARNING:Xst:2677 - Node <appsfpga_io_rowaddrmode_1q> of sequential type is unconnected in block <i_appsfpga_io>.
WARNING:Xst:2677 - Node <appsfpga_io_float_1q> of sequential type is unconnected in block <i_appsfpga_io>.
WARNING:Xst:2677 - Node <appsfpga_io_reset_type_1q_0> of sequential type is unconnected in block <i_appsfpga_io>.
WARNING:Xst:2677 - Node <appsfpga_io_reset_type_1q_1> of sequential type is unconnected in block <i_appsfpga_io>.
WARNING:Xst:2677 - Node <appsfpga_io_comp_data_en_2q> of sequential type is unconnected in block <i_appsfpga_io>.
WARNING:Xst:2677 - Node <appsfpga_io_ns_flip_en_2q> of sequential type is unconnected in block <i_appsfpga_io>.
WARNING:Xst:2677 - Node <appsfpga_io_cnthalt_2q> of sequential type is unconnected in block <i_appsfpga_io>.
WARNING:Xst:2677 - Node <appsfpga_io_rowaddrmode_2q> of sequential type is unconnected in block <i_appsfpga_io>.
WARNING:Xst:2677 - Node <appsfpga_io_float_2q> of sequential type is unconnected in block <i_appsfpga_io>.
WARNING:Xst:2677 - Node <appsfpga_io_reset_type_2q_0> of sequential type is unconnected in block <i_appsfpga_io>.
WARNING:Xst:2677 - Node <appsfpga_io_reset_type_2q_1> of sequential type is unconnected in block <i_appsfpga_io>.
WARNING:Xst:2677 - Node <appsfpga_io_comp_data_en_q> of sequential type is unconnected in block <i_appsfpga_io>.
WARNING:Xst:2677 - Node <appsfpga_io_float_q> of sequential type is unconnected in block <i_appsfpga_io>.
WARNING:Xst:2677 - Node <appsfpga_io_ns_flip_en_q> of sequential type is unconnected in block <i_appsfpga_io>.
WARNING:Xst:2677 - Node <appsfpga_io_cnthalt_q> of sequential type is unconnected in block <i_appsfpga_io>.
WARNING:Xst:2677 - Node <appsfpga_io_rowaddrmode_q> of sequential type is unconnected in block <i_appsfpga_io>.
WARNING:Xst:2677 - Node <appsfpga_io_reset_type_q_0> of sequential type is unconnected in block <i_appsfpga_io>.
WARNING:Xst:2677 - Node <appsfpga_io_reset_type_q_1> of sequential type is unconnected in block <i_appsfpga_io>.
WARNING:Xst:2677 - Node <muxed_ns_flip_en_q> of sequential type is unconnected in block <i_appscore>.
WARNING:Xst:2677 - Node <muxed_rowaddr_mode_q> of sequential type is unconnected in block <i_appscore>.
WARNING:Xst:2677 - Node <muxed_wdt_en_q> of sequential type is unconnected in block <i_appscore>.
WARNING:Xst:2677 - Node <muxed_mirror_float_q> of sequential type is unconnected in block <i_appscore>.
WARNING:Xst:2677 - Node <muxed_comp_data_en_q> of sequential type is unconnected in block <i_appscore>.
WARNING:Xst:2677 - Node <muxed_reset_type_q_0> of sequential type is unconnected in block <i_appscore>.
WARNING:Xst:2677 - Node <muxed_reset_type_q_1> of sequential type is unconnected in block <i_appscore>.
WARNING:Xst:2677 - Node <appsfpga_io_cnthalt_qq> of sequential type is unconnected in block <i_cnts>.
WARNING:Xst:2677 - Node <cnts_active_cnten_q> of sequential type is unconnected in block <i_cnts>.
WARNING:Xst:2677 - Node <cnts_active_cnt_q_0> of sequential type is unconnected in block <i_cnts>.
WARNING:Xst:2677 - Node <cnts_active_cnt_q_1> of sequential type is unconnected in block <i_cnts>.
WARNING:Xst:2677 - Node <cnts_active_cnt_q_2> of sequential type is unconnected in block <i_cnts>.
WARNING:Xst:2677 - Node <cnts_active_cnt_q_3> of sequential type is unconnected in block <i_cnts>.
WARNING:Xst:2677 - Node <cnts_active_cnt_q_4> of sequential type is unconnected in block <i_cnts>.
WARNING:Xst:2677 - Node <pattern_cnt_11> of sequential type is unconnected in block <i_cnts>.
WARNING:Xst:2677 - Node <pattern_cnt_12> of sequential type is unconnected in block <i_cnts>.
WARNING:Xst:2677 - Node <pattern_cnt_13> of sequential type is unconnected in block <i_cnts>.
WARNING:Xst:2677 - Node <pattern_cnt_14> of sequential type is unconnected in block <i_cnts>.
WARNING:Xst:2677 - Node <pattern_cnt_15> of sequential type is unconnected in block <i_cnts>.
WARNING:Xst:2677 - Node <pattern_cnt_16> of sequential type is unconnected in block <i_cnts>.
WARNING:Xst:2677 - Node <pattern_cnt_17> of sequential type is unconnected in block <i_cnts>.
WARNING:Xst:2677 - Node <pattern_cnt_18> of sequential type is unconnected in block <i_cnts>.
WARNING:Xst:2677 - Node <pattern_cnt_19> of sequential type is unconnected in block <i_cnts>.
WARNING:Xst:2677 - Node <pattern_cnt_20> of sequential type is unconnected in block <i_cnts>.
WARNING:Xst:2677 - Node <pattern_cnt_21> of sequential type is unconnected in block <i_cnts>.
WARNING:Xst:2677 - Node <pattern_cnt_22> of sequential type is unconnected in block <i_cnts>.
WARNING:Xst:2677 - Node <pattern_cnt_23> of sequential type is unconnected in block <i_cnts>.
WARNING:Xst:2677 - Node <pattern_cnt_26> of sequential type is unconnected in block <i_cnts>.
WARNING:Xst:2677 - Node <pattern_cnt_24> of sequential type is unconnected in block <i_cnts>.
WARNING:Xst:2677 - Node <pattern_cnt_25> of sequential type is unconnected in block <i_cnts>.
WARNING:Xst:2677 - Node <dmd_ab_11> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_112> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_9> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_107> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_85> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_90> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_12> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_113> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_108> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_86> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_91> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_13> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_114> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_87> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_92> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_109> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_88> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_14> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_120> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_93> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_115> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_121> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_20> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_15> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_89> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_94> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_16> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_116> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_21> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_122> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_95> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_117> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_22> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_17> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_123> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_23> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_96> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_118> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_18> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_124> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_24> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_97> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_119> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_19> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_125> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_25> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_98> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_30> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_126> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_99> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_0> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_1> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_2> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_3> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_4> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_5> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_6> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_7> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_8> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_9> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_10> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_11> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_12> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_13> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_14> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_15> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_16> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_17> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_18> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_19> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_20> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_21> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_22> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_23> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_24> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_25> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_26> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_27> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_28> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_29> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_30> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_31> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_32> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_33> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_34> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_35> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_36> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_37> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_38> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_39> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_40> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_41> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_42> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_43> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_44> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_45> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_46> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_47> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_48> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_49> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_50> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_51> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_52> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_53> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_54> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_55> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_56> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_57> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_58> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_59> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_60> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_61> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_62> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_cd_data_out_1q_63> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_31> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_26> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_127> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_32> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_27> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_33> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_28> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_34> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_29> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_40> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_35> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_42> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_41> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_36> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_37> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_43> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_38> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_39> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_44> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_45> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_50> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_51> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_47> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_46> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_52> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_53> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_49> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_48> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_54> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_60> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_55> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_61> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_56> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dvalid_f> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_62> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_57> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_63> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_58> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_64> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_59> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_70> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_0> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_65> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_71> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_66> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_72> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_1> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_67> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_0> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_1> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_2> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_3> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_4> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_5> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_6> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_7> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_8> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_9> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_10> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_11> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_12> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_13> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_14> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_15> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_16> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_17> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_18> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_19> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_20> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_21> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_22> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_23> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_24> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_25> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_26> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_27> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_28> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_29> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_30> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_31> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_32> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_33> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_34> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_35> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_36> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_37> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_38> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_39> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_40> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_41> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_42> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_43> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_44> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_45> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_46> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_47> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_48> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_49> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_50> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_51> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_52> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_53> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_54> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_55> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_56> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_57> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_58> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_59> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_60> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_61> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_62> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_63> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_64> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_65> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_66> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_67> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_68> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_69> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_70> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_71> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_72> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_73> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_74> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_75> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_76> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_77> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_78> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_79> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_80> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_81> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_82> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_83> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_84> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_85> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_86> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_87> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_88> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_89> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_90> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_91> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_92> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_93> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_94> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_95> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_96> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_97> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_98> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_99> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_100> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_101> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_102> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_103> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_104> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_105> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_106> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_107> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_108> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_109> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_110> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_111> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_112> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_113> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_114> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_115> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_116> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_117> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_118> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_119> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_120> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_121> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_122> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_123> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_124> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_125> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_126> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <fifo_ab_data_out_1q_127> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_2> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_100> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_68> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_73> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_101> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_3> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_102> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_69> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_74> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_4> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_75> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_5> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_80> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_103> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_76> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_81> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_104> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_6> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_77> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_82> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_78> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_110> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_7> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_83> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_105> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_10> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_8> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_106> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_79> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_84> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_ab_111> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dvalid_f_1q> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_0> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_1> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_2> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_3> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_4> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_5> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_6> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_7> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_8> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_9> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_10> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_11> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_12> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_13> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_14> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_15> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_16> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_17> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_18> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_19> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_20> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_21> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_22> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_23> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_24> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_25> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_26> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_27> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_28> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_29> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_30> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_31> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_32> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_33> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_34> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_35> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_36> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_37> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_38> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_39> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_40> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_41> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_42> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_43> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_44> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_45> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_46> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_47> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_48> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_49> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_50> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_51> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_52> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_53> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_54> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_55> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_56> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_57> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_58> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_59> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_60> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_61> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_62> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_63> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_64> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_65> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_66> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_67> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_68> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_69> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_70> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_71> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_72> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_73> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_74> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_75> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_76> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_77> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_78> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_79> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_80> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_81> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_82> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_83> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_84> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_85> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_86> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_87> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_88> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_89> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_90> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_91> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_92> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_93> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_94> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_95> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_96> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_97> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_98> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_99> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_100> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_101> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_102> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_103> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_104> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_105> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_106> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_107> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_108> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_109> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_110> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_111> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_112> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_113> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_114> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_115> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_116> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_117> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_118> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_119> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_120> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_121> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_122> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_123> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_124> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_125> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_126> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <dmd_cd_127> of sequential type is unconnected in block <DMD_CONTROL_INST>.
WARNING:Xst:2677 - Node <douta_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_4> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_5> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_6> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_7> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_8> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_9> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_10> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_11> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_12> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_13> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_14> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_15> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_16> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_17> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_18> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_19> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_20> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_21> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_22> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_23> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_24> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_25> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_26> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_27> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_28> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_29> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_30> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_31> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_32> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_33> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_34> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_35> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_36> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_37> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_38> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_39> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_40> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_41> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_42> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_43> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_44> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_45> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_46> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_47> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_48> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_49> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_50> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_51> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_52> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_53> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_54> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_55> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_56> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_57> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_58> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_59> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_60> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_61> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_62> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_63> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_4> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_5> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_6> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_7> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_8> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_9> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_10> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_11> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_12> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_13> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_14> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_15> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_16> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_17> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_18> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_19> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_20> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_21> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_22> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_23> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_24> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_25> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_26> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_27> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_28> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_29> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_30> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_31> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_32> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_33> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_34> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_35> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_36> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_37> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_38> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_39> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_40> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_41> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_42> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_43> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_44> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_45> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_46> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_47> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_48> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_49> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_50> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_51> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_52> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_53> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_54> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_55> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_56> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_57> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_58> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_59> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_60> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_61> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_62> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_63> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_4> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_5> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_6> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_7> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_8> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_9> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_10> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_11> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_12> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_13> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_14> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_15> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_16> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_17> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_18> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_19> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_20> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_21> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_22> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_23> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_24> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_25> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_26> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_27> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_28> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_29> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_30> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_31> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_32> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_33> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_34> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_35> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_36> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_37> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_38> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_39> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_40> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_41> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_42> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_43> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_44> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_45> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_46> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_47> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_48> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_49> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_50> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_51> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_52> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_53> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_54> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_55> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_56> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_57> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_58> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_59> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_60> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_61> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_62> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_63> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_4> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_5> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_6> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_7> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_8> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_9> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_10> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_11> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_12> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_13> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_14> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_15> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_16> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_17> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_18> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_19> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_20> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_21> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_22> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_23> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_24> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_25> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_26> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_27> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_28> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_29> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_30> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_31> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_32> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_33> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_34> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_35> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_36> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_37> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_38> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_39> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_40> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_41> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_42> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_43> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_44> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_45> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_46> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_47> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_48> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_49> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_50> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_51> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_52> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_53> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_54> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_55> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_56> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_57> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_58> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_59> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_60> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_61> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_62> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_63> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_10> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_11> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_10> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_rowad_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_rowad_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_rowad_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_rowad_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_rowad_4> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_rowad_5> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_rowad_6> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_rowad_7> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_rowad_8> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_rowad_9> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_rowad_10> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_4> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_12> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_11> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_5> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_13> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp1_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp1_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp1_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp1_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp1_48> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp1_63> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_14> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_12> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_6> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_13> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_7> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_15> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_20> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_16> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_14> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_8> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_21> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_20> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_15> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_9> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_21> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_17> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_22> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_16> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_18> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_23> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_22> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_24> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_17> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_19> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_23> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_18> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <clear_block_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <clear_block_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <clear_block_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <clear_block_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_25> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_19> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_30> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_24> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_26> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_31> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_25> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_32> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_30> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_27> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_31> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_26> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_28> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_33> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_29> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_32> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_27> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_34> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_rowmd_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_rowmd_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_33> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_28> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_34> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_40> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_35> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_29> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_36> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_41> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_40> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_37> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_35> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <hold_count_flag_q> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_42> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_36> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_41> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_38> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_37> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_43> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_42> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_39> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_44> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_38> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_43> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_10> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_45> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_50> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_39> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_44> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_blkad_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_blkad_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_blkad_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_blkad_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_46> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_50> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_51> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_11> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_52> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_45> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_47> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_51> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_12> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_46> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_48> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_53> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_13> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_49> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_52> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_47> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_54> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_14> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_48> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_53> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_20> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_55> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_60> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_15> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_54> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_49> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_16> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_56> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_61> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_21> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_60> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_55> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_57> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_17> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_62> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_22> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_61> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_56> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_63> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_58> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_62> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_23> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_18> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_57> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_59> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_24> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_19> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_25> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_63> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_58> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_30> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp2_59> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_31> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_26> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_blkmd_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_blkmd_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_27> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_32> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_33> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_28> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_29> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_34> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_36> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_40> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_35> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_41> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_ns_flip> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_42> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_37> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_38> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_43> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_10> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_39> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_44> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_11> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_12> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_50> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_45> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_51> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_46> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_13> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_52> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_53> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_47> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_14> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_48> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_15> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_20> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_54> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_21> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_49> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_16> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_60> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_55> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_17> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_22> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_18> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_61> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_56> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_23> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_62> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_57> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_19> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_58> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_24> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_63> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_10> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_25> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_30> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_59> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_31> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_11> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_26> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_32> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_12> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_27> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_33> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_13> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp1_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp1_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp1_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp1_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp1_47> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_28> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_14> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_34> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_29> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_40> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_20> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_15> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_35> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_21> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_16> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_41> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_17> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_36> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_22> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_42> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_37> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_23> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_18> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_10> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_43> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_38> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_19> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_24> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_44> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_39> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_30> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_11> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_25> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp1_16> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp1_31> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp1_48> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta_temp1_63> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_50> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_45> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_12> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_51> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_26> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_31> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_46> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_13> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_27> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_32> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_14> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_52> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_47> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_28> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_33> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_53> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_48> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_34> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_15> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_29> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_20> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_49> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_54> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_16> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_21> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_35> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_40> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_60> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_55> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_22> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_36> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_61> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_41> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_17> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_56> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_18> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_37> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_42> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_62> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_23> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_57> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_19> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_38> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_43> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_24> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_25> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_63> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_58> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_39> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_44> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_30> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_59> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_50> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_26> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_45> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_31> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_27> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_46> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_51> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_28> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_32> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_47> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_52> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_33> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_34> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_29> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_48> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_53> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_35> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_49> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_40> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_54> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_41> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_36> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_active_cnt_q1_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_active_cnt_q1_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_active_cnt_q1_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_active_cnt_q1_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_active_cnt_q1_4> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_55> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_60> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_4> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_56> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_37> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_42> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_61> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_5> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_38> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_43> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_6> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_57> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_62> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_58> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_63> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_44> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_39> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_45> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_7> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_59> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_50> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_8> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_46> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_52> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_51> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_9> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_47> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_48> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_53> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_49> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_54> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_55> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_60> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_4> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_5> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_6> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_7> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_8> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_9> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_10> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_11> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_12> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_13> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_14> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_15> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_16> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_17> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_18> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_19> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_20> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_21> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_22> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_23> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_24> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_25> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_26> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_27> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_28> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_29> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_30> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_31> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_32> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_33> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_34> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_35> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_36> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_37> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_38> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_39> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_40> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_41> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_42> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_43> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_44> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_45> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_46> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_47> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_48> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_49> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_50> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_51> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_52> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_53> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_54> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_55> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_56> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_57> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_58> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_59> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_60> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_61> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_62> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc1q_63> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_57> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_56> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_61> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_62> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_58> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_63> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd_temp2_59> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_4> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_5> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_6> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_7> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_8> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_9> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_10> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_11> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_12> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_13> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_14> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_15> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_16> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_17> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_18> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_19> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_20> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_21> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_22> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_23> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_24> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_25> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_26> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_27> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_28> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_29> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_30> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_31> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_32> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_33> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_34> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_35> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_36> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_37> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_38> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_39> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_40> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_41> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_42> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_43> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_44> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_45> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_46> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_47> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_48> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_49> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_50> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_51> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_52> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_53> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_54> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_55> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_56> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_57> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_58> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_59> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_60> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_61> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_62> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutd1q_63> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_5> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_4> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_6> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_7> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_8> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <douta1q_9> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_data_valid_q> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q1_24> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q1_25> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q1_26> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_4> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_5> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_4> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_6> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_6> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_5> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_7> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <comp_data> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_8> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_7> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutc_temp2_9> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_8> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb1q_9> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <rowaddrmode> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_data_valid> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_rst2blkz_q> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_4> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_5> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_6> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_9> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_7> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <doutb_temp2_8> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <hold_count_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <hold_count_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <hold_count_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <hold_count_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <hold_count_4> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <hold_count_5> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <hold_count_6> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern1_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern1_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern1_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_4> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_5> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_6> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_7> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_8> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_9> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_10> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_11> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_12> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_13> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_14> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_15> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_16> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_17> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_18> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_19> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_20> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_21> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_22> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_23> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_24> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_25> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_26> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_27> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_28> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_29> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_30> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_31> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_32> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_33> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_34> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_35> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_36> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_37> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_38> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_39> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_40> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_41> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_42> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_43> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_44> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_45> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_46> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_47> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_48> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_49> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_50> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_51> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_52> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_53> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_54> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_55> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_56> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_57> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_58> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_59> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_60> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_61> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_62> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_a_q_63> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_active_cnt_q2_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_active_cnt_q2_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_active_cnt_q2_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_active_cnt_q2_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_active_cnt_q2_4> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_4> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_5> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_6> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_7> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_8> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_9> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_10> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_11> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_12> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_13> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_14> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_15> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_16> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_17> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_18> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_19> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_20> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_21> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_22> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_23> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_24> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_25> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_26> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_27> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_28> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_29> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_30> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_31> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_32> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_33> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_34> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_35> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_36> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_37> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_38> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_39> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_40> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_41> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_42> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_43> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_44> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_45> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_46> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_47> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_48> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_49> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_50> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_51> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_52> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_53> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_54> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_55> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_56> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_57> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_58> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_59> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_60> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_61> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_62> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_b_q_63> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_blkmd_q_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_blkmd_q_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_comp_data_q> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_4> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_5> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_6> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_7> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_8> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_9> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_10> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_11> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_12> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_13> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_14> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_15> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_16> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_17> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_18> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_19> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_20> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_21> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_22> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_23> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_24> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_25> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_26> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_27> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_28> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_29> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_30> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_31> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_32> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_33> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_34> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_35> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_36> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_37> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_38> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_39> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_40> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_41> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_42> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_43> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_44> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_45> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_46> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_47> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_48> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_49> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_50> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_51> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_52> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_53> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_54> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_55> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_56> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_57> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_58> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_59> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_60> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_61> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_62> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_c_q_63> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_4> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_5> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_6> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_7> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_8> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_9> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_10> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_11> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_12> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_13> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_14> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_15> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_16> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_17> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_18> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_19> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_20> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_21> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_22> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_23> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_24> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_25> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_26> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_27> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_28> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_29> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_30> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_31> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_32> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_33> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_34> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_35> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_36> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_37> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_38> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_39> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_40> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_41> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_42> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_43> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_44> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_45> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_46> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_47> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_48> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_49> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_50> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_51> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_52> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_53> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_54> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_55> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_56> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_57> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_58> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_59> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_60> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_61> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_62> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_dout_d_q_63> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_rowmd_q_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_rowmd_q_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_blkad_q_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_blkad_q_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_blkad_q_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_blkad_q_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_rowad_q_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_rowad_q_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_rowad_q_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_rowad_q_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_rowad_q_4> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_rowad_q_5> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_rowad_q_6> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_rowad_q_7> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_rowad_q_8> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_rowad_q_9> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_rowad_q_10> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q2_24> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q2_25> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q2_26> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <hold_count_flag_q1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pgen_ns_flip_q> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_active_cnt_q3_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_active_cnt_q3_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_active_cnt_q3_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_active_cnt_q3_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_active_cnt_q3_4> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q3_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q3_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q3_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q3_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q3_4> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q3_5> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q3_6> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q3_7> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q3_8> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q3_9> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q3_10> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q3_24> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q3_25> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q3_26> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <hold_count_flag_q2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_active_cnt_q4_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_active_cnt_q4_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_active_cnt_q4_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_active_cnt_q4_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_active_cnt_q4_4> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q4_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q4_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q4_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q4_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q4_4> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q4_5> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q4_6> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q4_7> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q4_8> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q4_9> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <cnts_pattern_cnt_q4_10> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <hold_count_flag_q3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <Mram_dmd_line_b1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <Mram_dmd_line_b2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <Mram_dmd_line_b3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <Mram_dmd_line_b4> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <Mram_dmd_line_b5> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <Mram_dmd_line_b6> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <Mram_dmd_line_b7> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <Mram_dmd_line_b8> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <Mram_dmd_line_b9> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <Mram_dmd_line_b10> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <Mram_dmd_line_a1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <Mram_dmd_line_a2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <Mram_dmd_line_a3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <Mram_dmd_line_a4> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <Mram_dmd_line_a5> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <Mram_dmd_line_a6> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <Mram_dmd_line_a7> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <Mram_dmd_line_a8> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <Mram_dmd_line_a9> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <Mram_dmd_line_a10> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <Mram_dmd_line_b112> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <Mram_dmd_line_b111> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <Mram_dmd_line_b113> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <Mram_dmd_line_b114> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <Mram_dmd_line_a111> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <Mram_dmd_line_a112> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <Mram_dmd_line_a113> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <Mram_dmd_line_a114> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_127> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_126> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_125> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_124> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_123> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_122> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_121> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_120> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_119> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_118> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_117> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_116> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_115> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_114> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_113> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_112> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_111> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_110> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_109> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_108> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_107> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_106> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_105> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_104> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_103> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_102> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_101> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_100> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_99> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_98> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_97> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_96> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_95> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_94> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_93> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_92> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_91> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_90> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_89> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_88> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_87> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_86> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_85> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_84> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_83> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_82> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_81> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_80> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_79> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_78> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_77> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_76> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_75> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_74> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_73> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_72> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_71> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_70> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_69> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_68> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_67> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_66> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_65> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_64> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_63> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_62> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_61> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_60> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_59> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_58> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_57> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_56> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_55> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_54> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_53> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_52> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_51> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_50> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_49> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_48> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_47> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_46> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_45> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_44> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_43> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_42> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_41> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_40> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_39> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_38> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_37> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_36> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_35> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_34> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_33> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_32> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_31> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_30> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_29> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_28> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_27> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_26> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_25> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_24> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_23> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_22> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_21> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_20> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_19> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_18> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_17> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_16> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_15> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_14> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_13> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_12> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_11> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_10> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_9> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_8> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_7> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_6> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_5> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_4> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_3> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_2> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <pattern_diag_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <current_reset_type_1> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:2677 - Node <current_reset_type_0> of sequential type is unconnected in block <i_pgen>.
WARNING:Xst:1290 - Hierarchical block <i_pgen_clear> is unconnected in block <i_pgen>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <i_pgen_pgs> is unconnected in block <i_pgen>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <i_pgen_pgg> is unconnected in block <i_pgen>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <i_pgen_pgd> is unconnected in block <i_pgen>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <i_pgen_pgq> is unconnected in block <i_pgen>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <calib_err_2_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <calib_err_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <calib_err_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <rden_dec> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <calib_err_2_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_11_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_11_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_11_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_11_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_11_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_11_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_10_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_10_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_10_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_10_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_10_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_10_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_12_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_12_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_12_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_12_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_12_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_12_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_13_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_13_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_13_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_13_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_13_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_13_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_15_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_15_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_15_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_15_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_15_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_15_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_14_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_14_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_14_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_14_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_14_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_14_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_0_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_0_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_0_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_0_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_0_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_0_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_20_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_20_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_20_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_20_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_20_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_20_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_1_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_1_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_1_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_1_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_1_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_1_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_2_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_2_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_2_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_2_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_2_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_2_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_16_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_16_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_16_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_16_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_16_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_16_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_21_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_21_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_21_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_21_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_21_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_21_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_17_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_17_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_17_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_17_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_17_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_17_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_22_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_22_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_22_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_22_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_22_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_22_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_23_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_23_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_23_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_23_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_23_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_23_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_3_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_3_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_3_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_3_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_3_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_3_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_18_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_18_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_18_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_18_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_18_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_18_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_4_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_4_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_4_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_4_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_4_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_4_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_19_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_19_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_19_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_19_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_19_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_19_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_25_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_25_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_25_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_25_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_25_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_25_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_24_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_24_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_24_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_24_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_24_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_24_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_5_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_5_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_5_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_5_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_5_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_5_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_30_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_30_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_30_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_30_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_30_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_30_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_6_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_6_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_6_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_6_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_6_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_6_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_7_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_7_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_7_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_7_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_7_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_gate_tap_cnt_7_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_26_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_26_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_26_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_26_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_26_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_26_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_27_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_27_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_27_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_27_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_27_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_27_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_31_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_31_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_31_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_31_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_31_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_31_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_32_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_32_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_32_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_32_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_32_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_32_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_29_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_29_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_29_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_29_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_29_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_29_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_28_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_28_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_28_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_28_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_28_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_28_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_33_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_33_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_33_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_33_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_33_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_33_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_34_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_34_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_34_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_34_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_34_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_34_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_35_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_35_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_35_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_35_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_35_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_35_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_41_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_41_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_41_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_41_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_41_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_41_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_40_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_40_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_40_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_40_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_40_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_40_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_36_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_36_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_36_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_36_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_36_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_36_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_37_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_37_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_37_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_37_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_37_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_37_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_42_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_42_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_42_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_42_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_42_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_42_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_39_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_39_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_39_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_39_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_39_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_39_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_38_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_38_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_38_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_38_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_38_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_38_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_43_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_43_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_43_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_43_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_43_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_43_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_44_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_44_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_44_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_44_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_44_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_44_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_45_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_45_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_45_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_45_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_45_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_45_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_51_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_51_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_51_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_51_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_51_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_51_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_50_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_50_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_50_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_50_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_50_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_50_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_46_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_46_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_46_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_46_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_46_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_46_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_47_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_47_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_47_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_47_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_47_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_47_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_52_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_52_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_52_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_52_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_52_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_52_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_54_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_54_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_54_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_54_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_54_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_54_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_48_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_48_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_48_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_48_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_48_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_48_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_53_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_53_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_53_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_53_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_53_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_53_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_49_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_49_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_49_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_49_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_49_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_49_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_60_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_60_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_60_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_60_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_60_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_60_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_56_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_56_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_56_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_56_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_56_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_56_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_55_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_55_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_55_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_55_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_55_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_55_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_61_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_61_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_61_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_61_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_61_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_61_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_62_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_62_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_62_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_62_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_62_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_62_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_57_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_57_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_57_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_57_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_57_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_57_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_59_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_59_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_59_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_59_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_59_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_59_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_63_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_63_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_63_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_63_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_63_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_63_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_58_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_58_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_58_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_58_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_58_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_58_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_0_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_0_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_0_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_0_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_0_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_0_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_1_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_1_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_1_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_1_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_1_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_1_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_4_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_4_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_4_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_4_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_4_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_4_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_2_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_2_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_2_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_2_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_2_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_2_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_3_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_3_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_3_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_3_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_3_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_3_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_5_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_5_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_5_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_5_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_5_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_5_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_6_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_6_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_6_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_6_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_6_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_6_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_9_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_9_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_9_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_9_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_9_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_9_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_7_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_7_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_7_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_7_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_7_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_7_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_8_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_8_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_8_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_8_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_8_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_8_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_0_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_0_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_0_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_0_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_0_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_0_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_1_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_1_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_1_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_1_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_1_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_1_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_2_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_2_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_2_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_2_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_2_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_2_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_3_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_3_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_3_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_3_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_3_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_3_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_4_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_4_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_4_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_4_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_4_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_4_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_5_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_5_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_5_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_5_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_5_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_5_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_6_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_6_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_6_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_6_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_6_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_6_5> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_7_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_7_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_7_2> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_7_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_7_4> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <dbg_dqs_tap_cnt_7_5> of sequential type is unconnected in block <u_phy_calib>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block appsfpga, actual ratio is 3.
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/USER_CLK_REG> in Unit <i_vio_sys> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <mem_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <mem_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <mem_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <mem_data_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <rd_ab_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <rd_ab_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <rd_ab_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <rd_ab_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <rd_cd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <rd_cd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <rd_cd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <rd_cd_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/USER_CLK_REG> in Unit <i_vio_sys> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <mem_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <mem_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <mem_data_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <mem_data_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <rd_ab_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <rd_ab_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <rd_ab_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <rd_ab_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <rd_cd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <rd_cd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <rd_cd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <rd_cd_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
WARNING:Xst:1229 - Maxfanout of 1 on signal <dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <dqs_rst_n_r> cannot be satisfied
FlipFlop i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1 has been replicated 3 time(s)

Final Macro Processing ...

Processing Unit <i_appsfpga_io> :
	Found 3-bit shift register for signal <appsfpga_io_pwr_floatz_q>.
	Found 3-bit shift register for signal <appsfpga_io_WDT_enbl_q>.
Unit <i_appsfpga_io> processed.

Processing Unit <i_cnts> :
	Found 4-bit shift register for signal <reset_del_q_3>.
Unit <i_cnts> processed.

Processing Unit <u_ddr2_infrastructure> :
INFO:Xst:741 - HDL ADVISOR - A 25-bit shift register was found for signal <rst200_sync_r_24> and currently occupies 25 logic cells (12 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 25-bit shift register was found for signal <rst90_sync_r_24> and currently occupies 25 logic cells (12 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 25-bit shift register was found for signal <rst0_sync_r_24> and currently occupies 25 logic cells (12 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 12-bit shift register was found for signal <rstdiv0_sync_r_11> and currently occupies 12 logic cells (6 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <u_ddr2_infrastructure> processed.

Processing Unit <u_phy_calib> :
	Found 2-bit shift register for signal <rdd_fall_q1_bit1_r>.
Unit <u_phy_calib> processed.

Processing Unit <u_phy_init> :
	Found 15-bit shift register for signal <calib_start_shift3_r_15>.
	Found 15-bit shift register for signal <calib_start_shift0_r_15>.
	Found 15-bit shift register for signal <calib_start_shift1_r_15>.
	Found 16-bit shift register for signal <i_calib_start_2>.
	Found 3-bit shift register for signal <i_phy_init_done>.
Unit <u_phy_init> processed.

Processing Unit <u_phy_write> :
	Found 2-bit shift register for signal <dq_oe_n_0>.
	Found 2-bit shift register for signal <dq_oe_n_1>.
	Found 2-bit shift register for signal <dm_ce>.
	Found 2-bit shift register for signal <dqs_rst_n>.
	Found 2-bit shift register for signal <dqs_oe_n>.
Unit <u_phy_write> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3424
 Flip-Flops                                            : 3424
# Shift Registers                                      : 14
 15-bit shift register                                 : 3
 16-bit shift register                                 : 1
 2-bit shift register                                  : 6
 3-bit shift register                                  : 3
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : appsfpga.ngr
Top Level Output File Name         : appsfpga
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes

Design Statistics
# IOs                              : 378

Cell Usage :
# BELS                             : 4972
#      GND                         : 204
#      INV                         : 192
#      LUT1                        : 245
#      LUT2                        : 704
#      LUT3                        : 497
#      LUT4                        : 546
#      LUT5                        : 440
#      LUT6                        : 937
#      MUXCY                       : 529
#      MUXCY_L                     : 25
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 29
#      VCC                         : 201
#      XORCY                       : 420
# FlipFlops/Latches                : 4803
#      FD                          : 945
#      FD_1                        : 2
#      FDC                         : 826
#      FDCE                        : 648
#      FDCPE                       : 32
#      FDCPE_1                     : 8
#      FDE                         : 235
#      FDP                         : 185
#      FDPE                        : 62
#      FDR                         : 618
#      FDRE                        : 212
#      FDRS                        : 138
#      FDRSE                       : 380
#      FDRSE_1                     : 136
#      FDS                         : 148
#      FDS_1                       : 2
#      FDSE                        : 15
#      IDDR_2CLK                   : 64
#      LDC_1                       : 1
#      ODDR                        : 146
# RAMS                             : 38
#      RAMB18                      : 2
#      RAMB18SDP                   : 2
#      RAMB36_EXP                  : 34
# Shift Registers                  : 47
#      SRLC16E                     : 30
#      SRLC32E                     : 17
# Clock Buffers                    : 14
#      BUFG                        : 14
# IO Buffers                       : 286
#      IBUF                        : 19
#      IBUFG                       : 2
#      IOBUF                       : 80
#      IOBUFDS                     : 8
#      OBUF                        : 103
#      OBUFDS                      : 74
# Others                           : 187
#      BSCAN_VIRTEX5               : 1
#      BUFIO                       : 8
#      FIFO36_72_EXP               : 2
#      FIFO36_EXP                  : 1
#      IDELAYCTRL                  : 1
#      IODELAY                     : 80
#      OSERDES                     : 91
#      PLL_ADV                     : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50ff1153-1 


Slice Logic Utilization: 
 Number of Slice Registers:            4803  out of  28800    16%  
 Number of Slice LUTs:                 3608  out of  28800    12%  
    Number used as Logic:              3561  out of  28800    12%  
    Number used as Memory:               47  out of   7680     0%  
       Number used as SRL:               47

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6587
   Number with an unused Flip Flop:    1784  out of   6587    27%  
   Number with an unused LUT:          2979  out of   6587    45%  
   Number of fully used LUT-FF pairs:  1824  out of   6587    27%  
   Number of unique control sets:       413

IO Utilization: 
 Number of IOs:                         378
 Number of bonded IOBs:                 368  out of    560    65%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               36  out of     48    75%  
    Number using Block RAM only:         36
 Number of BUFG/BUFGCTRLs:               14  out of     32    43%  
 Number of PLL_ADVs:                      3  out of      6    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                                                             | Clock buffer(FF name)                                                                                                               | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------+
i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                                                                                                                                                            | BUFG                                                                                                                                | 93    |
i_icon/U0/iUPDATE_OUT                                                                                                                                                                                                                                    | NONE(i_icon/U0/U_ICON/U_iDATA_CMD)                                                                                                  | 1     |
i_appsfpga_io/i_PLL_clk/CLKOUT0_BUF                                                                                                                                                                                                                      | BUFG                                                                                                                                | 1206  |
i_appscore/DMD_TRIGGER_CONTROL_INST/trigger_miss_1                                                                                                                                                                                                       | NONE(i_vio_sys/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/U_RISING)                                                                       | 2     |
i_appsfpga_io/i_pll_mem/CLKOUT1_BUF                                                                                                                                                                                                                      | BUFG                                                                                                                                | 1866  |
clk_i                                                                                                                                                                                                                                                    | IBUFG+BUFG                                                                                                                          | 54    |
i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF                                                                                                                                                                                                                      | BUFG                                                                                                                                | 91    |
i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF                                                                                                                                                                                                             | BUFG                                                                                                                                | 404   |
i_appscore/USB_IO_INST/i_pll_usb/CLKOUT0_BUF                                                                                                                                                                                                             | BUFG                                                                                                                                | 2     |
i_appscore/DMD_TRIGGER_CONTROL_INST/get_row_data_not0001(i_appscore/DMD_TRIGGER_CONTROL_INST/get_row_data_not00011:O)                                                                                                                                    | NONE(*)(i_appscore/DMD_TRIGGER_CONTROL_INST/get_row_data)                                                                           | 1     |
i_appsfpga_io/i_pll_mem/CLKOUT3_BUF                                                                                                                                                                                                                      | BUFG                                                                                                                                | 25    |
i_appsfpga_io/i_pll_mem/CLKOUT2_BUF                                                                                                                                                                                                                      | BUFG                                                                                                                                | 335   |
i_appsfpga_io/i_pll_mem/CLKOUT0_BUF                                                                                                                                                                                                                      | BUFG                                                                                                                                | 961   |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)| 1     |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)| 1     |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)| 1     |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)| 1     |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)| 1     |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)| 1     |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)| 1     |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)| 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 9 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                  | Buffer(FF name)                                                                                                                                                                                                                  | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
i_appscore/system_reset(i_appscore/system_reset1_INV_0:O)                                                                                                                                                                                       | NONE(i_appscore/DMD_CONTROL_INST/C_BLOCK_WRITE_STATE_FSM_FFd1)                                                                                                                                                                   | 191   |
i_appscore/DMD_TRIGGER_CONTROL_INST/locked_init_rstz_gq_inv(i_appscore/DMD_TRIGGER_CONTROL_INST/locked_init_rstz_gq_inv1_INV_0:O)                                                                                                               | NONE(i_appscore/DMD_TRIGGER_CONTROL_INST/blk_dvalid)                                                                                                                                                                             | 157   |
i_appscore/USB_IO_INST/fifo_usb_ab/BU2/U0/grf.rf/rstblk/rd_rst_reg<0>(i_appscore/USB_IO_INST/fifo_usb_ab/BU2/U0/grf.rf/rstblk/rd_rst_reg_0:Q)                                                                                                   | NONE(i_appscore/USB_IO_INST/fifo_usb_ab/BU2/U0/grf.rf/mem/dout_i_0)                                                                                                                                                              | 128   |
i_appscore/USB_IO_INST/fifo_usb_ab/BU2/dbiterr(i_appscore/USB_IO_INST/fifo_usb_ab/BU2/XST_GND:G)                                                                                                                                                | NONE(i_appscore/USB_IO_INST/fifo_usb_ab/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SDP.SINGLE_PRIM36.TDP)                                                                   | 128   |
i_appscore/USB_IO_INST/arst_usb(i_appscore/USB_IO_INST/arst_usb:Q)                                                                                                                                                                              | NONE(i_appscore/USB_IO_INST/data_fifo_wr_en_if)                                                                                                                                                                                  | 81    |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst_tmp(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst_tmp1:O)                                                                                                         | NONE(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst0_sync_r_0)                                                                                                                                                    | 62    |
i_appscore/MEMORY_IO_INST/rd_ab_fifo/N0(i_appscore/MEMORY_IO_INST/rd_ab_fifo/XST_GND:G)                                                                                                                                                         | NONE(i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 56    |
i_appscore/MEMORY_IO_INST/rd_cd_fifo/N0(i_appscore/MEMORY_IO_INST/rd_cd_fifo/XST_GND:G)                                                                                                                                                         | NONE(i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 56    |
i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                       | NONE(i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10)                                                                                     | 53    |
i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                       | NONE(i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10)                                                                                     | 53    |
reset_i                                                                                                                                                                                                                                         | IBUF                                                                                                                                                                                                                             | 52    |
i_appscore/USB_IO_INST/fifo_usb_ab/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>(i_appscore/USB_IO_INST/fifo_usb_ab/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                                   | NONE(i_appscore/USB_IO_INST/fifo_usb_ab/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0)                                                                                                                                                     | 51    |
i_appscore/USB_IO_INST/fifo_usb_ab/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>(i_appscore/USB_IO_INST/fifo_usb_ab/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                                   | NONE(i_appscore/USB_IO_INST/fifo_usb_ab/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)                                                                                                                                                    | 51    |
i_appscore/USB_IO_INST/fifo_usb_ab/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(i_appscore/USB_IO_INST/fifo_usb_ab/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                   | NONE(i_appscore/USB_IO_INST/fifo_usb_ab/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i)                                                                                                                                            | 47    |
i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)                                       | NONE(i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0)                                                                               | 46    |
i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)                                       | NONE(i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0)                                                                               | 44    |
i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                       | NONE(i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0)                                                                               | 44    |
i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)                                       | NONE(i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0)                                                                               | 44    |
i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                       | NONE(i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0)                                                                               | 44    |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/N0(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/XST_GND:G)                                                         | NONE(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[0].u_ff_addr)                                                                                                                 | 43    |
i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                       | NONE(i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0)                                                                               | 43    |
i_appscore/USB_IO_INST/mem_fifo_wren_or0000(i_appscore/USB_IO_INST/mem_fifo_wren_or00001:O)                                                                                                                                                     | NONE(i_appscore/USB_IO_INST/fifo_ab_wen)                                                                                                                                                                                         | 42    |
i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                       | NONE(i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                      | 39    |
i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                       | NONE(i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_10)                                                                                     | 34    |
i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                       | NONE(i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/diff_pntr_pad_10)                                                                                     | 34    |
i_appscore/USB_IO_INST/mem_data_fifo/N0(i_appscore/USB_IO_INST/mem_data_fifo/XST_GND:G)                                                                                                                                                         | NONE(i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP)| 32    |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst0_sync_r_24(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst0_sync_r_24:Q)                                                                                            | NONE(i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                                                                                                         | 29    |
i_appscore/USB_IO_INST/fifo_usb_ab/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(i_appscore/USB_IO_INST/fifo_usb_ab/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                   | NONE(i_appscore/USB_IO_INST/fifo_usb_ab/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)                                                                                                                                 | 29    |
io_pll_reset(io_pll_reset1:O)                                                                                                                                                                                                                   | NONE(i_appsfpga_io/in_init_active_q1)                                                                                                                                                                                            | 27    |
i_appscore/i_cnts/active_clks_Acst_inv(i_appscore/i_cnts/active_clks_Acst_inv1_INV_0:O)                                                                                                                                                         | NONE(i_appscore/i_cnts/active_clks_1)                                                                                                                                                                                            | 26    |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/locked_inv(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/locked_inv1_INV_0:O)                                                                                             | NONE(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_0)                                                                                                                                                  | 25    |
i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                       | NONE(i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i)                                                                                           | 23    |
i_appscore/i_pgen/current_reset_type_Acst_inv(i_appscore/i_pgen/current_reset_type_Acst_inv1_INV_0:O)                                                                                                                                           | NONE(i_appscore/i_pgen/pgen_row_0)                                                                                                                                                                                               | 22    |
i_appscore/DMD_TRIGGER_CONTROL_INST/trigger_write_counter/cnts_row_pos_cnt_1_or0000(i_appscore/DMD_TRIGGER_CONTROL_INST/trigger_write_counter/cnts_row_pos_cnt_1_or00001:O)                                                                     | NONE(i_appscore/DMD_TRIGGER_CONTROL_INST/trigger_write_counter/active_cnt_0)                                                                                                                                                     | 16    |
i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>(i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                                   | NONE(i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0)                                                                                                                                                     | 16    |
i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>(i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                                   | NONE(i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)                                                                                                                                                    | 16    |
i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>(i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                                 | NONE(i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0)                                                                                                                                                    | 16    |
i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>(i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                                 | NONE(i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)                                                                                                                                                   | 16    |
i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                   | NONE(i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i)                                                                                                                                            | 14    |
i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                 | NONE(i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i)                                                                                                                                           | 14    |
i_appscore/DMD_CONTROL_INST/row_write_pos_rst(i_appscore/DMD_CONTROL_INST/row_write_pos_rst:Q)                                                                                                                                                  | NONE(i_appscore/DMD_CONTROL_INST/DMD_row_write_possition_int/counter_value_int_0)                                                                                                                                                | 12    |
i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                   | NONE(i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i)                                                                                                                                           | 10    |
i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                 | NONE(i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i)                                                                                                                                          | 10    |
i_icon/U0/U_ICON/U_CMD/iSEL_n(i_icon/U0/U_ICON/U_CMD/U_SEL_n:O)                                                                                                                                                                                 | NONE(i_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET)                                                                                                                                                                         | 10    |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/N1(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/XST_VCC:P)                                                                 | NONE(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf)                                                                                                               | 8     |
i_appscore/DMD_TRIGGER_CONTROL_INST/trigger_write_counter/active_clks_Acst_inv(i_appscore/DMD_TRIGGER_CONTROL_INST/trigger_write_counter/active_clks_Acst_inv1_INV_0:O)                                                                         | NONE(i_appscore/DMD_TRIGGER_CONTROL_INST/trigger_write_counter/active_clks_1)                                                                                                                                                    | 4     |
i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                                    | NONE(i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i)                                                                                          | 4     |
i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                                    | NONE(i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i)                                                                                          | 4     |
i_appsfpga_io/blkad_loop[0].blkad_io/N0(i_appsfpga_io/blkad_loop[0].blkad_io/XST_GND:G)                                                                                                                                                         | NONE(i_appsfpga_io/blkad_loop[0].blkad_io/OSERDES_TX_DATA_d)                                                                                                                                                                     | 4     |
i_appsfpga_io/blkad_loop[1].blkad_io/N0(i_appsfpga_io/blkad_loop[1].blkad_io/XST_GND:G)                                                                                                                                                         | NONE(i_appsfpga_io/blkad_loop[1].blkad_io/OSERDES_TX_DATA_d)                                                                                                                                                                     | 4     |
i_appsfpga_io/blkad_loop[2].blkad_io/N0(i_appsfpga_io/blkad_loop[2].blkad_io/XST_GND:G)                                                                                                                                                         | NONE(i_appsfpga_io/blkad_loop[2].blkad_io/OSERDES_TX_DATA_d)                                                                                                                                                                     | 4     |
i_appsfpga_io/blkad_loop[3].blkad_io/N0(i_appsfpga_io/blkad_loop[3].blkad_io/XST_GND:G)                                                                                                                                                         | NONE(i_appsfpga_io/blkad_loop[3].blkad_io/OSERDES_TX_DATA_d)                                                                                                                                                                     | 4     |
i_appsfpga_io/blkmd_loop[0].blkmd_io/N0(i_appsfpga_io/blkmd_loop[0].blkmd_io/XST_GND:G)                                                                                                                                                         | NONE(i_appsfpga_io/blkmd_loop[0].blkmd_io/OSERDES_TX_DATA_d)                                                                                                                                                                     | 4     |
i_appsfpga_io/blkmd_loop[1].blkmd_io/N0(i_appsfpga_io/blkmd_loop[1].blkmd_io/XST_GND:G)                                                                                                                                                         | NONE(i_appsfpga_io/blkmd_loop[1].blkmd_io/OSERDES_TX_DATA_d)                                                                                                                                                                     | 4     |
i_appsfpga_io/clk_io_a/N0(i_appsfpga_io/clk_io_a/XST_GND:G)                                                                                                                                                                                     | NONE(i_appsfpga_io/clk_io_a/OSERDES_TX_DATA_d)                                                                                                                                                                                   | 4     |
i_appsfpga_io/clk_io_b/N0(i_appsfpga_io/clk_io_b/XST_GND:G)                                                                                                                                                                                     | NONE(i_appsfpga_io/clk_io_b/OSERDES_TX_DATA_d)                                                                                                                                                                                   | 4     |
i_appsfpga_io/clk_io_c/N0(i_appsfpga_io/clk_io_c/XST_GND:G)                                                                                                                                                                                     | NONE(i_appsfpga_io/clk_io_c/OSERDES_TX_DATA_d)                                                                                                                                                                                   | 4     |
i_appsfpga_io/clk_io_d/N0(i_appsfpga_io/clk_io_d/XST_GND:G)                                                                                                                                                                                     | NONE(i_appsfpga_io/clk_io_d/OSERDES_TX_DATA_d)                                                                                                                                                                                   | 4     |
i_appsfpga_io/dat_gen_loop[0].data_a_io/N0(i_appsfpga_io/dat_gen_loop[0].data_a_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[0].data_a_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[0].data_b_io/N0(i_appsfpga_io/dat_gen_loop[0].data_b_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[0].data_b_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[0].data_c_io/N0(i_appsfpga_io/dat_gen_loop[0].data_c_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[0].data_c_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[0].data_d_io/N0(i_appsfpga_io/dat_gen_loop[0].data_d_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[0].data_d_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[10].data_a_io/N0(i_appsfpga_io/dat_gen_loop[10].data_a_io/XST_GND:G)                                                                                                                                                 | NONE(i_appsfpga_io/dat_gen_loop[10].data_a_io/OSERDES_TX_DATA_d)                                                                                                                                                                 | 4     |
i_appsfpga_io/dat_gen_loop[10].data_b_io/N0(i_appsfpga_io/dat_gen_loop[10].data_b_io/XST_GND:G)                                                                                                                                                 | NONE(i_appsfpga_io/dat_gen_loop[10].data_b_io/OSERDES_TX_DATA_d)                                                                                                                                                                 | 4     |
i_appsfpga_io/dat_gen_loop[10].data_c_io/N0(i_appsfpga_io/dat_gen_loop[10].data_c_io/XST_GND:G)                                                                                                                                                 | NONE(i_appsfpga_io/dat_gen_loop[10].data_c_io/OSERDES_TX_DATA_d)                                                                                                                                                                 | 4     |
i_appsfpga_io/dat_gen_loop[10].data_d_io/N0(i_appsfpga_io/dat_gen_loop[10].data_d_io/XST_GND:G)                                                                                                                                                 | NONE(i_appsfpga_io/dat_gen_loop[10].data_d_io/OSERDES_TX_DATA_d)                                                                                                                                                                 | 4     |
i_appsfpga_io/dat_gen_loop[11].data_a_io/N0(i_appsfpga_io/dat_gen_loop[11].data_a_io/XST_GND:G)                                                                                                                                                 | NONE(i_appsfpga_io/dat_gen_loop[11].data_a_io/OSERDES_TX_DATA_d)                                                                                                                                                                 | 4     |
i_appsfpga_io/dat_gen_loop[11].data_b_io/N0(i_appsfpga_io/dat_gen_loop[11].data_b_io/XST_GND:G)                                                                                                                                                 | NONE(i_appsfpga_io/dat_gen_loop[11].data_b_io/OSERDES_TX_DATA_d)                                                                                                                                                                 | 4     |
i_appsfpga_io/dat_gen_loop[11].data_c_io/N0(i_appsfpga_io/dat_gen_loop[11].data_c_io/XST_GND:G)                                                                                                                                                 | NONE(i_appsfpga_io/dat_gen_loop[11].data_c_io/OSERDES_TX_DATA_d)                                                                                                                                                                 | 4     |
i_appsfpga_io/dat_gen_loop[11].data_d_io/N0(i_appsfpga_io/dat_gen_loop[11].data_d_io/XST_GND:G)                                                                                                                                                 | NONE(i_appsfpga_io/dat_gen_loop[11].data_d_io/OSERDES_TX_DATA_d)                                                                                                                                                                 | 4     |
i_appsfpga_io/dat_gen_loop[12].data_a_io/N0(i_appsfpga_io/dat_gen_loop[12].data_a_io/XST_GND:G)                                                                                                                                                 | NONE(i_appsfpga_io/dat_gen_loop[12].data_a_io/OSERDES_TX_DATA_d)                                                                                                                                                                 | 4     |
i_appsfpga_io/dat_gen_loop[12].data_b_io/N0(i_appsfpga_io/dat_gen_loop[12].data_b_io/XST_GND:G)                                                                                                                                                 | NONE(i_appsfpga_io/dat_gen_loop[12].data_b_io/OSERDES_TX_DATA_d)                                                                                                                                                                 | 4     |
i_appsfpga_io/dat_gen_loop[12].data_c_io/N0(i_appsfpga_io/dat_gen_loop[12].data_c_io/XST_GND:G)                                                                                                                                                 | NONE(i_appsfpga_io/dat_gen_loop[12].data_c_io/OSERDES_TX_DATA_d)                                                                                                                                                                 | 4     |
i_appsfpga_io/dat_gen_loop[12].data_d_io/N0(i_appsfpga_io/dat_gen_loop[12].data_d_io/XST_GND:G)                                                                                                                                                 | NONE(i_appsfpga_io/dat_gen_loop[12].data_d_io/OSERDES_TX_DATA_d)                                                                                                                                                                 | 4     |
i_appsfpga_io/dat_gen_loop[13].data_a_io/N0(i_appsfpga_io/dat_gen_loop[13].data_a_io/XST_GND:G)                                                                                                                                                 | NONE(i_appsfpga_io/dat_gen_loop[13].data_a_io/OSERDES_TX_DATA_d)                                                                                                                                                                 | 4     |
i_appsfpga_io/dat_gen_loop[13].data_b_io/N0(i_appsfpga_io/dat_gen_loop[13].data_b_io/XST_GND:G)                                                                                                                                                 | NONE(i_appsfpga_io/dat_gen_loop[13].data_b_io/OSERDES_TX_DATA_d)                                                                                                                                                                 | 4     |
i_appsfpga_io/dat_gen_loop[13].data_c_io/N0(i_appsfpga_io/dat_gen_loop[13].data_c_io/XST_GND:G)                                                                                                                                                 | NONE(i_appsfpga_io/dat_gen_loop[13].data_c_io/OSERDES_TX_DATA_d)                                                                                                                                                                 | 4     |
i_appsfpga_io/dat_gen_loop[13].data_d_io/N0(i_appsfpga_io/dat_gen_loop[13].data_d_io/XST_GND:G)                                                                                                                                                 | NONE(i_appsfpga_io/dat_gen_loop[13].data_d_io/OSERDES_TX_DATA_d)                                                                                                                                                                 | 4     |
i_appsfpga_io/dat_gen_loop[14].data_a_io/N0(i_appsfpga_io/dat_gen_loop[14].data_a_io/XST_GND:G)                                                                                                                                                 | NONE(i_appsfpga_io/dat_gen_loop[14].data_a_io/OSERDES_TX_DATA_d)                                                                                                                                                                 | 4     |
i_appsfpga_io/dat_gen_loop[14].data_b_io/N0(i_appsfpga_io/dat_gen_loop[14].data_b_io/XST_GND:G)                                                                                                                                                 | NONE(i_appsfpga_io/dat_gen_loop[14].data_b_io/OSERDES_TX_DATA_d)                                                                                                                                                                 | 4     |
i_appsfpga_io/dat_gen_loop[14].data_c_io/N0(i_appsfpga_io/dat_gen_loop[14].data_c_io/XST_GND:G)                                                                                                                                                 | NONE(i_appsfpga_io/dat_gen_loop[14].data_c_io/OSERDES_TX_DATA_d)                                                                                                                                                                 | 4     |
i_appsfpga_io/dat_gen_loop[14].data_d_io/N0(i_appsfpga_io/dat_gen_loop[14].data_d_io/XST_GND:G)                                                                                                                                                 | NONE(i_appsfpga_io/dat_gen_loop[14].data_d_io/OSERDES_TX_DATA_d)                                                                                                                                                                 | 4     |
i_appsfpga_io/dat_gen_loop[15].data_a_io/N0(i_appsfpga_io/dat_gen_loop[15].data_a_io/XST_GND:G)                                                                                                                                                 | NONE(i_appsfpga_io/dat_gen_loop[15].data_a_io/OSERDES_TX_DATA_d)                                                                                                                                                                 | 4     |
i_appsfpga_io/dat_gen_loop[15].data_b_io/N0(i_appsfpga_io/dat_gen_loop[15].data_b_io/XST_GND:G)                                                                                                                                                 | NONE(i_appsfpga_io/dat_gen_loop[15].data_b_io/OSERDES_TX_DATA_d)                                                                                                                                                                 | 4     |
i_appsfpga_io/dat_gen_loop[15].data_c_io/N0(i_appsfpga_io/dat_gen_loop[15].data_c_io/XST_GND:G)                                                                                                                                                 | NONE(i_appsfpga_io/dat_gen_loop[15].data_c_io/OSERDES_TX_DATA_d)                                                                                                                                                                 | 4     |
i_appsfpga_io/dat_gen_loop[15].data_d_io/N0(i_appsfpga_io/dat_gen_loop[15].data_d_io/XST_GND:G)                                                                                                                                                 | NONE(i_appsfpga_io/dat_gen_loop[15].data_d_io/OSERDES_TX_DATA_d)                                                                                                                                                                 | 4     |
i_appsfpga_io/dat_gen_loop[1].data_a_io/N0(i_appsfpga_io/dat_gen_loop[1].data_a_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[1].data_a_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[1].data_b_io/N0(i_appsfpga_io/dat_gen_loop[1].data_b_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[1].data_b_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[1].data_c_io/N0(i_appsfpga_io/dat_gen_loop[1].data_c_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[1].data_c_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[1].data_d_io/N0(i_appsfpga_io/dat_gen_loop[1].data_d_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[1].data_d_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[2].data_a_io/N0(i_appsfpga_io/dat_gen_loop[2].data_a_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[2].data_a_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[2].data_b_io/N0(i_appsfpga_io/dat_gen_loop[2].data_b_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[2].data_b_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[2].data_c_io/N0(i_appsfpga_io/dat_gen_loop[2].data_c_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[2].data_c_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[2].data_d_io/N0(i_appsfpga_io/dat_gen_loop[2].data_d_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[2].data_d_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[3].data_a_io/N0(i_appsfpga_io/dat_gen_loop[3].data_a_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[3].data_a_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[3].data_b_io/N0(i_appsfpga_io/dat_gen_loop[3].data_b_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[3].data_b_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[3].data_c_io/N0(i_appsfpga_io/dat_gen_loop[3].data_c_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[3].data_c_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[3].data_d_io/N0(i_appsfpga_io/dat_gen_loop[3].data_d_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[3].data_d_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[4].data_a_io/N0(i_appsfpga_io/dat_gen_loop[4].data_a_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[4].data_a_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[4].data_b_io/N0(i_appsfpga_io/dat_gen_loop[4].data_b_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[4].data_b_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[4].data_c_io/N0(i_appsfpga_io/dat_gen_loop[4].data_c_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[4].data_c_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[4].data_d_io/N0(i_appsfpga_io/dat_gen_loop[4].data_d_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[4].data_d_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[5].data_a_io/N0(i_appsfpga_io/dat_gen_loop[5].data_a_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[5].data_a_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[5].data_b_io/N0(i_appsfpga_io/dat_gen_loop[5].data_b_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[5].data_b_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[5].data_c_io/N0(i_appsfpga_io/dat_gen_loop[5].data_c_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[5].data_c_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[5].data_d_io/N0(i_appsfpga_io/dat_gen_loop[5].data_d_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[5].data_d_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[6].data_a_io/N0(i_appsfpga_io/dat_gen_loop[6].data_a_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[6].data_a_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[6].data_b_io/N0(i_appsfpga_io/dat_gen_loop[6].data_b_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[6].data_b_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[6].data_c_io/N0(i_appsfpga_io/dat_gen_loop[6].data_c_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[6].data_c_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[6].data_d_io/N0(i_appsfpga_io/dat_gen_loop[6].data_d_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[6].data_d_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[7].data_a_io/N0(i_appsfpga_io/dat_gen_loop[7].data_a_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[7].data_a_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[7].data_b_io/N0(i_appsfpga_io/dat_gen_loop[7].data_b_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[7].data_b_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[7].data_c_io/N0(i_appsfpga_io/dat_gen_loop[7].data_c_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[7].data_c_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[7].data_d_io/N0(i_appsfpga_io/dat_gen_loop[7].data_d_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[7].data_d_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[8].data_a_io/N0(i_appsfpga_io/dat_gen_loop[8].data_a_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[8].data_a_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[8].data_b_io/N0(i_appsfpga_io/dat_gen_loop[8].data_b_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[8].data_b_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[8].data_c_io/N0(i_appsfpga_io/dat_gen_loop[8].data_c_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[8].data_c_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[8].data_d_io/N0(i_appsfpga_io/dat_gen_loop[8].data_d_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[8].data_d_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[9].data_a_io/N0(i_appsfpga_io/dat_gen_loop[9].data_a_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[9].data_a_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[9].data_b_io/N0(i_appsfpga_io/dat_gen_loop[9].data_b_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[9].data_b_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[9].data_c_io/N0(i_appsfpga_io/dat_gen_loop[9].data_c_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[9].data_c_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dat_gen_loop[9].data_d_io/N0(i_appsfpga_io/dat_gen_loop[9].data_d_io/XST_GND:G)                                                                                                                                                   | NONE(i_appsfpga_io/dat_gen_loop[9].data_d_io/OSERDES_TX_DATA_d)                                                                                                                                                                  | 4     |
i_appsfpga_io/dvalid_io_a/N0(i_appsfpga_io/dvalid_io_a/XST_GND:G)                                                                                                                                                                               | NONE(i_appsfpga_io/dvalid_io_a/OSERDES_TX_DATA_d)                                                                                                                                                                                | 4     |
i_appsfpga_io/dvalid_io_b/N0(i_appsfpga_io/dvalid_io_b/XST_GND:G)                                                                                                                                                                               | NONE(i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d)                                                                                                                                                                                | 4     |
i_appsfpga_io/dvalid_io_c/N0(i_appsfpga_io/dvalid_io_c/XST_GND:G)                                                                                                                                                                               | NONE(i_appsfpga_io/dvalid_io_c/OSERDES_TX_DATA_d)                                                                                                                                                                                | 4     |
i_appsfpga_io/dvalid_io_d/N0(i_appsfpga_io/dvalid_io_d/XST_GND:G)                                                                                                                                                                               | NONE(i_appsfpga_io/dvalid_io_d/OSERDES_TX_DATA_d)                                                                                                                                                                                | 4     |
i_appsfpga_io/rowad_loop[0].rowad_io/N0(i_appsfpga_io/rowad_loop[0].rowad_io/XST_GND:G)                                                                                                                                                         | NONE(i_appsfpga_io/rowad_loop[0].rowad_io/OSERDES_TX_DATA_d)                                                                                                                                                                     | 4     |
i_appsfpga_io/rowad_loop[10].rowad_io/N0(i_appsfpga_io/rowad_loop[10].rowad_io/XST_GND:G)                                                                                                                                                       | NONE(i_appsfpga_io/rowad_loop[10].rowad_io/OSERDES_TX_DATA_d)                                                                                                                                                                    | 4     |
i_appsfpga_io/rowad_loop[1].rowad_io/N0(i_appsfpga_io/rowad_loop[1].rowad_io/XST_GND:G)                                                                                                                                                         | NONE(i_appsfpga_io/rowad_loop[1].rowad_io/OSERDES_TX_DATA_d)                                                                                                                                                                     | 4     |
i_appsfpga_io/rowad_loop[2].rowad_io/N0(i_appsfpga_io/rowad_loop[2].rowad_io/XST_GND:G)                                                                                                                                                         | NONE(i_appsfpga_io/rowad_loop[2].rowad_io/OSERDES_TX_DATA_d)                                                                                                                                                                     | 4     |
i_appsfpga_io/rowad_loop[3].rowad_io/N0(i_appsfpga_io/rowad_loop[3].rowad_io/XST_GND:G)                                                                                                                                                         | NONE(i_appsfpga_io/rowad_loop[3].rowad_io/OSERDES_TX_DATA_d)                                                                                                                                                                     | 4     |
i_appsfpga_io/rowad_loop[4].rowad_io/N0(i_appsfpga_io/rowad_loop[4].rowad_io/XST_GND:G)                                                                                                                                                         | NONE(i_appsfpga_io/rowad_loop[4].rowad_io/OSERDES_TX_DATA_d)                                                                                                                                                                     | 4     |
i_appsfpga_io/rowad_loop[5].rowad_io/N0(i_appsfpga_io/rowad_loop[5].rowad_io/XST_GND:G)                                                                                                                                                         | NONE(i_appsfpga_io/rowad_loop[5].rowad_io/OSERDES_TX_DATA_d)                                                                                                                                                                     | 4     |
i_appsfpga_io/rowad_loop[6].rowad_io/N0(i_appsfpga_io/rowad_loop[6].rowad_io/XST_GND:G)                                                                                                                                                         | NONE(i_appsfpga_io/rowad_loop[6].rowad_io/OSERDES_TX_DATA_d)                                                                                                                                                                     | 4     |
i_appsfpga_io/rowad_loop[7].rowad_io/N0(i_appsfpga_io/rowad_loop[7].rowad_io/XST_GND:G)                                                                                                                                                         | NONE(i_appsfpga_io/rowad_loop[7].rowad_io/OSERDES_TX_DATA_d)                                                                                                                                                                     | 4     |
i_appsfpga_io/rowad_loop[8].rowad_io/N0(i_appsfpga_io/rowad_loop[8].rowad_io/XST_GND:G)                                                                                                                                                         | NONE(i_appsfpga_io/rowad_loop[8].rowad_io/OSERDES_TX_DATA_d)                                                                                                                                                                     | 4     |
i_appsfpga_io/rowad_loop[9].rowad_io/N0(i_appsfpga_io/rowad_loop[9].rowad_io/XST_GND:G)                                                                                                                                                         | NONE(i_appsfpga_io/rowad_loop[9].rowad_io/OSERDES_TX_DATA_d)                                                                                                                                                                     | 4     |
i_appsfpga_io/rowmd_loop[0].rowmd_io/N0(i_appsfpga_io/rowmd_loop[0].rowmd_io/XST_GND:G)                                                                                                                                                         | NONE(i_appsfpga_io/rowmd_loop[0].rowmd_io/OSERDES_TX_DATA_d)                                                                                                                                                                     | 4     |
i_appsfpga_io/rowmd_loop[1].rowmd_io/N0(i_appsfpga_io/rowmd_loop[1].rowmd_io/XST_GND:G)                                                                                                                                                         | NONE(i_appsfpga_io/rowmd_loop[1].rowmd_io/OSERDES_TX_DATA_d)                                                                                                                                                                     | 4     |
i_vio_mem/U0/I_VIO/GEN_TRANS.U_ARM/iCLR(i_vio_mem/U0/I_VIO/GEN_TRANS.U_ARM/U_CLEAR:O)                                                                                                                                                           | NONE(i_vio_mem/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0)                                                                                                                                                                                 | 4     |
i_vio_sys/U0/I_VIO/GEN_TRANS.U_ARM/iCLR(i_vio_sys/U0/I_VIO/GEN_TRANS.U_ARM/U_CLEAR:O)                                                                                                                                                           | NONE(i_vio_sys/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0)                                                                                                                                                                                 | 4     |
i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_3__or0001(i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_3__or00011:O)                                                                                                                             | NONE(i_appscore/DMD_TRIGGER_CONTROL_INST/block_clear)                                                                                                                                                                            | 3     |
i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                         | NONE(i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                         | 3     |
i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                         | NONE(i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                         | 3     |
i_appscore/USB_IO_INST/fifo_usb_ab/BU2/U0/grf.rf/rstblk/rd_rst_comb(i_appscore/USB_IO_INST/fifo_usb_ab/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                     | NONE(i_appscore/USB_IO_INST/fifo_usb_ab/BU2/U0/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                                                       | 3     |
i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                         | NONE(i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                         | 3     |
i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/rstblk/rd_rst_comb(i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                     | NONE(i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                                                       | 3     |
i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/rstblk/rd_rst_comb(i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                   | NONE(i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                                                      | 3     |
i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_3__or0000(i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_0__or0000111:O)                                                                                                                           | NONE(i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_3)                                                                                                                                                                            | 2     |
i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                         | NONE(i_appscore/MEMORY_IO_INST/rd_ab_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                         | 2     |
i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                         | NONE(i_appscore/MEMORY_IO_INST/rd_cd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                         | 2     |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/N1(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/XST_VCC:P)                                                   | NONE(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af)                                                                                                                               | 2     |
i_appscore/USB_IO_INST/fifo_usb_ab/BU2/U0/grf.rf/rstblk/wr_rst_comb(i_appscore/USB_IO_INST/fifo_usb_ab/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                     | NONE(i_appscore/USB_IO_INST/fifo_usb_ab/BU2/U0/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                                                       | 2     |
i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                                    | NONE(i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)                                                                                            | 2     |
i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                         | NONE(i_appscore/USB_IO_INST/mem_data_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                         | 2     |
i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/rstblk/wr_rst_comb(i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                     | NONE(i_appscore/USB_IO_INST/reg_fifo_in/BU2/U0/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                                                       | 2     |
i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/rstblk/wr_rst_comb(i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                   | NONE(i_appscore/USB_IO_INST/reg_fifo_out/BU2/U0/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                                                      | 2     |
i_appscore/USB_REG_INST/fifo_reset_1(i_appscore/USB_REG_INST/fifo_reset_1:Q)                                                                                                                                                                    | NONE(i_appscore/USB_IO_INST/fifo_usb_ab/BU2/U0/grf.rf/rstblk/rd_rst_asreg)                                                                                                                                                       | 2     |
i_vio_sys/U0/I_VIO/RESET(i_vio_sys/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT:Q)                                                                                                                                                                        | NONE(i_vio_sys/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/U_FALLING)                                                                                                                                                                   | 2     |
i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_0__or0000(i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_0__or00001:O)                                                                                                                             | NONE(i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_0)                                                                                                                                                                            | 1     |
i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_0__or0001(i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_0__or00011:O)                                                                                                                             | NONE(i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_0)                                                                                                                                                                            | 1     |
i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_1__or0000(i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_1__or0000:O)                                                                                                                              | NONE(i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_1)                                                                                                                                                                            | 1     |
i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_1__or0001(i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_1__or00011:O)                                                                                                                             | NONE(i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_1)                                                                                                                                                                            | 1     |
i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_2__and0000(i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_2__and00001:O)                                                                                                                           | NONE(i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_2)                                                                                                                                                                            | 1     |
i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_2__or0000(i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_2__or0000:O)                                                                                                                              | NONE(i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkad_2)                                                                                                                                                                            | 1     |
i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkmd_1__or0000(i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkmd_1__or00001:O)                                                                                                                             | NONE(i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkmd_1)                                                                                                                                                                            | 1     |
i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_rowad<10>(i_appscore/DMD_TRIGGER_CONTROL_INST/XST_GND:G)                                                                                                                                                | NONE(i_appscore/DMD_TRIGGER_CONTROL_INST/dmd_blkmd_1)                                                                                                                                                                            | 1     |
i_appscore/DMD_TRIGGER_CONTROL_INST/get_row_data_or0000(i_appscore/DMD_TRIGGER_CONTROL_INST/get_row_data_or00001:O)                                                                                                                             | NONE(i_appscore/DMD_TRIGGER_CONTROL_INST/get_row_data)                                                                                                                                                                           | 1     |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/N0(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/XST_GND:G)                       | NONE(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)                                                                                                         | 1     |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)                                                                                                         | 1     |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/N0(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/XST_GND:G)                       | NONE(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)                                                                                                         | 1     |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)                                                                                                         | 1     |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/N0(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/XST_GND:G)                       | NONE(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)                                                                                                         | 1     |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)                                                                                                         | 1     |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/N0(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/XST_GND:G)                       | NONE(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)                                                                                                         | 1     |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)                                                                                                         | 1     |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/N0(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/XST_GND:G)                       | NONE(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)                                                                                                         | 1     |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)                                                                                                         | 1     |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/N0(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/XST_GND:G)                       | NONE(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)                                                                                                         | 1     |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)                                                                                                         | 1     |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/N0(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/XST_GND:G)                       | NONE(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)                                                                                                         | 1     |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)                                                                                                         | 1     |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/N0(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/XST_GND:G)                       | NONE(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)                                                                                                         | 1     |
i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)                                                                                                         | 1     |
i_appscore/locked_init_rstz_gq_or0000(i_appscore/locked_init_rstz_gq_or00001:O)                                                                                                                                                                 | NONE(i_appscore/locked_init_rstz_gq)                                                                                                                                                                                             | 1     |
i_icon/U0/U_ICON/iSEL_n(i_icon/U0/U_ICON/U_iSEL_n:O)                                                                                                                                                                                            | NONE(i_icon/U0/U_ICON/U_iDATA_CMD)                                                                                                                                                                                               | 1     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 6.003ns (Maximum Frequency: 166.593MHz)
   Minimum input arrival time before clock: 5.342ns
   Maximum output required time after clock: 4.513ns
   Maximum combinational path delay: 3.738ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 6.003ns (frequency: 166.593MHz)
  Total number of paths / destination ports: 1887 / 149
-------------------------------------------------------------------------
Delay:               6.003ns (Levels of Logic = 7)
  Source:            i_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:       i_vio_mem/U0/I_VIO/U_STATUS/U_TDO (FF)
  Source Clock:      i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: i_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to i_vio_mem/U0/I_VIO/U_STATUS/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.471   0.877  U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (U0/U_ICON/U_CMD/iTARGET<8>)
     LUT4:I0->O            4   0.094   0.726  U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT (U0/U_ICON/iCOMMAND_SEL<1>)
     LUT4:I1->O           61   0.094   1.106  U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE (CONTROL1<5>)
     end scope: 'i_icon'
     begin scope: 'i_vio_mem'
     LUT5:I0->O            1   0.094   0.480  U0/I_VIO/U_STATUS/iSTAT_CNT<7>260_SW0 (N38)
     LUT6:I5->O            1   0.094   0.710  U0/I_VIO/U_STATUS/iSTAT_CNT<7>260 (U0/I_VIO/U_STATUS/iSTAT_CNT<7>260)
     LUT4:I1->O            1   0.094   1.069  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O_5_f7_SW0 (N36)
     LUT6:I0->O            1   0.094   0.000  U0/I_VIO/U_STATUS/iSTAT_CNT<7>316 (U0/I_VIO/U_STATUS/TDO_next)
     FDE:D                    -0.018          U0/I_VIO/U_STATUS/U_TDO
    ----------------------------------------
    Total                      6.003ns (1.035ns logic, 4.968ns route)
                                       (17.2% logic, 82.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_icon/U0/iUPDATE_OUT'
  Clock period: 1.392ns (frequency: 718.391MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.392ns (Levels of Logic = 1)
  Source:            i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      i_icon/U0/iUPDATE_OUT rising
  Destination Clock: i_icon/U0/iUPDATE_OUT rising

  Data Path: i_icon/U0/U_ICON/U_iDATA_CMD to i_icon/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.471   0.347  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.238   0.336  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                    -0.018          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.392ns (0.709ns logic, 0.683ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_appsfpga_io/i_PLL_clk/CLKOUT0_BUF'
  Clock period: 4.828ns (frequency: 207.125MHz)
  Total number of paths / destination ports: 16501 / 2523
-------------------------------------------------------------------------
Delay:               4.828ns (Levels of Logic = 6)
  Source:            i_appscore/DMD_TRIGGER_CONTROL_INST/cnts_row_pos_cnt_q1_9 (FF)
  Destination:       i_appscore/DMD_TRIGGER_CONTROL_INST/trigger_write_counter/cnts_row_pos_cnt_1_1 (FF)
  Source Clock:      i_appsfpga_io/i_PLL_clk/CLKOUT0_BUF rising
  Destination Clock: i_appsfpga_io/i_PLL_clk/CLKOUT0_BUF rising

  Data Path: i_appscore/DMD_TRIGGER_CONTROL_INST/cnts_row_pos_cnt_q1_9 to i_appscore/DMD_TRIGGER_CONTROL_INST/trigger_write_counter/cnts_row_pos_cnt_1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.471   1.096  cnts_row_pos_cnt_q1_9 (cnts_row_pos_cnt_q1_9)
     LUT6:I0->O            1   0.094   0.480  mem_read_enable_cmp_eq00011199_SW0 (N19)
     LUT6:I5->O            1   0.094   0.480  mem_read_enable_cmp_eq000111128 (mem_read_enable_cmp_eq000111128)
     LUT6:I5->O            2   0.094   0.715  mem_read_enable_cmp_eq000111204 (mem_read_enable_cmp_eq000111204)
     LUT6:I3->O            8   0.094   0.518  counter_en1 (counter_en)
     begin scope: 'trigger_write_counter'
     LUT2:I1->O           10   0.094   0.385  cnts_row_pos_cnt_1_and00001 (cnts_row_pos_cnt_1_and0000)
     FDCE:CE                   0.213          cnts_row_pos_cnt_1_1
    ----------------------------------------
    Total                      4.828ns (1.154ns logic, 3.674ns route)
                                       (23.9% logic, 76.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_appsfpga_io/i_pll_mem/CLKOUT1_BUF'
  Clock period: 4.703ns (frequency: 212.630MHz)
  Total number of paths / destination ports: 19559 / 3250
-------------------------------------------------------------------------
Delay:               4.703ns (Levels of Logic = 5)
  Source:            i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_ctrl/row_conflict_r_2 (FF)
  Destination:       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 (FF)
  Source Clock:      i_appsfpga_io/i_pll_mem/CLKOUT1_BUF rising
  Destination Clock: i_appsfpga_io/i_pll_mem/CLKOUT1_BUF rising

  Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_ctrl/row_conflict_r_2 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.471   0.789  row_conflict_r_2 (row_conflict_r_2)
     LUT4:I0->O            1   0.094   0.973  conflict_detect_or0000_SW0 (N31)
     LUT5:I0->O            2   0.094   0.485  conflict_detect_or0000 (conflict_detect_or0000)
     LUT4:I3->O            4   0.094   0.805  state_r_FSM_FFd4-In316 (state_r_FSM_N17)
     LUT6:I2->O            1   0.094   0.710  state_r_FSM_FFd4-In244 (state_r_FSM_FFd4-In244)
     LUT5:I2->O            1   0.094   0.000  state_r_FSM_FFd4_rstpot (state_r_FSM_FFd4_rstpot)
     FDR:D                    -0.018          state_r_FSM_FFd4
    ----------------------------------------
    Total                      4.703ns (0.941ns logic, 3.762ns route)
                                       (20.0% logic, 80.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_i'
  Clock period: 3.866ns (frequency: 258.665MHz)
  Total number of paths / destination ports: 5042 / 71
-------------------------------------------------------------------------
Delay:               3.866ns (Levels of Logic = 11)
  Source:            debounce_delay_cnt_2 (FF)
  Destination:       debounce_delay_cnt_9 (FF)
  Source Clock:      clk_i rising
  Destination Clock: clk_i rising

  Data Path: debounce_delay_cnt_2 to debounce_delay_cnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.471   0.978  debounce_delay_cnt_2 (debounce_delay_cnt_2)
     LUT5:I0->O            7   0.094   0.513  debounce_delay_cnt_not0001_inv1_SW0 (N2)
     LUT6:I5->O            6   0.094   0.737  debounce_delay_cnt_not0001 (debounce_delay_cnt_not0001)
     LUT3:I0->O            1   0.094   0.000  Mcount_debounce_delay_cnt_lut<2> (Mcount_debounce_delay_cnt_lut<2>)
     MUXCY:S->O            1   0.372   0.000  Mcount_debounce_delay_cnt_cy<2> (Mcount_debounce_delay_cnt_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Mcount_debounce_delay_cnt_cy<3> (Mcount_debounce_delay_cnt_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Mcount_debounce_delay_cnt_cy<4> (Mcount_debounce_delay_cnt_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  Mcount_debounce_delay_cnt_cy<5> (Mcount_debounce_delay_cnt_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  Mcount_debounce_delay_cnt_cy<6> (Mcount_debounce_delay_cnt_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  Mcount_debounce_delay_cnt_cy<7> (Mcount_debounce_delay_cnt_cy<7>)
     MUXCY:CI->O           0   0.026   0.000  Mcount_debounce_delay_cnt_cy<8> (Mcount_debounce_delay_cnt_cy<8>)
     XORCY:CI->O           1   0.357   0.000  Mcount_debounce_delay_cnt_xor<9> (Mcount_debounce_delay_cnt9)
     FDC:D                    -0.018          debounce_delay_cnt_9
    ----------------------------------------
    Total                      3.866ns (1.638ns logic, 2.228ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF'
  Clock period: 4.454ns (frequency: 224.517MHz)
  Total number of paths / destination ports: 6293 / 1279
-------------------------------------------------------------------------
Delay:               4.454ns (Levels of Logic = 14)
  Source:            i_appscore/USB_IO_INST/num_data_8 (FF)
  Destination:       i_appscore/USB_IO_INST/row_cnt_11 (FF)
  Source Clock:      i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF rising
  Destination Clock: i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF rising

  Data Path: i_appscore/USB_IO_INST/num_data_8 to i_appscore/USB_IO_INST/row_cnt_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.471   1.074  num_data_8 (num_data_8)
     LUT6:I0->O            1   0.094   0.576  row_cnt_and000364_SW0 (N0)
     LUT6:I4->O            3   0.094   0.491  row_cnt_and000364 (row_cnt_and000364)
     LUT6:I5->O           10   0.094   0.529  row_cnt_and0003176 (row_cnt_and0003)
     LUT5:I4->O            1   0.094   0.000  Mcount_row_cnt_lut<2> (Mcount_row_cnt_lut<2>)
     MUXCY:S->O            1   0.372   0.000  Mcount_row_cnt_cy<2> (Mcount_row_cnt_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Mcount_row_cnt_cy<3> (Mcount_row_cnt_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Mcount_row_cnt_cy<4> (Mcount_row_cnt_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  Mcount_row_cnt_cy<5> (Mcount_row_cnt_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  Mcount_row_cnt_cy<6> (Mcount_row_cnt_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  Mcount_row_cnt_cy<7> (Mcount_row_cnt_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  Mcount_row_cnt_cy<8> (Mcount_row_cnt_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  Mcount_row_cnt_cy<9> (Mcount_row_cnt_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  Mcount_row_cnt_cy<10> (Mcount_row_cnt_cy<10>)
     XORCY:CI->O           1   0.357   0.000  Mcount_row_cnt_xor<11> (Mcount_row_cnt11)
     FDCE:D                   -0.018          row_cnt_11
    ----------------------------------------
    Total                      4.454ns (1.784ns logic, 2.670ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_appscore/USB_IO_INST/i_pll_usb/CLKOUT0_BUF'
  Clock period: 0.807ns (frequency: 1239.157MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.807ns (Levels of Logic = 0)
  Source:            i_appscore/USB_IO_INST/arst_usb_1q (FF)
  Destination:       i_appscore/USB_IO_INST/arst_usb (FF)
  Source Clock:      i_appscore/USB_IO_INST/i_pll_usb/CLKOUT0_BUF rising
  Destination Clock: i_appscore/USB_IO_INST/i_pll_usb/CLKOUT0_BUF rising

  Data Path: i_appscore/USB_IO_INST/arst_usb_1q to i_appscore/USB_IO_INST/arst_usb
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.471   0.336  arst_usb_1q (arst_usb_1q)
     FDP:D                    -0.018          arst_usb
    ----------------------------------------
    Total                      0.807ns (0.471ns logic, 0.336ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_appsfpga_io/i_pll_mem/CLKOUT3_BUF'
  Clock period: 0.807ns (frequency: 1239.157MHz)
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Delay:               0.807ns (Levels of Logic = 0)
  Source:            i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_0 (FF)
  Destination:       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_1 (FF)
  Source Clock:      i_appsfpga_io/i_pll_mem/CLKOUT3_BUF rising
  Destination Clock: i_appsfpga_io/i_pll_mem/CLKOUT3_BUF rising

  Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_0 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_infrastructure/rst200_sync_r_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.471   0.336  rst200_sync_r_0 (rst200_sync_r_0)
     FDP:D                    -0.018          rst200_sync_r_1
    ----------------------------------------
    Total                      0.807ns (0.471ns logic, 0.336ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_appsfpga_io/i_pll_mem/CLKOUT2_BUF'
  Clock period: 3.478ns (frequency: 287.522MHz)
  Total number of paths / destination ports: 547 / 529
-------------------------------------------------------------------------
Delay:               1.739ns (Levels of Logic = 1)
  Source:            i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_1 (FF)
  Destination:       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1 (FF)
  Source Clock:      i_appsfpga_io/i_pll_mem/CLKOUT2_BUF falling
  Destination Clock: i_appsfpga_io/i_pll_mem/CLKOUT2_BUF rising

  Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_1 to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q            2   0.467   0.341  dq_oe_270_1 (dq_oe_270_1)
     INV:I->O              1   0.238   0.336  dq_oe_n_90_r1_1_rstpot1_INV_0 (dq_oe_n_90_r1_1_rstpot)
     SRLC16E:D                 0.357          Mshreg_dq_oe_n_1
    ----------------------------------------
    Total                      1.739ns (1.062ns logic, 0.677ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_appsfpga_io/i_pll_mem/CLKOUT0_BUF'
  Clock period: 4.709ns (frequency: 212.359MHz)
  Total number of paths / destination ports: 12028 / 1683
-------------------------------------------------------------------------
Delay:               4.709ns (Levels of Logic = 5)
  Source:            i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_last_valid_pos (FF)
  Destination:       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dqs_0 (FF)
  Source Clock:      i_appsfpga_io/i_pll_mem/CLKOUT0_BUF rising
  Destination Clock: i_appsfpga_io/i_pll_mem/CLKOUT0_BUF rising

  Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_last_valid_pos to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/next_count_dqs_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.471   0.800  cal2_rd_data_last_valid_pos (cal2_rd_data_last_valid_pos)
     LUT4:I0->O            1   0.094   0.789  cal2_detect_edge_or0002_SW2 (N105)
     LUT6:I2->O           18   0.094   0.669  cal2_detect_edge_or0002 (cal2_detect_edge)
     LUT6:I4->O            1   0.094   0.789  next_count_dqs_mux0000<0>1_SW2 (N165)
     LUT6:I2->O            3   0.094   0.721  next_count_dqs_mux0000<0>1 (N17)
     LUT4:I1->O            1   0.094   0.000  next_count_dqs_mux0000<2>1 (next_count_dqs_mux0000<2>)
     FDR:D                    -0.018          next_count_dqs_0
    ----------------------------------------
    Total                      4.709ns (0.941ns logic, 3.768ns route)
                                       (20.0% logic, 80.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 158 / 95
-------------------------------------------------------------------------
Offset:              5.342ns (Levels of Logic = 7)
  Source:            i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       i_vio_mem/U0/I_VIO/U_STATUS/U_TDO (FF)
  Destination Clock: i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to i_vio_mem/U0/I_VIO/U_STATUS/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SHIFT    3   0.000   0.491  U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           64   0.094   0.922  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O           61   0.094   1.106  U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE (CONTROL1<5>)
     end scope: 'i_icon'
     begin scope: 'i_vio_mem'
     LUT5:I0->O            1   0.094   0.480  U0/I_VIO/U_STATUS/iSTAT_CNT<7>260_SW0 (N38)
     LUT6:I5->O            1   0.094   0.710  U0/I_VIO/U_STATUS/iSTAT_CNT<7>260 (U0/I_VIO/U_STATUS/iSTAT_CNT<7>260)
     LUT4:I1->O            1   0.094   1.069  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O_5_f7_SW0 (N36)
     LUT6:I0->O            1   0.094   0.000  U0/I_VIO/U_STATUS/iSTAT_CNT<7>316 (U0/I_VIO/U_STATUS/TDO_next)
     FDE:D                    -0.018          U0/I_VIO/U_STATUS/U_TDO
    ----------------------------------------
    Total                      5.342ns (0.564ns logic, 4.778ns route)
                                       (10.6% logic, 89.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_appsfpga_io/i_PLL_clk/CLKOUT0_BUF'
  Total number of paths / destination ports: 59 / 57
-------------------------------------------------------------------------
Offset:              4.067ns (Levels of Logic = 6)
  Source:            ddc_version_i<2> (PAD)
  Destination:       i_appscore/USB_REG_INST/reg_read_data_2 (FF)
  Destination Clock: i_appsfpga_io/i_PLL_clk/CLKOUT0_BUF rising

  Data Path: ddc_version_i<2> to i_appscore/USB_REG_INST/reg_read_data_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.818   0.710  ddc_version_i_2_IBUF (ddc_version_i_2_IBUF)
     begin scope: 'i_appscore'
     begin scope: 'USB_REG_INST'
     LUT6:I3->O            1   0.094   0.710  reg_read_data_mux0001<13>42 (reg_read_data_mux0001<13>42)
     LUT5:I2->O            1   0.094   0.973  reg_read_data_mux0001<13>59 (reg_read_data_mux0001<13>59)
     LUT5:I0->O            1   0.094   0.480  reg_read_data_mux0001<13>155_SW0 (N38)
     LUT6:I5->O            1   0.094   0.000  reg_read_data_mux0001<13>155 (reg_read_data_mux0001<13>)
     FDP:D                    -0.018          reg_read_data_2
    ----------------------------------------
    Total                      4.067ns (1.194ns logic, 2.873ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_appsfpga_io/i_pll_mem/CLKOUT1_BUF'
  Total number of paths / destination ports: 271 / 271
-------------------------------------------------------------------------
Offset:              2.643ns (Levels of Logic = 3)
  Source:            i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[15].UPDATE_CELL/GEN_CLK.USER_REG (FF)
  Destination Clock: i_appsfpga_io/i_pll_mem/CLKOUT1_BUF rising

  Data Path: i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to i_vio_mem/U0/I_VIO/GEN_UPDATE_OUT[15].UPDATE_CELL/GEN_CLK.USER_REG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SHIFT    3   0.000   0.491  U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           64   0.094   0.922  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O           61   0.094   0.469  U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE (CONTROL1<5>)
     end scope: 'i_icon'
     begin scope: 'i_vio_mem'
     FDRE:R                    0.573          U0/I_VIO/GEN_UPDATE_OUT[29].UPDATE_CELL/GEN_CLK.USER_REG
    ----------------------------------------
    Total                      2.643ns (0.761ns logic, 1.882ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_i'
  Total number of paths / destination ports: 78 / 23
-------------------------------------------------------------------------
Offset:              1.951ns (Levels of Logic = 3)
  Source:            i_appsfpga_io/i_PLL_clk/PLL_ADV_INST:LOCKED (PAD)
  Destination:       i_appsfpga_io/pll_delay_cnt_0 (FF)
  Destination Clock: clk_i rising

  Data Path: i_appsfpga_io/i_PLL_clk/PLL_ADV_INST:LOCKED to i_appsfpga_io/pll_delay_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:LOCKED        20   0.000   0.000  PLL_ADV_INST (LOCKED_OUT)
     end scope: 'i_PLL_clk'
     LUT2:I0->O            2   0.094   0.485  pll_locked_rstz_gq1_or00001 (pll_locked_rstz_gq1_or0000)
     LUT6:I5->O           10   0.094   0.385  pll_delay_cnt_not0001 (pll_delay_cnt_not0001)
     FDCE:CE                   0.213          pll_delay_cnt_0
    ----------------------------------------
    Total                      1.951ns (1.081ns logic, 0.870ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_appscore/USB_IO_INST/i_pll_usb/CLKOUT0_BUF'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.910ns (Levels of Logic = 2)
  Source:            i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST:LOCKED (PAD)
  Destination:       i_appscore/USB_IO_INST/arst_usb_1q (FF)
  Destination Clock: i_appscore/USB_IO_INST/i_pll_usb/CLKOUT0_BUF rising

  Data Path: i_appscore/USB_IO_INST/i_pll_usb/PLL_ADV_INST:LOCKED to i_appscore/USB_IO_INST/arst_usb_1q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:LOCKED         1   0.000   0.000  PLL_ADV_INST (LOCKED_OUT)
     end scope: 'i_pll_usb'
     INV:I->O              1   0.238   0.336  arst_usb_1q_not00011_INV_0 (arst_usb_1q_not0001)
     FDP:D                    -0.018          arst_usb_1q
    ----------------------------------------
    Total                      0.910ns (0.574ns logic, 0.336ns route)
                                       (63.1% logic, 36.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF'
  Total number of paths / destination ports: 128 / 43
-------------------------------------------------------------------------
Offset:              2.367ns (Levels of Logic = 3)
  Source:            ctl2 (PAD)
  Destination:       i_appscore/USB_IO_INST/dmd_single_data_0 (FF)
  Destination Clock: i_appscore/USB_IO_INST/i_pll_usb/CLKOUT1_BUF rising

  Data Path: ctl2 to i_appscore/USB_IO_INST/dmd_single_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.818   0.818  ctl2_IBUF (apps_testpt_7_OBUF)
     begin scope: 'i_appscore'
     begin scope: 'USB_IO_INST'
     LUT3:I0->O           17   0.094   0.424  dmd_single_data_and00001 (dmd_single_data_and0000)
     FDCE:CE                   0.213          dmd_single_data_0
    ----------------------------------------
    Total                      2.367ns (1.125ns logic, 1.242ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  u_iodelay_dq_ce (en_dqs_sync)
     FDCPE_1:D                -0.018          u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  u_iodelay_dq_ce (en_dqs_sync)
     FDCPE_1:D                -0.018          u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  u_iodelay_dq_ce (en_dqs_sync)
     FDCPE_1:D                -0.018          u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  u_iodelay_dq_ce (en_dqs_sync)
     FDCPE_1:D                -0.018          u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  u_iodelay_dq_ce (en_dqs_sync)
     FDCPE_1:D                -0.018          u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  u_iodelay_dq_ce (en_dqs_sync)
     FDCPE_1:D                -0.018          u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  u_iodelay_dq_ce (en_dqs_sync)
     FDCPE_1:D                -0.018          u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  u_iodelay_dq_ce (en_dqs_sync)
     FDCPE_1:D                -0.018          u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF'
  Total number of paths / destination ports: 163 / 163
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d (FF)
  Destination:       dvalid_bn_o (PAD)
  Source Clock:      i_appsfpga_io/i_PLL_clk/CLKOUT1_BUF rising

  Data Path: i_appsfpga_io/dvalid_io_b/OSERDES_TX_DATA_d to dvalid_bn_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     OSERDES:CLK->OQ       1   0.607   0.336  OSERDES_TX_DATA_d (dout)
     OBUFDS:I->O               2.452          obuftds_inst_dvalid (dout_dpp)
     end scope: 'dvalid_io_b'
     end scope: 'i_appsfpga_io'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_appsfpga_io/i_pll_mem/CLKOUT1_BUF'
  Total number of paths / destination ports: 86 / 62
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 5)
  Source:            i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_oddr_dqs (FF)
  Destination:       ddr2_dqs<7> (PAD)
  Source Clock:      i_appsfpga_io/i_pll_mem/CLKOUT1_BUF falling

  Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_oddr_dqs to ddr2_dqs<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  u_oddr_dqs (dqs_out)
     IOBUFDS:I->IOB        0   2.452   0.000  gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs (ddr_dqs_n)
     end scope: 'gen_dqs[7].u_iob_dqs'
     end scope: 'u_phy_io'
     end scope: 'u_phy_top'
     end scope: 'u_mem_if_top'
     end scope: 'u_ddr2_top_0'
     end scope: 'u_mig_top'
     end scope: 'MEMORY_IO_INST'
     end scope: 'i_appscore'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_appsfpga_io/i_PLL_clk/CLKOUT0_BUF'
  Total number of paths / destination ports: 27 / 25
-------------------------------------------------------------------------
Offset:              4.513ns (Levels of Logic = 4)
  Source:            i_appscore/MEMORY_IO_INST/mem_preload_done_1q (FF)
  Destination:       led1 (PAD)
  Source Clock:      i_appsfpga_io/i_PLL_clk/CLKOUT0_BUF rising

  Data Path: i_appscore/MEMORY_IO_INST/mem_preload_done_1q to led1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.581  mem_preload_done_1q (mem_preload_done_1q)
     LUT2:I0->O            2   0.094   0.341  mem_preload_done2 (mem_preload_done)
     end scope: 'MEMORY_IO_INST'
     end scope: 'i_appscore'
     INV:I->O              1   0.238   0.336  led11_INV_0 (led1_OBUF)
     OBUF:I->O                 2.452          led1_OBUF (led1)
    ----------------------------------------
    Total                      4.513ns (3.255ns logic, 1.258ns route)
                                       (72.1% logic, 27.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_appsfpga_io/i_pll_mem/CLKOUT2_BUF'
  Total number of paths / destination ports: 136 / 72
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 5)
  Source:            i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_oddr_dq (FF)
  Destination:       ddr2_dq<63> (PAD)
  Source Clock:      i_appsfpga_io/i_pll_mem/CLKOUT2_BUF rising

  Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_oddr_dq to ddr2_dq<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  u_oddr_dq (dq_out)
     IOBUF:I->IO               2.452          u_iobuf_dq (ddr_dq)
     end scope: 'gen_dq[63].u_iob_dq'
     end scope: 'u_phy_io'
     end scope: 'u_phy_top'
     end scope: 'u_mem_if_top'
     end scope: 'u_ddr2_top_0'
     end scope: 'u_mig_top'
     end scope: 'MEMORY_IO_INST'
     end scope: 'i_appscore'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.471ns (Levels of Logic = 0)
  Source:            i_icon/U0/U_ICON/U_TDO_reg (FF)
  Destination:       i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO (PAD)
  Source Clock:      i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: i_icon/U0/U_ICON/U_TDO_reg to i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.471   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_VIRTEX5:TDO          0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS
    ----------------------------------------
    Total                      0.471ns (0.471ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.608ns (Levels of Logic = 2)
  Source:            debounced_logic_rstz (FF)
  Destination:       i_appsfpga_io/i_PLL_clk/PLL_ADV_INST:RST (PAD)
  Source Clock:      clk_i rising

  Data Path: debounced_logic_rstz to i_appsfpga_io/i_PLL_clk/PLL_ADV_INST:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.471   0.581  debounced_logic_rstz (debounced_logic_rstz)
     LUT2:I0->O           27   0.094   0.462  io_pll_reset1 (io_pll_reset)
     begin scope: 'i_appsfpga_io'
     begin scope: 'i_PLL_clk'
    PLL_ADV:RST                0.000          PLL_ADV_INST
    ----------------------------------------
    Total                      1.608ns (0.565ns logic, 1.043ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_appsfpga_io/i_pll_mem/CLKOUT0_BUF'
  Total number of paths / destination ports: 240 / 240
-------------------------------------------------------------------------
Offset:              0.942ns (Levels of Logic = 1)
  Source:            i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/i_dlyrst_dq (FF)
  Destination:       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_idelay_dqs:RST (PAD)
  Source Clock:      i_appsfpga_io/i_pll_mem/CLKOUT0_BUF rising

  Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/i_dlyrst_dq to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_idelay_dqs:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              72   0.471   0.471  i_dlyrst_dq (i_dlyrst_dq)
     end scope: 'u_phy_calib'
     begin scope: 'gen_dq[63].u_iob_dq'
    IODELAY:RST                0.000          u_idelay_dq
    ----------------------------------------
    Total                      0.942ns (0.471ns logic, 0.471ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 1)
  Source:            i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  u_iddr_dq_ce (dq_ce)
     end scope: 'gen_dqs[7].u_iob_dqs'
     begin scope: 'gen_dq[63].u_iob_dq'
    IDDR_2CLK:CE               0.000          gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 1)
  Source:            i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  u_iddr_dq_ce (dq_ce)
     end scope: 'gen_dqs[6].u_iob_dqs'
     begin scope: 'gen_dq[55].u_iob_dq'
    IDDR_2CLK:CE               0.000          gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 1)
  Source:            i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  u_iddr_dq_ce (dq_ce)
     end scope: 'gen_dqs[5].u_iob_dqs'
     begin scope: 'gen_dq[47].u_iob_dq'
    IDDR_2CLK:CE               0.000          gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 1)
  Source:            i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  u_iddr_dq_ce (dq_ce)
     end scope: 'gen_dqs[4].u_iob_dqs'
     begin scope: 'gen_dq[39].u_iob_dq'
    IDDR_2CLK:CE               0.000          gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 1)
  Source:            i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  u_iddr_dq_ce (dq_ce)
     end scope: 'gen_dqs[3].u_iob_dqs'
     begin scope: 'gen_dq[31].u_iob_dq'
    IDDR_2CLK:CE               0.000          gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 1)
  Source:            i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  u_iddr_dq_ce (dq_ce)
     end scope: 'gen_dqs[2].u_iob_dqs'
     begin scope: 'gen_dq[23].u_iob_dq'
    IDDR_2CLK:CE               0.000          gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 1)
  Source:            i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  u_iddr_dq_ce (dq_ce)
     end scope: 'gen_dqs[1].u_iob_dqs'
     begin scope: 'gen_dq[15].u_iob_dq'
    IDDR_2CLK:CE               0.000          gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 1)
  Source:            i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to i_appscore/MEMORY_IO_INST/u_mig_top/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  u_iddr_dq_ce (dq_ce)
     end scope: 'gen_dqs[0].u_iob_dqs'
     begin scope: 'gen_dq[7].u_iob_dq'
    IDDR_2CLK:CE               0.000          gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 227 / 227
-------------------------------------------------------------------------
Delay:               3.738ns (Levels of Logic = 2)
  Source:            reset_i (PAD)
  Destination:       apps_testpt<1> (PAD)

  Data Path: reset_i to apps_testpt<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            55   0.818   0.468  reset_i_IBUF (apps_testpt_1_OBUF)
     OBUF:I->O                 2.452          apps_testpt_1_OBUF (apps_testpt<1>)
    ----------------------------------------
    Total                      3.738ns (3.270ns logic, 0.468ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================


Total REAL time to Xst completion: 80.00 secs
Total CPU time to Xst completion: 74.66 secs
 
--> 


Total memory usage is 919180 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 3725 (   0 filtered)
Number of infos    :  304 (   0 filtered)

