Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Sep 13 14:37:06 2024
| Host         : QroScott running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file top_timing_synth.rpt
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (192)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (253)
5. checking no_input_delay (44)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (192)
--------------------------
 There are 191 register/latch pins with no clock driven by root clock pin: linienmodule_decimate_output_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: linienmodule_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (253)
--------------------------------------------------
 There are 253 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (44)
-------------------------------
 There are 44 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.097    -4999.931                   2469                32119       -0.786     -311.844                    731                32119       -0.155       -0.155                       1                 11071  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk125_p    {0.000 4.000}        8.000           125.000         
  clk_0     {0.000 1.000}        2.000           500.000         
  clk_1     {0.000 2.000}        4.000           250.000         
  clk_2     {0.000 4.000}        8.000           125.000         
  clk_3     {0.000 60.000}       120.000         8.333           
  clk_fb    {0.000 4.000}        8.000           125.000         
clk_fpga_0  {0.000 4.000}        8.000           125.000         
clk_fpga_1  {0.000 2.000}        4.000           250.000         
clk_fpga_2  {0.000 10.000}       20.000          50.000          
clk_fpga_3  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk125_p                                                                                                                                                        2.000        0.000                       0                     2  
  clk_0                                                                                                                                                        -0.155       -0.155                       1                     2  
  clk_1             1.099        0.000                      0                   80        0.125        0.000                      0                   80        1.500        0.000                       0                    84  
  clk_2            -6.097    -4999.931                   2469                31122        0.007        0.000                      0                31122        3.500        0.000                       0                 10730  
  clk_3                                                                                                                                                        40.000        0.000                       0                     2  
  clk_fb                                                                                                                                                        5.845        0.000                       0                     3  
clk_fpga_0          2.384        0.000                      0                  513        0.134        0.000                      0                  513        3.500        0.000                       0                   245  
clk_fpga_1                                                                                                                                                      1.845        0.000                       0                     1  
clk_fpga_2                                                                                                                                                     17.845        0.000                       0                     1  
clk_fpga_3                                                                                                                                                      2.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_2         clk_1               1.205        0.000                      0                   64       -0.026       -0.737                     43                   64  
clk_fpga_0    clk_2               4.234        0.000                      0                  727       -0.786     -311.107                    688                  727  
clk_2         clk_fpga_0          1.712        0.000                      0                   34        0.305        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk125_p
  To Clock:  clk125_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I            n/a            2.155         8.000       5.845                BUFG/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633               PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000                PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000                PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.155ns,  Total Violation       -0.155ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.000       -0.155               BUFG_2/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.000       158.000              PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_1
  To Clock:  clk_1

Setup :            0  Failing Endpoints,  Worst Slack        1.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 linienmodule_decimate_decimation_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linienmodule_decimate_output_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 1.294ns (47.539%)  route 1.428ns (52.461%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.447ns = ( 6.447 - 4.000 ) 
    Source Clock Delay      (SCD):    2.685ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, unplaced)         0.800     1.783    clk_adci
                         BUFG (Prop_bufg_I_O)         0.102     1.885 r  BUFG/O
                         net (fo=1, unplaced)         0.584     2.469    clk_adcb
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.485     0.984 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, unplaced)         0.800     1.784    clk_1
                         BUFG (Prop_bufg_I_O)         0.101     1.885 r  BUFG_3/O
                         net (fo=82, unplaced)        0.800     2.685    sys_double_clk
                         FDRE                                         r  linienmodule_decimate_decimation_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.141 r  linienmodule_decimate_decimation_counter_reg[7]/Q
                         net (fo=2, unplaced)         0.976     4.117    data7
                         LUT6 (Prop_lut6_I0_O)        0.295     4.412 r  linienmodule_decimate_output_i_7/O
                         net (fo=1, unplaced)         0.000     4.412    linienmodule_decimate_output_i_7_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     4.657 r  linienmodule_decimate_output_reg_i_3/O
                         net (fo=1, unplaced)         0.452     5.109    linienmodule_decimate_output_reg_i_3_n_0
                         LUT5 (Prop_lut5_I3_O)        0.298     5.407 r  linienmodule_decimate_output_i_1/O
                         net (fo=1, unplaced)         0.000     5.407    linienmodule_decimate_output_i_1_n_0
                         FDRE                                         r  linienmodule_decimate_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, unplaced)         0.760     5.700    clk_adci
                         BUFG (Prop_bufg_I_O)         0.092     5.792 r  BUFG/O
                         net (fo=1, unplaced)         0.439     6.231    clk_adcb
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.290     4.941 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, unplaced)         0.760     5.701    clk_1
                         BUFG (Prop_bufg_I_O)         0.091     5.792 r  BUFG_3/O
                         net (fo=82, unplaced)        0.655     6.447    sys_double_clk
                         FDRE                                         r  linienmodule_decimate_output_reg/C
                         clock pessimism              0.093     6.540    
                         clock uncertainty           -0.063     6.477    
                         FDRE (Setup_fdre_C_D)        0.029     6.506    linienmodule_decimate_output_reg
  -------------------------------------------------------------------
                         required time                          6.506    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  1.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 linienmodule_deltasigma0_sigma_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linienmodule_deltasigma0_sigma_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, unplaced)         0.337     0.739    clk_adci
                         BUFG (Prop_bufg_I_O)         0.027     0.766 r  BUFG/O
                         net (fo=1, unplaced)         0.114     0.880    clk_adcb
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -0.477     0.402 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, unplaced)         0.337     0.740    clk_1
                         BUFG (Prop_bufg_I_O)         0.026     0.766 r  BUFG_3/O
                         net (fo=82, unplaced)        0.210     0.975    sys_double_clk
                         FDRE                                         r  linienmodule_deltasigma0_sigma_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     1.116 r  linienmodule_deltasigma0_sigma_reg[12]/Q
                         net (fo=1, unplaced)         0.126     1.242    linienmodule_deltasigma0_sigma[12]
                         LUT2 (Prop_lut2_I1_O)        0.045     1.287 r  linienmodule_deltasigma0_sigma[12]_i_2/O
                         net (fo=1, unplaced)         0.000     1.287    linienmodule_deltasigma0_sigma[12]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.350 r  linienmodule_deltasigma0_sigma_reg[12]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.350    linienmodule_deltasigma0_sigma_reg[12]_i_1_n_4
                         FDRE                                         r  linienmodule_deltasigma0_sigma_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, unplaced)         0.355     0.788    clk_adci
                         BUFG (Prop_bufg_I_O)         0.030     0.818 r  BUFG/O
                         net (fo=1, unplaced)         0.259     1.077    clk_adcb
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -0.643     0.434 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, unplaced)         0.355     0.789    clk_1
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  BUFG_3/O
                         net (fo=82, unplaced)        0.355     1.173    sys_double_clk
                         FDRE                                         r  linienmodule_deltasigma0_sigma_reg[12]/C
                         clock pessimism             -0.052     1.120    
                         FDRE (Hold_fdre_C_D)         0.105     1.225    linienmodule_deltasigma0_sigma_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845                BUFG_3/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000              PLLE2_BASE/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500                linienmodule_decimate_decimation_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500                linienmodule_decimate_decimation_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_2
  To Clock:  clk_2

Setup :         2469  Failing Endpoints,  Worst Slack       -6.097ns,  Total Violation    -4999.931ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.097ns  (required time - arrival time)
  Source:                 linienmodule_chain_b_factor_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_raw_acquisition_iir_z00/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        13.433ns  (logic 6.535ns (48.650%)  route 6.898ns (51.350%))
  Logic Levels:           16  (CARRY4=10 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.447ns = ( 10.447 - 8.000 ) 
    Source Clock Delay      (SCD):    2.685ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, unplaced)         0.800     1.783    clk_adci
                         BUFG (Prop_bufg_I_O)         0.102     1.885 r  BUFG/O
                         net (fo=1, unplaced)         0.584     2.469    clk_adcb
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.485     0.984 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, unplaced)         0.800     1.784    clk_2
                         BUFG (Prop_bufg_I_O)         0.101     1.885 r  BUFG_4/O
                         net (fo=10805, unplaced)     0.800     2.685    sys_clk
                         FDRE                                         r  linienmodule_chain_b_factor_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.141 r  linienmodule_chain_b_factor_storage_full_reg[2]/Q
                         net (fo=51, unplaced)        1.048     4.189    linienmodule_chain_b_factor_storage_full_reg_n_0_[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.484 r  linienmodule_raw_acquisition_iir_z50_i_672/O
                         net (fo=2, unplaced)         0.650     5.134    linienmodule_raw_acquisition_iir_z50_i_672_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.641 r  linienmodule_raw_acquisition_iir_z50_i_488/CO[3]
                         net (fo=1, unplaced)         0.000     5.641    linienmodule_raw_acquisition_iir_z50_i_488_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.989 r  linienmodule_raw_acquisition_iir_z50_i_434/O[1]
                         net (fo=1, unplaced)         0.715     6.704    linienmodule_raw_acquisition_iir_z50_i_434_n_6
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.854     7.558 r  linienmodule_raw_acquisition_iir_z50_i_266/CO[3]
                         net (fo=1, unplaced)         0.000     7.558    linienmodule_raw_acquisition_iir_z50_i_266_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.793 r  linienmodule_raw_acquisition_iir_z50_i_263/O[0]
                         net (fo=3, unplaced)         0.329     8.122    linienmodule_raw_acquisition_iir_z50_i_263_n_7
                         LUT3 (Prop_lut3_I0_O)        0.295     8.417 r  linienmodule_raw_acquisition_iir_z50_i_186/O
                         net (fo=1, unplaced)         0.639     9.056    linienmodule_raw_acquisition_iir_z50_i_186_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.563 r  linienmodule_raw_acquisition_iir_z50_i_105/CO[3]
                         net (fo=1, unplaced)         0.000     9.563    linienmodule_raw_acquisition_iir_z50_i_105_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.892 r  linienmodule_raw_acquisition_iir_z50_i_104/O[3]
                         net (fo=3, unplaced)         0.636    10.528    P[19]
                         LUT5 (Prop_lut5_I4_O)        0.307    10.835 r  linienmodule_raw_acquisition_iir_z50_i_50/O
                         net (fo=2, unplaced)         0.913    11.748    linienmodule_raw_acquisition_iir_z50_i_50_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.872 r  linienmodule_raw_acquisition_iir_z50_i_54/O
                         net (fo=1, unplaced)         0.000    11.872    linienmodule_raw_acquisition_iir_z50_i_54_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.404 r  linienmodule_raw_acquisition_iir_z50_i_21/CO[3]
                         net (fo=1, unplaced)         0.000    12.404    linienmodule_raw_acquisition_iir_z50_i_21_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.733 r  linienmodule_raw_acquisition_iir_z50_i_20/O[3]
                         net (fo=5, unplaced)         0.646    13.379    linienmodule_mixed[27]
                         LUT4 (Prop_lut4_I3_O)        0.307    13.686 r  linienmodule_raw_acquisition_iir_z50_i_97/O
                         net (fo=1, unplaced)         0.000    13.686    linienmodule_raw_acquisition_iir_z50_i_97_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.236 r  linienmodule_raw_acquisition_iir_z50_i_32/CO[3]
                         net (fo=1, unplaced)         0.000    14.236    linienmodule_raw_acquisition_iir_z50_i_32_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    14.486 r  linienmodule_raw_acquisition_iir_z50_i_19/CO[2]
                         net (fo=31, unplaced)        0.522    15.008    linienmodule_limit_error_signal_limit_y1
                         LUT5 (Prop_lut5_I3_O)        0.310    15.318 r  linienmodule_raw_acquisition_iir_z50_i_17/O
                         net (fo=7, unplaced)         0.800    16.117    linienmodule_limit_error_signal_limit_y[0]
                         DSP48E1                                      r  linienmodule_raw_acquisition_iir_z00/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, unplaced)         0.760     9.700    clk_adci
                         BUFG (Prop_bufg_I_O)         0.092     9.792 r  BUFG/O
                         net (fo=1, unplaced)         0.439    10.231    clk_adcb
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.290     8.941 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, unplaced)         0.760     9.701    clk_2
                         BUFG (Prop_bufg_I_O)         0.091     9.792 r  BUFG_4/O
                         net (fo=10805, unplaced)     0.655    10.447    sys_clk
                         DSP48E1                                      r  linienmodule_raw_acquisition_iir_z00/CLK
                         clock pessimism              0.093    10.540    
                         clock uncertainty           -0.069    10.471    
                         DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450    10.021    linienmodule_raw_acquisition_iir_z00
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                         -16.117    
  -------------------------------------------------------------------
                         slack                                 -6.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl0_xilinxmultiregimpl00_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl0_xilinxmultiregimpl01_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.533%)  route 0.081ns (36.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, unplaced)         0.337     0.739    clk_adci
                         BUFG (Prop_bufg_I_O)         0.027     0.766 r  BUFG/O
                         net (fo=1, unplaced)         0.114     0.880    clk_adcb
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -0.477     0.402 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, unplaced)         0.337     0.740    clk_2
                         BUFG (Prop_bufg_I_O)         0.026     0.766 r  BUFG_4/O
                         net (fo=10805, unplaced)     0.210     0.975    sys_clk
                         FDRE                                         r  xilinxmultiregimpl0_xilinxmultiregimpl00_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     1.116 r  xilinxmultiregimpl0_xilinxmultiregimpl00_reg[0]/Q
                         net (fo=1, unplaced)         0.081     1.197    xilinxmultiregimpl0_xilinxmultiregimpl00[0]
                         FDRE                                         r  xilinxmultiregimpl0_xilinxmultiregimpl01_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, unplaced)         0.355     0.788    clk_adci
                         BUFG (Prop_bufg_I_O)         0.030     0.818 r  BUFG/O
                         net (fo=1, unplaced)         0.259     1.077    clk_adcb
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -0.643     0.434 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, unplaced)         0.355     0.789    clk_2
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  BUFG_4/O
                         net (fo=10805, unplaced)     0.355     1.173    sys_clk
                         FDRE                                         r  xilinxmultiregimpl0_xilinxmultiregimpl01_reg[0]/C
                         clock pessimism             -0.052     1.120    
                         FDRE (Hold_fdre_C_D)         0.070     1.190    xilinxmultiregimpl0_xilinxmultiregimpl01_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         8.000       4.000      XADC_X0Y0  XADC/DCLK
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       8.000       152.000               PLLE2_BASE/CLKOUT2
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500                 FD/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500                 FD/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_3
  To Clock:  clk_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_3
Waveform(ns):       { 0.000 60.000 }
Period(ns):         120.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         120.000     117.845              BUFG_5/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       120.000     40.000               PLLE2_BASE/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845                BUFG_1/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        8.000       44.633               PLLE2_BASE/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 system_processing_system7_0_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/ack_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 1.912ns (38.919%)  route 3.001ns (61.081%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 9.505 - 8.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, unplaced)       0.800     1.700    system_processing_system7_0_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_processing_system7_0_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARLEN[1])
                                                      1.416     3.116 r  system_processing_system7_0_0/inst/PS7_i/MAXIGP0ARLEN[1]
                         net (fo=1, unplaced)         0.800     3.916    system_processing_system7_0_0/ps_axi_arlen[1]
                         LUT6 (Prop_lut6_I5_O)        0.124     4.040 r  system_processing_system7_0_0/sys_ren_o_i_2/O
                         net (fo=3, unplaced)         0.467     4.507    axi_slave/rd_errorw
                         LUT4 (Prop_lut4_I2_O)        0.124     4.631 r  axi_slave/ack_cnt[4]_i_6/O
                         net (fo=1, unplaced)         0.449     5.080    axi_slave/ack_cnt[4]_i_6_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.204 f  axi_slave/ack_cnt[4]_i_4/O
                         net (fo=6, unplaced)         0.481     5.685    system_processing_system7_0_0/ack_cnt_reg[1]
                         LUT6 (Prop_lut6_I4_O)        0.124     5.809 r  system_processing_system7_0_0/ack_cnt[4]_i_1/O
                         net (fo=5, unplaced)         0.804     6.613    axi_slave/ack_cnt_reg[1]_0[0]
                         FDRE                                         r  axi_slave/ack_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     8.760    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.091     8.851 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, unplaced)       0.655     9.505    axi_slave/FCLK_CLK0
                         FDRE                                         r  axi_slave/ack_cnt_reg[1]/C
                         clock pessimism              0.050     9.555    
                         clock uncertainty           -0.125     9.430    
                         FDRE (Setup_fdre_C_R)       -0.433     8.997    axi_slave/ack_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                  2.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 axi_slave/wr_awaddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bus_clk_bridge/addr_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.239ns (64.578%)  route 0.131ns (35.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, unplaced)       0.210     0.573    axi_slave/FCLK_CLK0
                         FDRE                                         r  axi_slave/wr_awaddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  axi_slave/wr_awaddr_reg[10]/Q
                         net (fo=1, unplaced)         0.131     0.845    axi_slave/wr_awaddr[10]
                         LUT3 (Prop_lut3_I2_O)        0.098     0.943 r  axi_slave/addr_o[10]_i_1/O
                         net (fo=2, unplaced)         0.000     0.943    bus_clk_bridge/addr_o_reg[15]_1[8]
                         FDRE                                         r  bus_clk_bridge/addr_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, unplaced)       0.355     0.739    bus_clk_bridge/CLK
                         FDRE                                         r  bus_clk_bridge/addr_o_reg[10]/C
                         clock pessimism             -0.021     0.718    
                         FDRE (Hold_fdre_C_D)         0.091     0.809    bus_clk_bridge/addr_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845                system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500                dummyhk_csr_adr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500                dummyhk_csr_adr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_processing_system7_0_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I   n/a            2.155         4.000       1.845                system_processing_system7_0_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_processing_system7_0_0/inst/PS7_i/FCLKCLK[2] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845               system_processing_system7_0_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_processing_system7_0_0/inst/PS7_i/FCLKCLK[3] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I   n/a            2.155         5.000       2.845                system_processing_system7_0_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_2
  To Clock:  clk_1

Setup :            0  Failing Endpoints,  Worst Slack        1.205ns,  Total Violation        0.000ns
Hold  :           43  Failing Endpoints,  Worst Slack       -0.026ns,  Total Violation       -0.737ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 linienmodule_slow_decimation_storage_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_decimate_output_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 1.294ns (53.033%)  route 1.146ns (46.967%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.447ns = ( 6.447 - 4.000 ) 
    Source Clock Delay      (SCD):    2.685ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, unplaced)         0.800     1.783    clk_adci
                         BUFG (Prop_bufg_I_O)         0.102     1.885 r  BUFG/O
                         net (fo=1, unplaced)         0.584     2.469    clk_adcb
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.485     0.984 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, unplaced)         0.800     1.784    clk_2
                         BUFG (Prop_bufg_I_O)         0.101     1.885 r  BUFG_4/O
                         net (fo=10805, unplaced)     0.800     2.685    sys_clk
                         FDRE                                         r  linienmodule_slow_decimation_storage_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.141 r  linienmodule_slow_decimation_storage_full_reg[1]/Q
                         net (fo=5, unplaced)         0.694     3.835    linienmodule_slow_decimation_storage__0[1]
                         LUT6 (Prop_lut6_I2_O)        0.295     4.130 r  linienmodule_decimate_output_i_7/O
                         net (fo=1, unplaced)         0.000     4.130    linienmodule_decimate_output_i_7_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     4.375 r  linienmodule_decimate_output_reg_i_3/O
                         net (fo=1, unplaced)         0.452     4.827    linienmodule_decimate_output_reg_i_3_n_0
                         LUT5 (Prop_lut5_I3_O)        0.298     5.125 r  linienmodule_decimate_output_i_1/O
                         net (fo=1, unplaced)         0.000     5.125    linienmodule_decimate_output_i_1_n_0
                         FDRE                                         r  linienmodule_decimate_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, unplaced)         0.760     5.700    clk_adci
                         BUFG (Prop_bufg_I_O)         0.092     5.792 r  BUFG/O
                         net (fo=1, unplaced)         0.439     6.231    clk_adcb
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.290     4.941 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, unplaced)         0.760     5.701    clk_1
                         BUFG (Prop_bufg_I_O)         0.091     5.792 r  BUFG_3/O
                         net (fo=82, unplaced)        0.655     6.447    sys_double_clk
                         FDRE                                         r  linienmodule_decimate_output_reg/C
                         clock pessimism              0.043     6.490    
                         clock uncertainty           -0.189     6.301    
                         FDRE (Setup_fdre_C_D)        0.029     6.330    linienmodule_decimate_output_reg
  -------------------------------------------------------------------
                         required time                          6.330    
                         arrival time                          -5.125    
  -------------------------------------------------------------------
                         slack                                  1.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.026ns  (arrival time - required time)
  Source:                 linienmodule_slow_out_shifted_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_deltasigma0_sigma_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.288ns (66.448%)  route 0.145ns (33.552%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, unplaced)         0.337     0.739    clk_adci
                         BUFG (Prop_bufg_I_O)         0.027     0.766 r  BUFG/O
                         net (fo=1, unplaced)         0.114     0.880    clk_adcb
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -0.477     0.402 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, unplaced)         0.337     0.740    clk_2
                         BUFG (Prop_bufg_I_O)         0.026     0.766 r  BUFG_4/O
                         net (fo=10805, unplaced)     0.210     0.975    sys_clk
                         FDRE                                         r  linienmodule_slow_out_shifted_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     1.116 r  linienmodule_slow_out_shifted_reg[9]/Q
                         net (fo=2, unplaced)         0.145     1.262    linienmodule_slow_out_shifted[9]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.147     1.409 r  linienmodule_deltasigma0_sigma_reg[12]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.409    linienmodule_deltasigma0_sigma_reg[12]_i_1_n_6
                         FDRE                                         r  linienmodule_deltasigma0_sigma_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, unplaced)         0.355     0.788    clk_adci
                         BUFG (Prop_bufg_I_O)         0.030     0.818 r  BUFG/O
                         net (fo=1, unplaced)         0.259     1.077    clk_adcb
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -0.643     0.434 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, unplaced)         0.355     0.789    clk_1
                         BUFG (Prop_bufg_I_O)         0.029     0.818 r  BUFG_3/O
                         net (fo=82, unplaced)        0.355     1.173    sys_double_clk
                         FDRE                                         r  linienmodule_deltasigma0_sigma_reg[10]/C
                         clock pessimism             -0.031     1.141    
                         clock uncertainty            0.189     1.330    
                         FDRE (Hold_fdre_C_D)         0.105     1.435    linienmodule_deltasigma0_sigma_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                 -0.026    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_2

Setup :            0  Failing Endpoints,  Worst Slack        4.234ns,  Total Violation        0.000ns
Hold  :          688  Failing Endpoints,  Worst Slack       -0.786ns,  Total Violation     -311.107ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.234ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/set_b_filt_bb_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 1.117ns (27.411%)  route 2.958ns (72.589%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.447ns = ( 10.447 - 8.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, unplaced)       0.800     1.700    red_pitaya_scope/i_bridge/FCLK_CLK0
                         FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.156 r  red_pitaya_scope/i_bridge/addr_o_reg[16]/Q
                         net (fo=49, unplaced)        1.047     3.203    red_pitaya_scope/i_bridge/addr[16]
                         LUT6 (Prop_lut6_I0_O)        0.295     3.498 f  red_pitaya_scope/i_bridge/set_b_hyst[13]_i_5/O
                         net (fo=1, unplaced)         0.449     3.947    red_pitaya_scope/i_bridge/set_b_hyst[13]_i_5_n_0
                         LUT5 (Prop_lut5_I4_O)        0.118     4.065 r  red_pitaya_scope/i_bridge/set_b_hyst[13]_i_3/O
                         net (fo=8, unplaced)         0.457     4.522    red_pitaya_scope/i_bridge/set_b_hyst[13]_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.646 r  red_pitaya_scope/i_bridge/set_dec[31]_i_2/O
                         net (fo=3, unplaced)         0.467     5.113    red_pitaya_scope/i_bridge/set_dec[31]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.237 r  red_pitaya_scope/i_bridge/set_b_filt_bb[24]_i_1/O
                         net (fo=25, unplaced)        0.538     5.775    red_pitaya_scope/i_bridge_n_86
                         FDRE                                         r  red_pitaya_scope/set_b_filt_bb_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, unplaced)         0.760     9.700    clk_adci
                         BUFG (Prop_bufg_I_O)         0.092     9.792 r  BUFG/O
                         net (fo=1, unplaced)         0.439    10.231    clk_adcb
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.290     8.941 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, unplaced)         0.760     9.701    clk_2
                         BUFG (Prop_bufg_I_O)         0.091     9.792 r  BUFG_4/O
                         net (fo=10805, unplaced)     0.655    10.447    red_pitaya_scope/sys_clk
                         FDRE                                         r  red_pitaya_scope/set_b_filt_bb_reg[0]/C
                         clock pessimism              0.000    10.447    
                         clock uncertainty           -0.235    10.211    
                         FDRE (Setup_fdre_C_CE)      -0.202    10.009    red_pitaya_scope/set_b_filt_bb_reg[0]
  -------------------------------------------------------------------
                         required time                         10.009    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                  4.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.786ns  (arrival time - required time)
  Source:                 bus_clk_bridge/addr_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linienmodule_csr_adr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.367ns (53.631%)  route 0.317ns (46.369%))
  Logic Levels:           0  
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, unplaced)       0.655     1.505    bus_clk_bridge/CLK
                         FDRE                                         r  bus_clk_bridge/addr_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.367     1.872 r  bus_clk_bridge/addr_o_reg[12]/Q
                         net (fo=1, unplaced)         0.317     2.190    linienmodule_sys_addr[12]
                         FDRE                                         r  linienmodule_csr_adr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, unplaced)         0.800     1.783    clk_adci
                         BUFG (Prop_bufg_I_O)         0.102     1.885 r  BUFG/O
                         net (fo=1, unplaced)         0.584     2.469    clk_adcb
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.485     0.984 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, unplaced)         0.800     1.784    clk_2
                         BUFG (Prop_bufg_I_O)         0.101     1.885 r  BUFG_4/O
                         net (fo=10805, unplaced)     0.800     2.685    sys_clk
                         FDRE                                         r  linienmodule_csr_adr_reg[10]/C
                         clock pessimism              0.000     2.685    
                         clock uncertainty            0.235     2.920    
                         FDRE (Hold_fdre_C_D)         0.056     2.976    linienmodule_csr_adr_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.976    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                 -0.786    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.712ns  (required time - arrival time)
  Source:                 red_pitaya_scope/set_a_filt_pp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 1.399ns (28.534%)  route 3.504ns (71.466%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 9.505 - 8.000 ) 
    Source Clock Delay      (SCD):    2.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, unplaced)         0.800     1.783    clk_adci
                         BUFG (Prop_bufg_I_O)         0.102     1.885 r  BUFG/O
                         net (fo=1, unplaced)         0.584     2.469    clk_adcb
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.485     0.984 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, unplaced)         0.800     1.784    clk_2
                         BUFG (Prop_bufg_I_O)         0.101     1.885 r  BUFG_4/O
                         net (fo=10805, unplaced)     0.800     2.685    red_pitaya_scope/sys_clk
                         FDRE                                         r  red_pitaya_scope/set_a_filt_pp_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.141 r  red_pitaya_scope/set_a_filt_pp_reg[3]/Q
                         net (fo=1, unplaced)         0.806     3.947    red_pitaya_scope/i_bridge/axi_rdata_o_reg[24]_1[3]
                         LUT5 (Prop_lut5_I0_O)        0.323     4.270 r  red_pitaya_scope/i_bridge/axi_rdata_o[3]_i_11/O
                         net (fo=1, unplaced)         0.449     4.719    red_pitaya_scope/i_bridge/axi_rdata_o[3]_i_11_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     4.843 r  red_pitaya_scope/i_bridge/axi_rdata_o[3]_i_8/O
                         net (fo=1, unplaced)         0.449     5.292    red_pitaya_scope/i_bridge/axi_rdata_o[3]_i_8_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.416 r  red_pitaya_scope/i_bridge/axi_rdata_o[3]_i_6/O
                         net (fo=1, unplaced)         0.902     6.318    red_pitaya_scope/i_bridge/axi_rdata_o[3]_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     6.442 r  red_pitaya_scope/i_bridge/axi_rdata_o[3]_i_3/O
                         net (fo=1, unplaced)         0.449     6.891    red_pitaya_scope/i_bridge/axi_rdata_o[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.015 r  red_pitaya_scope/i_bridge/axi_rdata_o[3]_i_2/O
                         net (fo=1, unplaced)         0.449     7.464    axi_slave/axi_rdata_o_reg[3]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     7.588 r  axi_slave/axi_rdata_o[3]_i_1/O
                         net (fo=1, unplaced)         0.000     7.588    axi_slave/ps_sys_rdata[3]
                         FDRE                                         r  axi_slave/axi_rdata_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     8.760    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.091     8.851 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, unplaced)       0.655     9.505    axi_slave/FCLK_CLK0
                         FDRE                                         r  axi_slave/axi_rdata_o_reg[3]/C
                         clock pessimism              0.000     9.505    
                         clock uncertainty           -0.235     9.270    
                         FDRE (Setup_fdre_C_D)        0.029     9.299    axi_slave/axi_rdata_o_reg[3]
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                  1.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 bus_clk_bridge/dst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bus_clk_bridge/sys_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.228%)  route 0.145ns (50.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, unplaced)         0.337     0.739    clk_adci
                         BUFG (Prop_bufg_I_O)         0.027     0.766 r  BUFG/O
                         net (fo=1, unplaced)         0.114     0.880    clk_adcb
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -0.477     0.402 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, unplaced)         0.337     0.740    clk_2
                         BUFG (Prop_bufg_I_O)         0.026     0.766 r  BUFG_4/O
                         net (fo=10805, unplaced)     0.210     0.975    bus_clk_bridge/sys_clk
                         FDRE                                         r  bus_clk_bridge/dst_done_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     1.116 r  bus_clk_bridge/dst_done_reg/Q
                         net (fo=2, unplaced)         0.145     1.262    bus_clk_bridge/dst_done
                         FDRE                                         r  bus_clk_bridge/sys_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=245, unplaced)       0.355     0.739    bus_clk_bridge/CLK
                         FDRE                                         r  bus_clk_bridge/sys_sync_reg[0]/C
                         clock pessimism              0.000     0.739    
                         clock uncertainty            0.235     0.974    
                         FDRE (Hold_fdre_C_D)        -0.017     0.957    bus_clk_bridge/sys_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.305    





