--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml clocks.twx clocks.ncd -o clocks.twr clocks.pcf -ucf
clocks.ucf

Design file:              clocks.ncd
Physical constraint file: clocks.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
duty1<0>    |   -0.043(R)|      FAST  |    1.810(R)|      SLOW  |clk_BUFGP         |   0.000|
duty1<1>    |    0.201(R)|      FAST  |    1.537(R)|      SLOW  |clk_BUFGP         |   0.000|
duty2<0>    |    0.213(R)|      FAST  |    1.571(R)|      SLOW  |clk_BUFGP         |   0.000|
duty2<1>    |    0.612(R)|      FAST  |    0.997(R)|      SLOW  |clk_BUFGP         |   0.000|
duty3<0>    |   -0.095(R)|      FAST  |    1.845(R)|      SLOW  |clk_BUFGP         |   0.000|
duty3<1>    |    0.072(R)|      FAST  |    1.934(R)|      SLOW  |clk_BUFGP         |   0.000|
duty<0>     |    0.031(R)|      FAST  |    1.842(R)|      SLOW  |clk_BUFGP         |   0.000|
duty<1>     |   -0.259(R)|      FAST  |    2.107(R)|      SLOW  |clk_BUFGP         |   0.000|
period1<0>  |    6.092(R)|      SLOW  |    1.155(R)|      SLOW  |clk_BUFGP         |   0.000|
period1<1>  |    5.187(R)|      SLOW  |    1.753(R)|      SLOW  |clk_BUFGP         |   0.000|
period1<2>  |    6.434(R)|      SLOW  |    0.688(R)|      SLOW  |clk_BUFGP         |   0.000|
period1<3>  |    5.269(R)|      SLOW  |    0.616(R)|      SLOW  |clk_BUFGP         |   0.000|
period2<0>  |    7.658(R)|      SLOW  |    0.115(R)|      SLOW  |clk_BUFGP         |   0.000|
period2<1>  |    7.602(R)|      SLOW  |   -0.027(R)|      FAST  |clk_BUFGP         |   0.000|
period2<2>  |    5.526(R)|      SLOW  |   -0.184(R)|      FAST  |clk_BUFGP         |   0.000|
period2<3>  |    6.004(R)|      SLOW  |   -0.370(R)|      SLOW  |clk_BUFGP         |   0.000|
period3<0>  |    6.172(R)|      SLOW  |   -0.292(R)|      FAST  |clk_BUFGP         |   0.000|
period3<1>  |    6.139(R)|      SLOW  |   -0.278(R)|      FAST  |clk_BUFGP         |   0.000|
period3<2>  |    6.259(R)|      SLOW  |   -0.292(R)|      FAST  |clk_BUFGP         |   0.000|
period3<3>  |    5.870(R)|      SLOW  |   -0.615(R)|      FAST  |clk_BUFGP         |   0.000|
period<0>   |    5.701(R)|      SLOW  |   -0.045(R)|      SLOW  |clk_BUFGP         |   0.000|
period<1>   |    5.532(R)|      SLOW  |   -0.223(R)|      FAST  |clk_BUFGP         |   0.000|
period<2>   |    6.028(R)|      SLOW  |   -0.333(R)|      FAST  |clk_BUFGP         |   0.000|
period<3>   |    5.850(R)|      SLOW  |   -0.629(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk0        |        10.021(R)|      SLOW  |         3.851(R)|      FAST  |clk_BUFGP         |   0.000|
clk1        |         9.383(R)|      SLOW  |         3.479(R)|      FAST  |clk_BUFGP         |   0.000|
clk2        |        10.151(R)|      SLOW  |         3.951(R)|      FAST  |clk_BUFGP         |   0.000|
clk3        |         9.641(R)|      SLOW  |         3.659(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.137|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Oct 14 08:39:55 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 613 MB



