{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 531,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "LocalMemoryUnit\n",
      "Contents:\n",
      "● Feature list\n",
      "● Functional Description\n",
      "● LMU registers\n",
      "● I/O interfaces\n",
      "● Revision history.\n",
      "Local Memory Unit (LMU)\n",
      "The Local Memory Unit is an SRI peripheral providing access to volatile memory resources. Its\n",
      "primary purpose is to provide up to 256 KiB of local memory for general purpose usage. A\n",
      "product may contain multiple instances of the LMU. Refer to the system memory map for the\n",
      "configuration applicable to each product. Each instance of the LMU has its own set of\n",
      "configuration registers.\n",
      "Data stored in the local memory is protected by ECC at all points within the LMU. Areas of local\n",
      "memory can be write protected by configuring up to sixteen address ranges using SFRs in the\n",
      "LMU. Each of these ranges can be sized in thirty-two byte increments and has its own,\n",
      "independent list of Master Tag IDs permitted write access. Read accesses are not protected.\n",
      "Feature List\n",
      "An overview of the features implemented in the LMU follows:\n",
      "Up to 256 KiB of SRAM,\n",
      "organized as 64-bit words,\n",
      "support for byte, half-word, and word accesses as well as double-word and burst accesses\n",
      "memory can be used as overlay memory,\n",
      "Protection of LMU SRAM contents,\n",
      "sixteen programmable address regions can be protected,\n",
      "each address range has a programmable list of bus masters permitted read or write access\n",
      "based on the Unique master Tag ID.\n",
      "Functional Description\n",
      "Local Memory (LMU SRAM)\n",
      "The LMU SRAM can be used for code execution, data storage, or overlay memory. The address\n",
      "range of the memory is defined in the system memory map. As well as being accessed via\n",
      "cached (segment 9H), the memory can be accessed via non-cached (segment BH) memory\n",
      "addresses.\n",
      "The memory implements memory integrity checking for error detection and correction. This\n",
      "means that the memory must be initialized before reads are attempted with the integritychecking enabled to avoid generating spurious data corruption errors. Initializing with the\n",
      "memory integrity logic disabled allows the LMU SRAM to support initialization using word\n",
      "(32-bit) or smaller writes as well as 64-bit writes.\n",
      "If memory integrity checking is enabled, a read access which fails the integrity check will cause\n",
      "an error condition to be flagged to the initiated bus master. This behavior can be changed by\n",
      "setting the MEMCON.ERRDIS bit to 1B.\n",
      "If ERRDIS is set, the access will terminate normally.\n",
      "An ECC error will also be reported to the SMU. The SMU will use this signal for error indication\n",
      "and triggering of an NMI trap (if enabled).\n",
      "The LMU SRAM is internally organized as a 64-bit memory without the possibility of sub-word\n",
      "accesses. This means that any write access of less than 64 bits of data needs an internal\n",
      "Read-Modify-Write (iRMW) operation to correctly write the data and update the ECC data. This\n",
      "happens transparently to rest of the system unless an uncorrected ECC error is detected during\n",
      "the read phase of the iRMW. This ECC error will be flagged to the SMU in the same way as a\n",
      "data ECC error occurring during a normal read. In addition, the MEMCON.RMWERR flag will be\n",
      "set. The write operation will not take place as this would write incorrect ECC data to the memory\n",
      "(the ECC would match the written data but the data would potentially contain an uncorrected\n",
      "error).\n",
      "LMU SRAM performance will be the same as, or better than, the performance of the embedded\n",
      "flash. This applies to both the initial latency of the first word returned and also the incremental\n",
      "latency for each word in the same cache line fetched.\n",
      "If the CPU access cannot be handled by the LMU SRAM (e.g. an attempt has been made to\n",
      "access RAM with the LMU clock disabled), an SRI bus error is reported by the LMU. This will,\n",
      "for example, cause a CPU to take a DSE trap if the access is from a CPU and a DMA access to\n",
      "terminate with an error condition.\n",
      "The ERRDIS bitfield of the MEMCON register is protected by MEMCON.PMIC bit. If the data\n",
      "written to the register has the bitfield set to 0B, no change will be made to ERRDIS (bit 9D of the\n",
      "register) regardless of the data written to the field.\n",
      "Memory Protection\n",
      "The LMU allows for the definition of sixteen protected regions of SRAM memory. The protection\n",
      "applies only to accesses to SRAM included in the LMU, not registers.\n",
      "The protection scheme is based on the use of Unique Master Tag IDs to identify the master\n",
      "attempting the access and allows for a six-bit tag individually identifying of this ECC detecting\n",
      "an error, the MEMCON.INTERR bit will be set, and an error will be signaled to the SMU.\n",
      "Internal SRAM Read Error\n",
      "The LMU will perform an internal Read-Modify-Write (iRMW) access when a write of less than\n",
      "64 bits of data is performed. An ECC error reported by the RAM on the read phase will cause\n",
      "the MEMCON.RMWERR bit to be set, and an error will be signaled to the SMU. The write phase\n",
      "of the iRMW will not take place unless the MEMCON.ERRDIS bit is set.Clock Control\n",
      "The LMU contains a clock control register, CLC, which allows the LMU to be put into a\n",
      "power-saving mode. If LMU_CLC.DISR is set, then the LMU will be disabled, and all accesses\n",
      "will be errored unless they are addressed to a register.\n"
     ]
    }
   ],
   "source": [
    "import pdfplumber\n",
    "pdf = pdfplumber.open('C:/Users/pkathi/Desktop/QA1/lmu1 (2).pdf')\n",
    "pdf_txt = \"\"\n",
    "for page in pdf.pages:\n",
    "    text = page.extract_text()\n",
    "    pdf_txt += text\n",
    "\n",
    "pdf.close()\n",
    "\n",
    "print(pdf_txt)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 532,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "[nltk_data] Downloading package punkt to\n",
      "[nltk_data]     C:\\Users\\pkathi\\AppData\\Roaming\\nltk_data...\n",
      "[nltk_data]   Package punkt is already up-to-date!\n",
      "[nltk_data] Downloading package stopwords to\n",
      "[nltk_data]     C:\\Users\\pkathi\\AppData\\Roaming\\nltk_data...\n",
      "[nltk_data]   Package stopwords is already up-to-date!\n",
      "[nltk_data] Downloading package wordnet to\n",
      "[nltk_data]     C:\\Users\\pkathi\\AppData\\Roaming\\nltk_data...\n",
      "[nltk_data]   Package wordnet is already up-to-date!\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "['localmemoryunit', 'content', 'feature', 'list', 'functional', 'description', 'lmu', 'register', 'io', 'interface', 'revision', 'history']\n",
      "['local', 'memory', 'unit', 'lmu', 'local', 'memory', 'unit', 'sri', 'peripheral', 'providing', 'access', 'volatile', 'memory', 'resource']\n",
      "['primary', 'purpose', 'provide', 'kib', 'local', 'memory', 'general', 'purpose', 'usage']\n",
      "['product', 'may', 'contain', 'multiple', 'instance', 'lmu']\n",
      "['refer', 'system', 'memory', 'map', 'configuration', 'applicable', 'product']\n",
      "['instance', 'lmu', 'set', 'configuration', 'register']\n",
      "['data', 'stored', 'local', 'memory', 'protected', 'ecc', 'point', 'within', 'lmu']\n",
      "['area', 'local', 'memory', 'write', 'protected', 'configuring', 'sixteen', 'address', 'range', 'using', 'sfrs', 'lmu']\n",
      "['range', 'sized', 'thirtytwo', 'byte', 'increment', 'independent', 'list', 'master', 'tag', 'id', 'permitted', 'write', 'access']\n",
      "['read', 'access', 'protected']\n",
      "['feature', 'list', 'overview', 'feature', 'implemented', 'lmu', 'follows', 'kib', 'sram', 'organized', 'bit', 'word', 'support', 'byte', 'halfword', 'word', 'access', 'well', 'doubleword', 'burst', 'access', 'memory', 'used', 'overlay', 'memory', 'protection', 'lmu', 'sram', 'content', 'sixteen', 'programmable', 'address', 'region', 'protected', 'address', 'range', 'programmable', 'list', 'bus', 'master', 'permitted', 'read', 'write', 'access', 'based', 'unique', 'master', 'tag', 'id']\n",
      "['functional', 'description', 'local', 'memory', 'lmu', 'sram', 'lmu', 'sram', 'used', 'code', 'execution', 'data', 'storage', 'overlay', 'memory']\n",
      "['address', 'range', 'memory', 'defined', 'system', 'memory', 'map']\n",
      "['well', 'accessed', 'via', 'cached', 'segment', 'h', 'memory', 'accessed', 'via', 'noncached', 'segment', 'bh', 'memory', 'address']\n",
      "['memory', 'implement', 'memory', 'integrity', 'checking', 'error', 'detection', 'correction']\n",
      "['mean', 'memory', 'must', 'initialized', 'read', 'attempted', 'integritychecking', 'enabled', 'avoid', 'generating', 'spurious', 'data', 'corruption', 'error']\n",
      "['initializing', 'memory', 'integrity', 'logic', 'disabled', 'allows', 'lmu', 'sram', 'support', 'initialization', 'using', 'word', 'bit', 'smaller', 'writes', 'well', 'bit', 'writes']\n",
      "['memory', 'integrity', 'checking', 'enabled', 'read', 'access', 'fails', 'integrity', 'check', 'cause', 'error', 'condition', 'flagged', 'initiated', 'bus', 'master']\n",
      "['behavior', 'changed', 'setting', 'memconerrdis', 'bit', 'b']\n",
      "['errdis', 'set', 'access', 'terminate', 'normally']\n",
      "['ecc', 'error', 'also', 'reported', 'smu']\n",
      "['smu', 'use', 'signal', 'error', 'indication', 'triggering', 'nmi', 'trap', 'enabled']\n",
      "['lmu', 'sram', 'internally', 'organized', 'bit', 'memory', 'without', 'possibility', 'subword', 'access']\n",
      "['mean', 'write', 'access', 'le', 'bit', 'data', 'need', 'internal', 'readmodifywrite', 'irmw', 'operation', 'correctly', 'write', 'data', 'update', 'ecc', 'data']\n",
      "['happens', 'transparently', 'rest', 'system', 'unless', 'uncorrected', 'ecc', 'error', 'detected', 'read', 'phase', 'irmw']\n",
      "['ecc', 'error', 'flagged', 'smu', 'way', 'data', 'ecc', 'error', 'occurring', 'normal', 'read']\n",
      "['addition', 'memconrmwerr', 'flag', 'set']\n",
      "['write', 'operation', 'take', 'place', 'would', 'write', 'incorrect', 'ecc', 'data', 'memory', 'ecc', 'would', 'match', 'written', 'data', 'data', 'would', 'potentially', 'contain', 'uncorrected', 'error']\n",
      "['lmu', 'sram', 'performance', 'better', 'performance', 'embedded', 'flash']\n",
      "['applies', 'initial', 'latency', 'first', 'word', 'returned', 'also', 'incremental', 'latency', 'word', 'cache', 'line', 'fetched']\n",
      "['cpu', 'access', 'handled', 'lmu', 'sram', 'eg']\n",
      "['attempt', 'made', 'access', 'ram', 'lmu', 'clock', 'disabled', 'sri', 'bus', 'error', 'reported', 'lmu']\n",
      "['example', 'cause', 'cpu', 'take', 'dse', 'trap', 'access', 'cpu', 'dma', 'access', 'terminate', 'error', 'condition']\n",
      "['errdis', 'bitfield', 'memcon', 'register', 'protected', 'memconpmic', 'bit']\n",
      "['data', 'written', 'register', 'bitfield', 'set', 'b', 'change', 'made', 'errdis', 'bit', 'register', 'regardless', 'data', 'written', 'field']\n",
      "['memory', 'protection', 'lmu', 'allows', 'definition', 'sixteen', 'protected', 'region', 'sram', 'memory']\n",
      "['protection', 'applies', 'access', 'sram', 'included', 'lmu', 'register']\n",
      "['protection', 'scheme', 'based', 'use', 'unique', 'master', 'tag', 'id', 'identify', 'master', 'attempting', 'access', 'allows', 'sixbit', 'tag', 'individually', 'identifying', 'ecc', 'detecting', 'error', 'memconinterr', 'bit', 'set', 'error', 'signaled', 'smu']\n",
      "['internal', 'sram', 'read', 'error', 'lmu', 'perform', 'internal', 'readmodifywrite', 'irmw', 'access', 'write', 'le', 'bit', 'data', 'performed']\n",
      "['ecc', 'error', 'reported', 'ram', 'read', 'phase', 'cause', 'memconrmwerr', 'bit', 'set', 'error', 'signaled', 'smu']\n",
      "['write', 'phase', 'irmw', 'take', 'place', 'unless', 'memconerrdis', 'bit', 'setclock', 'control', 'lmu', 'contains', 'clock', 'control', 'register', 'clc', 'allows', 'lmu', 'put', 'powersaving', 'mode']\n",
      "['lmuclcdisr', 'set', 'lmu', 'disabled', 'access', 'errored', 'unless', 'addressed', 'register']\n"
     ]
    }
   ],
   "source": [
    "import re\n",
    "import nltk\n",
    "from nltk.tokenize import word_tokenize, sent_tokenize\n",
    "from nltk.corpus import stopwords\n",
    "from nltk.stem import WordNetLemmatizer\n",
    "\n",
    "# Download NLTK resources if not already downloaded\n",
    "nltk.download('punkt')\n",
    "nltk.download('stopwords')\n",
    "nltk.download('wordnet')\n",
    "\n",
    "def preprocess_text(text):\n",
    "    # Tokenize into sentences\n",
    "    sentences = sent_tokenize(text)\n",
    "    \n",
    "    preprocessed_sentences = []\n",
    "    \n",
    "    for sentence in sentences:\n",
    "        # Remove special characters, numbers, and punctuations\n",
    "        sentence = re.sub(r'[^a-zA-Z\\s]', '', sentence)\n",
    "        \n",
    "        # Tokenize words\n",
    "        words = word_tokenize(sentence.lower())\n",
    "        \n",
    "        # Remove stop words\n",
    "        stop_words = set(stopwords.words(\"english\"))\n",
    "        words = [word for word in words if word not in stop_words]\n",
    "        \n",
    "        # Lemmatization\n",
    "        lemmatizer = WordNetLemmatizer()\n",
    "        words = [lemmatizer.lemmatize(word) for word in words]\n",
    "        \n",
    "        preprocessed_sentences.append(words)\n",
    "    \n",
    "    return preprocessed_sentences\n",
    "\n",
    "# Your text data\n",
    "text_data = pdf_txt\n",
    "# Preprocess the text\n",
    "preprocessed_data = preprocess_text(text_data)\n",
    "\n",
    "# Display preprocessed text\n",
    "for sentence in preprocessed_data:\n",
    "    print(sentence)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 533,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "LocalMemoryUnit\n",
      "Contents:\n",
      "● Feature list\n",
      "● Functional Description\n",
      "● LMU registers\n",
      "● I/O interfaces\n",
      "● Revision history. \n",
      "\n",
      "Local Memory Unit (LMU)\n",
      "The Local Memory Unit is an SRI peripheral providing access to volatile memory resources. \n",
      "\n",
      "Its\n",
      "primary purpose is to provide up to 256 KiB of local memory for general purpose usage. \n",
      "\n",
      "A\n",
      "product may contain multiple instances of the LMU. \n",
      "\n",
      "Refer to the system memory map for the\n",
      "configuration applicable to each product. \n",
      "\n",
      "Each instance of the LMU has its own set of\n",
      "configuration registers. \n",
      "\n",
      "Data stored in the local memory is protected by ECC at all points within the LMU. \n",
      "\n",
      "Areas of local\n",
      "memory can be write protected by configuring up to sixteen address ranges using SFRs in the\n",
      "LMU. \n",
      "\n",
      "Each of these ranges can be sized in thirty-two byte increments and has its own,\n",
      "independent list of Master Tag IDs permitted write access. \n",
      "\n",
      "Read accesses are not protected. \n",
      "\n",
      "Feature List\n",
      "An overview of the features implemented in the LMU follows:\n",
      "Up to 256 KiB of SRAM,\n",
      "organized as 64-bit words,\n",
      "support for byte, half-word, and word accesses as well as double-word and burst accesses\n",
      "memory can be used as overlay memory,\n",
      "Protection of LMU SRAM contents,\n",
      "sixteen programmable address regions can be protected,\n",
      "each address range has a programmable list of bus masters permitted read or write access\n",
      "based on the Unique master Tag ID.\n",
      "Functional Description\n",
      "Local Memory (LMU SRAM)\n",
      "The LMU SRAM can be used for code execution, data storage, or overlay memory. \n",
      "\n",
      "The address\n",
      "range of the memory is defined in the system memory map. \n",
      "\n",
      "As well as being accessed via\n",
      "cached (segment 9H), the memory can be accessed via non-cached (segment BH) memory\n",
      "addresses. \n",
      "\n",
      "The memory implements memory integrity checking for error detection and correction. \n",
      "\n",
      "This\n",
      "means that the memory must be initialized before reads are attempted with the integritychecking enabled to avoid generating spurious data corruption errors. \n",
      "\n",
      "Initializing with the\n",
      "memory integrity logic disabled allows the LMU SRAM to support initialization using word\n",
      "(32-bit) or smaller writes as well as 64-bit writes. \n",
      "\n",
      "If memory integrity checking is enabled, a read access which fails the integrity check will cause\n",
      "an error condition to be flagged to the initiated bus master. \n",
      "\n",
      "This behavior can be changed by\n",
      "setting the MEMCON.ERRDIS bit to 1B. \n",
      "\n",
      "If ERRDIS is set, the access will terminate normally. \n",
      "\n",
      "An ECC error will also be reported to the SMU. \n",
      "\n",
      "The SMU will use this signal for error indication\n",
      "and triggering of an NMI trap (if enabled). \n",
      "\n",
      "The LMU SRAM is internally organized as a 64-bit memory without the possibility of sub-word\n",
      "accesses. \n",
      "\n",
      "This means that any write access of less than 64 bits of data needs an internal\n",
      "Read-Modify-Write (iRMW) operation to correctly write the data and update the ECC data. \n",
      "\n",
      "This\n",
      "happens transparently to rest of the system unless an uncorrected ECC error is detected during\n",
      "the read phase of the iRMW. \n",
      "\n",
      "This ECC error will be flagged to the SMU in the same way as a\n",
      "data ECC error occurring during a normal read. \n",
      "\n",
      "In addition, the MEMCON.RMWERR flag will be\n",
      "set. \n",
      "\n",
      "The write operation will not take place as this would write incorrect ECC data to the memory\n",
      "(the ECC would match the written data but the data would potentially contain an uncorrected\n",
      "error). \n",
      "\n",
      "LMU SRAM performance will be the same as, or better than, the performance of the embedded\n",
      "flash. \n",
      "\n",
      "This applies to both the initial latency of the first word returned and also the incremental\n",
      "latency for each word in the same cache line fetched. \n",
      "\n",
      "If the CPU access cannot be handled by the LMU SRAM (e.g. an attempt has been made to\n",
      "access RAM with the LMU clock disabled), an SRI bus error is reported by the LMU. \n",
      "\n",
      "This will,\n",
      "for example, cause a CPU to take a DSE trap if the access is from a CPU and a DMA access to\n",
      "terminate with an error condition. \n",
      "\n",
      "The ERRDIS bitfield of the MEMCON register is protected by MEMCON.PMIC bit. \n",
      "\n",
      "If the data\n",
      "written to the register has the bitfield set to 0B, no change will be made to ERRDIS (bit 9D of the\n",
      "register) regardless of the data written to the field. \n",
      "\n",
      "Memory Protection\n",
      "The LMU allows for the definition of sixteen protected regions of SRAM memory. \n",
      "\n",
      "The protection\n",
      "applies only to accesses to SRAM included in the LMU, not registers. \n",
      "\n",
      "The protection scheme is based on the use of Unique Master Tag IDs to identify the master\n",
      "attempting the access and allows for a six-bit tag individually identifying of this ECC detecting\n",
      "an error, the MEMCON.INTERR bit will be set, and an error will be signaled to the SMU. \n",
      "\n",
      "Internal SRAM Read Error\n",
      "The LMU will perform an internal Read-Modify-Write (iRMW) access when a write of less than\n",
      "64 bits of data is performed. \n",
      "\n",
      "An ECC error reported by the RAM on the read phase will cause\n",
      "the MEMCON.RMWERR bit to be set, and an error will be signaled to the SMU. \n",
      "\n",
      "The write phase\n",
      "of the iRMW will not take place unless the MEMCON.ERRDIS bit is set.Clock Control\n",
      "The LMU contains a clock control register, CLC, which allows the LMU to be put into a\n",
      "power-saving mode. \n",
      "\n",
      "If LMU_CLC.DISR is set, then the LMU will be disabled, and all accesses\n",
      "will be errored unless they are addressed to a register. \n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "[nltk_data] Downloading package punkt to\n",
      "[nltk_data]     C:\\Users\\pkathi\\AppData\\Roaming\\nltk_data...\n",
      "[nltk_data]   Package punkt is already up-to-date!\n"
     ]
    }
   ],
   "source": [
    "import nltk\n",
    "from nltk.tokenize import PunktSentenceTokenizer\n",
    "\n",
    "# Download NLTK resources if not already downloaded\n",
    "nltk.download('punkt')\n",
    "\n",
    "# Train the PunktSentenceTokenizer on your text\n",
    "custom_tokenizer = PunktSentenceTokenizer(pdf_txt)\n",
    "\n",
    "# Use the custom tokenizer to tokenize sentences\n",
    "tokens = custom_tokenizer.tokenize(pdf_txt)\n",
    "\n",
    "# Print the tokenized sentences\n",
    "for t in tokens:\n",
    "    print(t, \"\\n\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 534,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'tokens = nltk.sent_tokenize(pdf_txt)\\nfor t in tokens:\\n    print(t, \"\\n\")'"
      ]
     },
     "execution_count": 534,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "#import nltk\n",
    "#nltk.download('punkt')\n",
    "'''tokens = nltk.sent_tokenize(pdf_txt)\n",
    "for t in tokens:\n",
    "    print(t, \"\\n\")'''"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 535,
   "metadata": {},
   "outputs": [],
   "source": [
    "import re\n",
    "import gensim\n",
    "from gensim.parsing.preprocessing import remove_stopwords\n",
    "\n",
    "def clean_sentence(sentence, stopwords=False):\n",
    "  sentence = sentence.lower().strip()\n",
    "  sentence = re.sub(r'[^a-z0-9\\s]', '', sentence)\n",
    "  if stopwords:\n",
    "    sentence = remove_stopwords(sentence)\n",
    "  return sentence\n",
    "\n",
    "def get_cleaned_sentences(tokens, stopwords=False):\n",
    "  cleaned_sentences = []\n",
    "  for row in tokens:\n",
    "    cleaned = clean_sentence(row, stopwords)\n",
    "    cleaned_sentences.append(cleaned)\n",
    "  return cleaned_sentences\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 536,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "['localmemoryunit contents feature list functional description lmu registers io interfaces revision history', 'local memory unit lmu local memory unit sri peripheral providing access volatile memory resources', 'primary purpose provide 256 kib local memory general purpose usage', 'product contain multiple instances lmu', 'refer memory map configuration applicable product', 'instance lmu set configuration registers', 'data stored local memory protected ecc points lmu', 'areas local memory write protected configuring sixteen address ranges sfrs lmu', 'ranges sized thirtytwo byte increments independent list master tag ids permitted write access', 'read accesses protected', 'feature list overview features implemented lmu follows 256 kib sram organized 64bit words support byte halfword word accesses doubleword burst accesses memory overlay memory protection lmu sram contents sixteen programmable address regions protected address range programmable list bus masters permitted read write access based unique master tag id functional description local memory lmu sram lmu sram code execution data storage overlay memory', 'address range memory defined memory map', 'accessed cached segment 9h memory accessed noncached segment bh memory addresses', 'memory implements memory integrity checking error detection correction', 'means memory initialized reads attempted integritychecking enabled avoid generating spurious data corruption errors', 'initializing memory integrity logic disabled allows lmu sram support initialization word 32bit smaller writes 64bit writes', 'memory integrity checking enabled read access fails integrity check cause error condition flagged initiated bus master', 'behavior changed setting memconerrdis bit 1b', 'errdis set access terminate normally', 'ecc error reported smu', 'smu use signal error indication triggering nmi trap enabled', 'lmu sram internally organized 64bit memory possibility subword accesses', 'means write access 64 bits data needs internal readmodifywrite irmw operation correctly write data update ecc data', 'happens transparently rest uncorrected ecc error detected read phase irmw', 'ecc error flagged smu way data ecc error occurring normal read', 'addition memconrmwerr flag set', 'write operation place write incorrect ecc data memory ecc match written data data potentially contain uncorrected error', 'lmu sram performance better performance embedded flash', 'applies initial latency word returned incremental latency word cache line fetched', 'cpu access handled lmu sram attempt access ram lmu clock disabled sri bus error reported lmu', 'example cause cpu dse trap access cpu dma access terminate error condition', 'errdis bitfield memcon register protected memconpmic bit', 'data written register bitfield set 0b change errdis bit 9d register regardless data written field', 'memory protection lmu allows definition sixteen protected regions sram memory', 'protection applies accesses sram included lmu registers', 'protection scheme based use unique master tag ids identify master attempting access allows sixbit tag individually identifying ecc detecting error memconinterr bit set error signaled smu', 'internal sram read error lmu perform internal readmodifywrite irmw access write 64 bits data performed', 'ecc error reported ram read phase cause memconrmwerr bit set error signaled smu', 'write phase irmw place memconerrdis bit setclock control lmu contains clock control register clc allows lmu powersaving mode', 'lmuclcdisr set lmu disabled accesses errored addressed register']\n",
      "['localmemoryunit\\ncontents\\n feature list\\n functional description\\n lmu registers\\n io interfaces\\n revision history', 'local memory unit lmu\\nthe local memory unit is an sri peripheral providing access to volatile memory resources', 'its\\nprimary purpose is to provide up to 256 kib of local memory for general purpose usage', 'a\\nproduct may contain multiple instances of the lmu', 'refer to the system memory map for the\\nconfiguration applicable to each product', 'each instance of the lmu has its own set of\\nconfiguration registers', 'data stored in the local memory is protected by ecc at all points within the lmu', 'areas of local\\nmemory can be write protected by configuring up to sixteen address ranges using sfrs in the\\nlmu', 'each of these ranges can be sized in thirtytwo byte increments and has its own\\nindependent list of master tag ids permitted write access', 'read accesses are not protected', 'feature list\\nan overview of the features implemented in the lmu follows\\nup to 256 kib of sram\\norganized as 64bit words\\nsupport for byte halfword and word accesses as well as doubleword and burst accesses\\nmemory can be used as overlay memory\\nprotection of lmu sram contents\\nsixteen programmable address regions can be protected\\neach address range has a programmable list of bus masters permitted read or write access\\nbased on the unique master tag id\\nfunctional description\\nlocal memory lmu sram\\nthe lmu sram can be used for code execution data storage or overlay memory', 'the address\\nrange of the memory is defined in the system memory map', 'as well as being accessed via\\ncached segment 9h the memory can be accessed via noncached segment bh memory\\naddresses', 'the memory implements memory integrity checking for error detection and correction', 'this\\nmeans that the memory must be initialized before reads are attempted with the integritychecking enabled to avoid generating spurious data corruption errors', 'initializing with the\\nmemory integrity logic disabled allows the lmu sram to support initialization using word\\n32bit or smaller writes as well as 64bit writes', 'if memory integrity checking is enabled a read access which fails the integrity check will cause\\nan error condition to be flagged to the initiated bus master', 'this behavior can be changed by\\nsetting the memconerrdis bit to 1b', 'if errdis is set the access will terminate normally', 'an ecc error will also be reported to the smu', 'the smu will use this signal for error indication\\nand triggering of an nmi trap if enabled', 'the lmu sram is internally organized as a 64bit memory without the possibility of subword\\naccesses', 'this means that any write access of less than 64 bits of data needs an internal\\nreadmodifywrite irmw operation to correctly write the data and update the ecc data', 'this\\nhappens transparently to rest of the system unless an uncorrected ecc error is detected during\\nthe read phase of the irmw', 'this ecc error will be flagged to the smu in the same way as a\\ndata ecc error occurring during a normal read', 'in addition the memconrmwerr flag will be\\nset', 'the write operation will not take place as this would write incorrect ecc data to the memory\\nthe ecc would match the written data but the data would potentially contain an uncorrected\\nerror', 'lmu sram performance will be the same as or better than the performance of the embedded\\nflash', 'this applies to both the initial latency of the first word returned and also the incremental\\nlatency for each word in the same cache line fetched', 'if the cpu access cannot be handled by the lmu sram eg an attempt has been made to\\naccess ram with the lmu clock disabled an sri bus error is reported by the lmu', 'this will\\nfor example cause a cpu to take a dse trap if the access is from a cpu and a dma access to\\nterminate with an error condition', 'the errdis bitfield of the memcon register is protected by memconpmic bit', 'if the data\\nwritten to the register has the bitfield set to 0b no change will be made to errdis bit 9d of the\\nregister regardless of the data written to the field', 'memory protection\\nthe lmu allows for the definition of sixteen protected regions of sram memory', 'the protection\\napplies only to accesses to sram included in the lmu not registers', 'the protection scheme is based on the use of unique master tag ids to identify the master\\nattempting the access and allows for a sixbit tag individually identifying of this ecc detecting\\nan error the memconinterr bit will be set and an error will be signaled to the smu', 'internal sram read error\\nthe lmu will perform an internal readmodifywrite irmw access when a write of less than\\n64 bits of data is performed', 'an ecc error reported by the ram on the read phase will cause\\nthe memconrmwerr bit to be set and an error will be signaled to the smu', 'the write phase\\nof the irmw will not take place unless the memconerrdis bit is setclock control\\nthe lmu contains a clock control register clc which allows the lmu to be put into a\\npowersaving mode', 'if lmuclcdisr is set then the lmu will be disabled and all accesses\\nwill be errored unless they are addressed to a register']\n"
     ]
    }
   ],
   "source": [
    "cleaned_sentences = get_cleaned_sentences(tokens, stopwords=True)\n",
    "cleaned_sentences_with_stopwords = get_cleaned_sentences(tokens, stopwords=False)\n",
    "print(cleaned_sentences)\n",
    "print(cleaned_sentences_with_stopwords)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 537,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0  :  contents\n",
      "1  :  description\n",
      "2  :  feature\n",
      "3  :  functional\n",
      "4  :  history\n",
      "5  :  interfaces\n",
      "6  :  io\n",
      "7  :  list\n",
      "8  :  lmu\n",
      "9  :  localmemoryunit\n",
      "10  :  registers\n",
      "11  :  revision\n",
      "12  :  access\n",
      "13  :  an\n",
      "14  :  is\n",
      "15  :  local\n",
      "16  :  memory\n",
      "17  :  peripheral\n",
      "18  :  providing\n",
      "19  :  resources\n",
      "20  :  sri\n",
      "21  :  the\n",
      "22  :  to\n",
      "23  :  unit\n",
      "24  :  volatile\n",
      "25  :  256\n",
      "26  :  for\n",
      "27  :  general\n",
      "28  :  its\n",
      "29  :  kib\n",
      "30  :  of\n",
      "31  :  primary\n",
      "32  :  provide\n",
      "33  :  purpose\n",
      "34  :  up\n",
      "35  :  usage\n",
      "36  :  a\n",
      "37  :  contain\n",
      "38  :  instances\n",
      "39  :  may\n",
      "40  :  multiple\n",
      "41  :  product\n",
      "42  :  applicable\n",
      "43  :  configuration\n",
      "44  :  each\n",
      "45  :  map\n",
      "46  :  refer\n",
      "47  :  system\n",
      "48  :  has\n",
      "49  :  instance\n",
      "50  :  own\n",
      "51  :  set\n",
      "52  :  all\n",
      "53  :  at\n",
      "54  :  by\n",
      "55  :  data\n",
      "56  :  ecc\n",
      "57  :  in\n",
      "58  :  points\n",
      "59  :  protected\n",
      "60  :  stored\n",
      "61  :  within\n",
      "62  :  address\n",
      "63  :  areas\n",
      "64  :  be\n",
      "65  :  can\n",
      "66  :  configuring\n",
      "67  :  ranges\n",
      "68  :  sfrs\n",
      "69  :  sixteen\n",
      "70  :  using\n",
      "71  :  write\n",
      "72  :  and\n",
      "73  :  byte\n",
      "74  :  ids\n",
      "75  :  increments\n",
      "76  :  independent\n",
      "77  :  master\n",
      "78  :  permitted\n",
      "79  :  sized\n",
      "80  :  tag\n",
      "81  :  these\n",
      "82  :  thirtytwo\n",
      "83  :  accesses\n",
      "84  :  are\n",
      "85  :  not\n",
      "86  :  read\n",
      "87  :  64bit\n",
      "88  :  as\n",
      "89  :  based\n",
      "90  :  burst\n",
      "91  :  bus\n",
      "92  :  code\n",
      "93  :  doubleword\n",
      "94  :  execution\n",
      "95  :  features\n",
      "96  :  follows\n",
      "97  :  halfword\n",
      "98  :  id\n",
      "99  :  implemented\n",
      "100  :  masters\n",
      "101  :  on\n",
      "102  :  or\n",
      "103  :  organized\n",
      "104  :  overlay\n",
      "105  :  overview\n",
      "106  :  programmable\n",
      "107  :  protection\n",
      "108  :  range\n",
      "109  :  regions\n",
      "110  :  sram\n",
      "111  :  storage\n",
      "112  :  support\n",
      "113  :  unique\n",
      "114  :  used\n",
      "115  :  well\n",
      "116  :  word\n",
      "117  :  words\n",
      "118  :  defined\n",
      "119  :  9h\n",
      "120  :  accessed\n",
      "121  :  addresses\n",
      "122  :  being\n",
      "123  :  bh\n",
      "124  :  cached\n",
      "125  :  noncached\n",
      "126  :  segment\n",
      "127  :  via\n",
      "128  :  checking\n",
      "129  :  correction\n",
      "130  :  detection\n",
      "131  :  error\n",
      "132  :  implements\n",
      "133  :  integrity\n",
      "134  :  attempted\n",
      "135  :  avoid\n",
      "136  :  before\n",
      "137  :  corruption\n",
      "138  :  enabled\n",
      "139  :  errors\n",
      "140  :  generating\n",
      "141  :  initialized\n",
      "142  :  integritychecking\n",
      "143  :  means\n",
      "144  :  must\n",
      "145  :  reads\n",
      "146  :  spurious\n",
      "147  :  that\n",
      "148  :  this\n",
      "149  :  with\n",
      "150  :  32bit\n",
      "151  :  allows\n",
      "152  :  disabled\n",
      "153  :  initialization\n",
      "154  :  initializing\n",
      "155  :  logic\n",
      "156  :  smaller\n",
      "157  :  writes\n",
      "158  :  cause\n",
      "159  :  check\n",
      "160  :  condition\n",
      "161  :  fails\n",
      "162  :  flagged\n",
      "163  :  if\n",
      "164  :  initiated\n",
      "165  :  which\n",
      "166  :  will\n",
      "167  :  1b\n",
      "168  :  behavior\n",
      "169  :  bit\n",
      "170  :  changed\n",
      "171  :  memconerrdis\n",
      "172  :  setting\n",
      "173  :  errdis\n",
      "174  :  normally\n",
      "175  :  terminate\n",
      "176  :  also\n",
      "177  :  reported\n",
      "178  :  smu\n",
      "179  :  indication\n",
      "180  :  nmi\n",
      "181  :  signal\n",
      "182  :  trap\n",
      "183  :  triggering\n",
      "184  :  use\n",
      "185  :  internally\n",
      "186  :  possibility\n",
      "187  :  subword\n",
      "188  :  without\n",
      "189  :  64\n",
      "190  :  any\n",
      "191  :  bits\n",
      "192  :  correctly\n",
      "193  :  internal\n",
      "194  :  irmw\n",
      "195  :  less\n",
      "196  :  needs\n",
      "197  :  operation\n",
      "198  :  readmodifywrite\n",
      "199  :  than\n",
      "200  :  update\n",
      "201  :  detected\n",
      "202  :  during\n",
      "203  :  happens\n",
      "204  :  phase\n",
      "205  :  rest\n",
      "206  :  transparently\n",
      "207  :  uncorrected\n",
      "208  :  unless\n",
      "209  :  normal\n",
      "210  :  occurring\n",
      "211  :  same\n",
      "212  :  way\n",
      "213  :  addition\n",
      "214  :  flag\n",
      "215  :  memconrmwerr\n",
      "216  :  but\n",
      "217  :  incorrect\n",
      "218  :  match\n",
      "219  :  place\n",
      "220  :  potentially\n",
      "221  :  take\n",
      "222  :  would\n",
      "223  :  written\n",
      "224  :  better\n",
      "225  :  embedded\n",
      "226  :  flash\n",
      "227  :  performance\n",
      "228  :  applies\n",
      "229  :  both\n",
      "230  :  cache\n",
      "231  :  fetched\n",
      "232  :  first\n",
      "233  :  incremental\n",
      "234  :  initial\n",
      "235  :  latency\n",
      "236  :  line\n",
      "237  :  returned\n",
      "238  :  attempt\n",
      "239  :  been\n",
      "240  :  cannot\n",
      "241  :  clock\n",
      "242  :  cpu\n",
      "243  :  eg\n",
      "244  :  handled\n",
      "245  :  made\n",
      "246  :  ram\n",
      "247  :  dma\n",
      "248  :  dse\n",
      "249  :  example\n",
      "250  :  from\n",
      "251  :  bitfield\n",
      "252  :  memcon\n",
      "253  :  memconpmic\n",
      "254  :  register\n",
      "255  :  0b\n",
      "256  :  9d\n",
      "257  :  change\n",
      "258  :  field\n",
      "259  :  no\n",
      "260  :  regardless\n",
      "261  :  definition\n",
      "262  :  included\n",
      "263  :  only\n",
      "264  :  attempting\n",
      "265  :  detecting\n",
      "266  :  identify\n",
      "267  :  identifying\n",
      "268  :  individually\n",
      "269  :  memconinterr\n",
      "270  :  scheme\n",
      "271  :  signaled\n",
      "272  :  sixbit\n",
      "273  :  perform\n",
      "274  :  performed\n",
      "275  :  when\n",
      "276  :  clc\n",
      "277  :  contains\n",
      "278  :  control\n",
      "279  :  into\n",
      "280  :  mode\n",
      "281  :  powersaving\n",
      "282  :  put\n",
      "283  :  setclock\n",
      "284  :  addressed\n",
      "285  :  errored\n",
      "286  :  lmuclcdisr\n",
      "287  :  then\n",
      "288  :  they\n"
     ]
    }
   ],
   "source": [
    "import numpy\n",
    "sentences = cleaned_sentences_with_stopwords\n",
    "sentence_words = [[word for word in document.split()]\n",
    "                  for document in sentences]\n",
    "\n",
    "from gensim import corpora\n",
    "dictionary = corpora.Dictionary(sentence_words)\n",
    "for key, value in dictionary.items():\n",
    "  print(key, ' : ', value)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 538,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "localmemoryunit\n",
      "contents\n",
      " feature list\n",
      " functional description\n",
      " lmu registers\n",
      " io interfaces\n",
      " revision history\n",
      "[(0, 1), (1, 1), (2, 1), (3, 1), (4, 1), (5, 1), (6, 1), (7, 1), (8, 1), (9, 1), (10, 1), (11, 1)]\n",
      "local memory unit lmu\n",
      "the local memory unit is an sri peripheral providing access to volatile memory resources\n",
      "[(8, 1), (12, 1), (13, 1), (14, 1), (15, 2), (16, 3), (17, 1), (18, 1), (19, 1), (20, 1), (21, 1), (22, 1), (23, 2), (24, 1)]\n",
      "its\n",
      "primary purpose is to provide up to 256 kib of local memory for general purpose usage\n",
      "[(14, 1), (15, 1), (16, 1), (22, 2), (25, 1), (26, 1), (27, 1), (28, 1), (29, 1), (30, 1), (31, 1), (32, 1), (33, 2), (34, 1), (35, 1)]\n",
      "a\n",
      "product may contain multiple instances of the lmu\n",
      "[(8, 1), (21, 1), (30, 1), (36, 1), (37, 1), (38, 1), (39, 1), (40, 1), (41, 1)]\n",
      "refer to the system memory map for the\n",
      "configuration applicable to each product\n",
      "[(16, 1), (21, 2), (22, 2), (26, 1), (41, 1), (42, 1), (43, 1), (44, 1), (45, 1), (46, 1), (47, 1)]\n",
      "each instance of the lmu has its own set of\n",
      "configuration registers\n",
      "[(8, 1), (10, 1), (21, 1), (28, 1), (30, 2), (43, 1), (44, 1), (48, 1), (49, 1), (50, 1), (51, 1)]\n",
      "data stored in the local memory is protected by ecc at all points within the lmu\n",
      "[(8, 1), (14, 1), (15, 1), (16, 1), (21, 2), (52, 1), (53, 1), (54, 1), (55, 1), (56, 1), (57, 1), (58, 1), (59, 1), (60, 1), (61, 1)]\n",
      "areas of local\n",
      "memory can be write protected by configuring up to sixteen address ranges using sfrs in the\n",
      "lmu\n",
      "[(8, 1), (15, 1), (16, 1), (21, 1), (22, 1), (30, 1), (34, 1), (54, 1), (57, 1), (59, 1), (62, 1), (63, 1), (64, 1), (65, 1), (66, 1), (67, 1), (68, 1), (69, 1), (70, 1), (71, 1)]\n",
      "each of these ranges can be sized in thirtytwo byte increments and has its own\n",
      "independent list of master tag ids permitted write access\n",
      "[(7, 1), (12, 1), (28, 1), (30, 2), (44, 1), (48, 1), (50, 1), (57, 1), (64, 1), (65, 1), (67, 1), (71, 1), (72, 1), (73, 1), (74, 1), (75, 1), (76, 1), (77, 1), (78, 1), (79, 1), (80, 1), (81, 1), (82, 1)]\n",
      "read accesses are not protected\n",
      "[(59, 1), (83, 1), (84, 1), (85, 1), (86, 1)]\n",
      "feature list\n",
      "an overview of the features implemented in the lmu follows\n",
      "up to 256 kib of sram\n",
      "organized as 64bit words\n",
      "support for byte halfword and word accesses as well as doubleword and burst accesses\n",
      "memory can be used as overlay memory\n",
      "protection of lmu sram contents\n",
      "sixteen programmable address regions can be protected\n",
      "each address range has a programmable list of bus masters permitted read or write access\n",
      "based on the unique master tag id\n",
      "functional description\n",
      "local memory lmu sram\n",
      "the lmu sram can be used for code execution data storage or overlay memory\n",
      "[(0, 1), (1, 1), (2, 1), (3, 1), (7, 2), (8, 4), (12, 1), (13, 1), (15, 1), (16, 4), (21, 4), (22, 1), (25, 1), (26, 2), (29, 1), (30, 4), (34, 1), (36, 1), (44, 1), (48, 1), (55, 1), (57, 1), (59, 1), (62, 2), (64, 3), (65, 3), (69, 1), (71, 1), (72, 2), (73, 1), (77, 1), (78, 1), (80, 1), (83, 2), (86, 1), (87, 1), (88, 4), (89, 1), (90, 1), (91, 1), (92, 1), (93, 1), (94, 1), (95, 1), (96, 1), (97, 1), (98, 1), (99, 1), (100, 1), (101, 1), (102, 2), (103, 1), (104, 2), (105, 1), (106, 2), (107, 1), (108, 1), (109, 1), (110, 4), (111, 1), (112, 1), (113, 1), (114, 2), (115, 1), (116, 1), (117, 1)]\n",
      "the address\n",
      "range of the memory is defined in the system memory map\n",
      "[(14, 1), (16, 2), (21, 3), (30, 1), (45, 1), (47, 1), (57, 1), (62, 1), (108, 1), (118, 1)]\n",
      "as well as being accessed via\n",
      "cached segment 9h the memory can be accessed via noncached segment bh memory\n",
      "addresses\n",
      "[(16, 2), (21, 1), (64, 1), (65, 1), (88, 2), (115, 1), (119, 1), (120, 2), (121, 1), (122, 1), (123, 1), (124, 1), (125, 1), (126, 2), (127, 2)]\n",
      "the memory implements memory integrity checking for error detection and correction\n",
      "[(16, 2), (21, 1), (26, 1), (72, 1), (128, 1), (129, 1), (130, 1), (131, 1), (132, 1), (133, 1)]\n",
      "this\n",
      "means that the memory must be initialized before reads are attempted with the integritychecking enabled to avoid generating spurious data corruption errors\n",
      "[(16, 1), (21, 2), (22, 1), (55, 1), (64, 1), (84, 1), (134, 1), (135, 1), (136, 1), (137, 1), (138, 1), (139, 1), (140, 1), (141, 1), (142, 1), (143, 1), (144, 1), (145, 1), (146, 1), (147, 1), (148, 1), (149, 1)]\n",
      "initializing with the\n",
      "memory integrity logic disabled allows the lmu sram to support initialization using word\n",
      "32bit or smaller writes as well as 64bit writes\n",
      "[(8, 1), (16, 1), (21, 2), (22, 1), (70, 1), (87, 1), (88, 2), (102, 1), (110, 1), (112, 1), (115, 1), (116, 1), (133, 1), (149, 1), (150, 1), (151, 1), (152, 1), (153, 1), (154, 1), (155, 1), (156, 1), (157, 2)]\n",
      "if memory integrity checking is enabled a read access which fails the integrity check will cause\n",
      "an error condition to be flagged to the initiated bus master\n",
      "[(12, 1), (13, 1), (14, 1), (16, 1), (21, 2), (22, 2), (36, 1), (64, 1), (77, 1), (86, 1), (91, 1), (128, 1), (131, 1), (133, 2), (138, 1), (158, 1), (159, 1), (160, 1), (161, 1), (162, 1), (163, 1), (164, 1), (165, 1), (166, 1)]\n",
      "this behavior can be changed by\n",
      "setting the memconerrdis bit to 1b\n",
      "[(21, 1), (22, 1), (54, 1), (64, 1), (65, 1), (148, 1), (167, 1), (168, 1), (169, 1), (170, 1), (171, 1), (172, 1)]\n",
      "if errdis is set the access will terminate normally\n",
      "[(12, 1), (14, 1), (21, 1), (51, 1), (163, 1), (166, 1), (173, 1), (174, 1), (175, 1)]\n",
      "an ecc error will also be reported to the smu\n",
      "[(13, 1), (21, 1), (22, 1), (56, 1), (64, 1), (131, 1), (166, 1), (176, 1), (177, 1), (178, 1)]\n",
      "the smu will use this signal for error indication\n",
      "and triggering of an nmi trap if enabled\n",
      "[(13, 1), (21, 1), (26, 1), (30, 1), (72, 1), (131, 1), (138, 1), (148, 1), (163, 1), (166, 1), (178, 1), (179, 1), (180, 1), (181, 1), (182, 1), (183, 1), (184, 1)]\n",
      "the lmu sram is internally organized as a 64bit memory without the possibility of subword\n",
      "accesses\n",
      "[(8, 1), (14, 1), (16, 1), (21, 2), (30, 1), (36, 1), (83, 1), (87, 1), (88, 1), (103, 1), (110, 1), (185, 1), (186, 1), (187, 1), (188, 1)]\n",
      "this means that any write access of less than 64 bits of data needs an internal\n",
      "readmodifywrite irmw operation to correctly write the data and update the ecc data\n",
      "[(12, 1), (13, 1), (21, 2), (22, 1), (30, 2), (55, 3), (56, 1), (71, 2), (72, 1), (143, 1), (147, 1), (148, 1), (189, 1), (190, 1), (191, 1), (192, 1), (193, 1), (194, 1), (195, 1), (196, 1), (197, 1), (198, 1), (199, 1), (200, 1)]\n",
      "this\n",
      "happens transparently to rest of the system unless an uncorrected ecc error is detected during\n",
      "the read phase of the irmw\n",
      "[(13, 1), (14, 1), (21, 3), (22, 1), (30, 2), (47, 1), (56, 1), (86, 1), (131, 1), (148, 1), (194, 1), (201, 1), (202, 1), (203, 1), (204, 1), (205, 1), (206, 1), (207, 1), (208, 1)]\n",
      "this ecc error will be flagged to the smu in the same way as a\n",
      "data ecc error occurring during a normal read\n",
      "[(21, 2), (22, 1), (36, 2), (55, 1), (56, 2), (57, 1), (64, 1), (86, 1), (88, 1), (131, 2), (148, 1), (162, 1), (166, 1), (178, 1), (202, 1), (209, 1), (210, 1), (211, 1), (212, 1)]\n",
      "in addition the memconrmwerr flag will be\n",
      "set\n",
      "[(21, 1), (51, 1), (57, 1), (64, 1), (166, 1), (213, 1), (214, 1), (215, 1)]\n",
      "the write operation will not take place as this would write incorrect ecc data to the memory\n",
      "the ecc would match the written data but the data would potentially contain an uncorrected\n",
      "error\n",
      "[(13, 1), (16, 1), (21, 5), (22, 1), (37, 1), (55, 3), (56, 2), (71, 2), (85, 1), (88, 1), (131, 1), (148, 1), (166, 1), (197, 1), (207, 1), (216, 1), (217, 1), (218, 1), (219, 1), (220, 1), (221, 1), (222, 3), (223, 1)]\n",
      "lmu sram performance will be the same as or better than the performance of the embedded\n",
      "flash\n",
      "[(8, 1), (21, 3), (30, 1), (64, 1), (88, 1), (102, 1), (110, 1), (166, 1), (199, 1), (211, 1), (224, 1), (225, 1), (226, 1), (227, 2)]\n",
      "this applies to both the initial latency of the first word returned and also the incremental\n",
      "latency for each word in the same cache line fetched\n",
      "[(21, 4), (22, 1), (26, 1), (30, 1), (44, 1), (57, 1), (72, 1), (116, 2), (148, 1), (176, 1), (211, 1), (228, 1), (229, 1), (230, 1), (231, 1), (232, 1), (233, 1), (234, 1), (235, 2), (236, 1), (237, 1)]\n",
      "if the cpu access cannot be handled by the lmu sram eg an attempt has been made to\n",
      "access ram with the lmu clock disabled an sri bus error is reported by the lmu\n",
      "[(8, 3), (12, 2), (13, 2), (14, 1), (20, 1), (21, 4), (22, 1), (48, 1), (54, 2), (64, 1), (91, 1), (110, 1), (131, 1), (149, 1), (152, 1), (163, 1), (177, 1), (238, 1), (239, 1), (240, 1), (241, 1), (242, 1), (243, 1), (244, 1), (245, 1), (246, 1)]\n",
      "this will\n",
      "for example cause a cpu to take a dse trap if the access is from a cpu and a dma access to\n",
      "terminate with an error condition\n",
      "[(12, 2), (13, 1), (14, 1), (21, 1), (22, 2), (26, 1), (36, 4), (72, 1), (131, 1), (148, 1), (149, 1), (158, 1), (160, 1), (163, 1), (166, 1), (175, 1), (182, 1), (221, 1), (242, 2), (247, 1), (248, 1), (249, 1), (250, 1)]\n",
      "the errdis bitfield of the memcon register is protected by memconpmic bit\n",
      "[(14, 1), (21, 2), (30, 1), (54, 1), (59, 1), (169, 1), (173, 1), (251, 1), (252, 1), (253, 1), (254, 1)]\n",
      "if the data\n",
      "written to the register has the bitfield set to 0b no change will be made to errdis bit 9d of the\n",
      "register regardless of the data written to the field\n",
      "[(21, 6), (22, 4), (30, 2), (48, 1), (51, 1), (55, 2), (64, 1), (163, 1), (166, 1), (169, 1), (173, 1), (223, 2), (245, 1), (251, 1), (254, 2), (255, 1), (256, 1), (257, 1), (258, 1), (259, 1), (260, 1)]\n",
      "memory protection\n",
      "the lmu allows for the definition of sixteen protected regions of sram memory\n",
      "[(8, 1), (16, 2), (21, 2), (26, 1), (30, 2), (59, 1), (69, 1), (107, 1), (109, 1), (110, 1), (151, 1), (261, 1)]\n",
      "the protection\n",
      "applies only to accesses to sram included in the lmu not registers\n",
      "[(8, 1), (10, 1), (21, 2), (22, 2), (57, 1), (83, 1), (85, 1), (107, 1), (110, 1), (228, 1), (262, 1), (263, 1)]\n",
      "the protection scheme is based on the use of unique master tag ids to identify the master\n",
      "attempting the access and allows for a sixbit tag individually identifying of this ecc detecting\n",
      "an error the memconinterr bit will be set and an error will be signaled to the smu\n",
      "[(12, 1), (13, 2), (14, 1), (21, 6), (22, 2), (26, 1), (30, 2), (36, 1), (51, 1), (56, 1), (64, 2), (72, 2), (74, 1), (77, 2), (80, 2), (89, 1), (101, 1), (107, 1), (113, 1), (131, 2), (148, 1), (151, 1), (166, 2), (169, 1), (178, 1), (184, 1), (264, 1), (265, 1), (266, 1), (267, 1), (268, 1), (269, 1), (270, 1), (271, 1), (272, 1)]\n",
      "internal sram read error\n",
      "the lmu will perform an internal readmodifywrite irmw access when a write of less than\n",
      "64 bits of data is performed\n",
      "[(8, 1), (12, 1), (13, 1), (14, 1), (21, 1), (30, 2), (36, 1), (55, 1), (71, 1), (86, 1), (110, 1), (131, 1), (166, 1), (189, 1), (191, 1), (193, 2), (194, 1), (195, 1), (198, 1), (199, 1), (273, 1), (274, 1), (275, 1)]\n",
      "an ecc error reported by the ram on the read phase will cause\n",
      "the memconrmwerr bit to be set and an error will be signaled to the smu\n",
      "[(13, 2), (21, 4), (22, 2), (51, 1), (54, 1), (56, 1), (64, 2), (72, 1), (86, 1), (101, 1), (131, 2), (158, 1), (166, 2), (169, 1), (177, 1), (178, 1), (204, 1), (215, 1), (246, 1), (271, 1)]\n",
      "the write phase\n",
      "of the irmw will not take place unless the memconerrdis bit is setclock control\n",
      "the lmu contains a clock control register clc which allows the lmu to be put into a\n",
      "powersaving mode\n",
      "[(8, 2), (14, 1), (21, 5), (22, 1), (30, 1), (36, 2), (64, 1), (71, 1), (85, 1), (151, 1), (165, 1), (166, 1), (169, 1), (171, 1), (194, 1), (204, 1), (208, 1), (219, 1), (221, 1), (241, 1), (254, 1), (276, 1), (277, 1), (278, 2), (279, 1), (280, 1), (281, 1), (282, 1), (283, 1)]\n",
      "if lmuclcdisr is set then the lmu will be disabled and all accesses\n",
      "will be errored unless they are addressed to a register\n",
      "[(8, 1), (14, 1), (21, 1), (22, 1), (36, 1), (51, 1), (52, 1), (64, 2), (72, 1), (83, 1), (84, 1), (152, 1), (163, 1), (166, 2), (208, 1), (254, 1), (284, 1), (285, 1), (286, 1), (287, 1), (288, 1)]\n"
     ]
    }
   ],
   "source": [
    "import pprint\n",
    "bow_corpus = [dictionary.doc2bow(text) for text in sentence_words]\n",
    "for sent, embedding in zip(sentences, bow_corpus):\n",
    "  print(sent)\n",
    "  print(embedding)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 539,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "contents \n",
      " [(0, 1)]\n"
     ]
    }
   ],
   "source": [
    "question = \"contents\"\n",
    "question =clean_sentence(question, stopwords=False)\n",
    "question_embedding = dictionary.doc2bow(question.split())\n",
    "print(question, \"\\n\", question_embedding)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 540,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0 1.0 localmemoryunit\n",
      "contents\n",
      " feature list\n",
      " functional description\n",
      " lmu registers\n",
      " io interfaces\n",
      " revision history\n",
      "1 0.12403473458920847 local memory unit lmu\n",
      "the local memory unit is an sri peripheral providing access to volatile memory resources\n",
      "2 0.07124704998790965 its\n",
      "primary purpose is to provide up to 256 kib of local memory for general purpose usage\n",
      "3 0.12403473458920847 a\n",
      "product may contain multiple instances of the lmu\n",
      "4 0.06237828615518053 refer to the system memory map for the\n",
      "configuration applicable to each product\n",
      "5 0.12403473458920847 each instance of the lmu has its own set of\n",
      "configuration registers\n",
      "6 0.12403473458920847 data stored in the local memory is protected by ecc at all points within the lmu\n",
      "7 0.12403473458920847 areas of local\n",
      "memory can be write protected by configuring up to sixteen address ranges using sfrs in the\n",
      "lmu\n",
      "8 0.1414213562373095 each of these ranges can be sized in thirtytwo byte increments and has its own\n",
      "independent list of master tag ids permitted write access\n",
      "9 0.016946718543287685 read accesses are not protected\n",
      "10 1.0 feature list\n",
      "an overview of the features implemented in the lmu follows\n",
      "up to 256 kib of sram\n",
      "organized as 64bit words\n",
      "support for byte halfword and word accesses as well as doubleword and burst accesses\n",
      "memory can be used as overlay memory\n",
      "protection of lmu sram contents\n",
      "sixteen programmable address regions can be protected\n",
      "each address range has a programmable list of bus masters permitted read or write access\n",
      "based on the unique master tag id\n",
      "functional description\n",
      "local memory lmu sram\n",
      "the lmu sram can be used for code execution data storage or overlay memory\n",
      "11 0.07124704998790965 the address\n",
      "range of the memory is defined in the system memory map\n",
      "12 0.12403473458920847 as well as being accessed via\n",
      "cached segment 9h the memory can be accessed via noncached segment bh memory\n",
      "addresses\n",
      "13 0.12403473458920847 the memory implements memory integrity checking for error detection and correction\n",
      "14 0.06237828615518053 this\n",
      "means that the memory must be initialized before reads are attempted with the integritychecking enabled to avoid generating spurious data corruption errors\n",
      "15 0.12403473458920847 initializing with the\n",
      "memory integrity logic disabled allows the lmu sram to support initialization using word\n",
      "32bit or smaller writes as well as 64bit writes\n",
      "16 0.08304547985373997 if memory integrity checking is enabled a read access which fails the integrity check will cause\n",
      "an error condition to be flagged to the initiated bus master\n",
      "17 0.047565149415449405 this behavior can be changed by\n",
      "setting the memconerrdis bit to 1b\n",
      "18 0.08304547985373997 if errdis is set the access will terminate normally\n",
      "19 0.07669649888473704 an ecc error will also be reported to the smu\n",
      "20 0.07669649888473704 the smu will use this signal for error indication\n",
      "and triggering of an nmi trap if enabled\n",
      "21 0.12403473458920847 the lmu sram is internally organized as a 64bit memory without the possibility of subword\n",
      "accesses\n",
      "22 0.08304547985373997 this means that any write access of less than 64 bits of data needs an internal\n",
      "readmodifywrite irmw operation to correctly write the data and update the ecc data\n",
      "23 0.07669649888473704 this\n",
      "happens transparently to rest of the system unless an uncorrected ecc error is detected during\n",
      "the read phase of the irmw\n",
      "24 0.09480909262799544 this ecc error will be flagged to the smu in the same way as a\n",
      "data ecc error occurring during a normal read\n",
      "25 0.047565149415449405 in addition the memconrmwerr flag will be\n",
      "set\n",
      "26 0.07669649888473704 the write operation will not take place as this would write incorrect ecc data to the memory\n",
      "the ecc would match the written data but the data would potentially contain an uncorrected\n",
      "error\n",
      "27 0.12403473458920847 lmu sram performance will be the same as or better than the performance of the embedded\n",
      "flash\n",
      "28 0.1871121078899952 this applies to both the initial latency of the first word returned and also the incremental\n",
      "latency for each word in the same cache line fetched\n",
      "29 0.3511234415883917 if the cpu access cannot be handled by the lmu sram eg an attempt has been made to\n",
      "access ram with the lmu clock disabled an sri bus error is reported by the lmu\n",
      "30 0.1643989873053573 this will\n",
      "for example cause a cpu to take a dse trap if the access is from a cpu and a dma access to\n",
      "terminate with an error condition\n",
      "31 0.07124704998790965 the errdis bitfield of the memcon register is protected by memconpmic bit\n",
      "32 0.27472112789737807 if the data\n",
      "written to the register has the bitfield set to 0b no change will be made to errdis bit 9d of the\n",
      "register regardless of the data written to the field\n",
      "33 0.12403473458920847 memory protection\n",
      "the lmu allows for the definition of sixteen protected regions of sram memory\n",
      "34 0.12403473458920847 the protection\n",
      "applies only to accesses to sram included in the lmu not registers\n",
      "35 0.08304547985373997 the protection scheme is based on the use of unique master tag ids to identify the master\n",
      "attempting the access and allows for a sixbit tag individually identifying of this ecc detecting\n",
      "an error the memconinterr bit will be set and an error will be signaled to the smu\n",
      "36 0.12403473458920847 internal sram read error\n",
      "the lmu will perform an internal readmodifywrite irmw access when a write of less than\n",
      "64 bits of data is performed\n",
      "37 0.1520571842539411 an ecc error reported by the ram on the read phase will cause\n",
      "the memconrmwerr bit to be set and an error will be signaled to the smu\n",
      "38 0.24253562503633297 the write phase\n",
      "of the irmw will not take place unless the memconerrdis bit is setclock control\n",
      "the lmu contains a clock control register clc which allows the lmu to be put into a\n",
      "powersaving mode\n",
      "39 0.12403473458920847 if lmuclcdisr is set then the lmu will be disabled and all accesses\n",
      "will be errored unless they are addressed to a register\n"
     ]
    }
   ],
   "source": [
    "import sklearn\n",
    "from sklearn.metrics.pairwise import cosine_similarity\n",
    "\n",
    "def retrieveAndPrintFAQAnswer(question_embedding, sentence_embeddings, sentences):\n",
    "  max_sim = -1\n",
    "  index_sim = -1\n",
    "  for index, embedding in enumerate(sentence_embeddings):\n",
    "    sim = cosine_similarity(embedding, question_embedding)[0][0]\n",
    "    print(index, sim, sentences[index])\n",
    "    if sim > max_sim:\n",
    "      max_sim = sim\n",
    "      index_sim = index\n",
    "  \n",
    "  return index_sim\n",
    "index = retrieveAndPrintFAQAnswer(question_embedding, bow_corpus, sentences)  "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 541,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Question:  contents\n",
      "Answer:  localmemoryunit contents feature list functional description lmu registers io interfaces revision history\n"
     ]
    }
   ],
   "source": [
    "print(\"Question: \", question)\n",
    "retrieved_answer = \" \".join(sentences[index].split())  # Join the words of the retrieved answer\n",
    "print(\"Answer: \", retrieved_answer)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#Word2Vec"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 542,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Word2Vec model successfully loaded.\n",
      "Embedding size: 100\n"
     ]
    }
   ],
   "source": [
    "from gensim.models import KeyedVectors\n",
    "\n",
    "v2w_model = None\n",
    "try:\n",
    "    v2w_model = KeyedVectors.load('./smaller_w2v_model')\n",
    "    print(\"Word2Vec model successfully loaded.\")\n",
    "except FileNotFoundError:\n",
    "    # Handle if the file is not found or download the model if necessary\n",
    "    smaller_model_name = \"glove-wiki-gigaword-100\"  # Example of a smaller GloVe model\n",
    "    v2w_model = api.load(smaller_model_name)\n",
    "    v2w_model.save(\"./smaller_w2v_model\")\n",
    "    print(f\"{smaller_model_name} model saved.\")\n",
    "\n",
    "# Check the embedding size\n",
    "w2vec_embedding_size = v2w_model.vector_size\n",
    "print(f\"Embedding size: {w2vec_embedding_size}\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 543,
   "metadata": {},
   "outputs": [],
   "source": [
    "def getWordVec(word, model):\n",
    "  samp = model['pc']\n",
    "  vec = [0]*len(samp)\n",
    "  try:\n",
    "    vec = model[word]\n",
    "  except:\n",
    "    vec = [0]*len(samp)\n",
    "  return (vec)\n",
    "\n",
    "\n",
    "def getPhraseEmbedding(phrase, embeddingmodel):\n",
    "  samp = getWordVec('computer', embeddingmodel)\n",
    "  vec = numpy.array([0]*len(samp))\n",
    "  den = 0;\n",
    "  for word in phrase.split():\n",
    "    den = den+1\n",
    "    vec = vec+numpy.array(getWordVec(word, embeddingmodel))\n",
    "  return vec.reshape(1, -1)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 544,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0 0.6322478105263838 localmemoryunit\n",
      "contents\n",
      " feature list\n",
      " functional description\n",
      " lmu registers\n",
      " io interfaces\n",
      " revision history\n",
      "1 0.3825206971768132 local memory unit lmu\n",
      "the local memory unit is an sri peripheral providing access to volatile memory resources\n",
      "2 0.4037302289399379 its\n",
      "primary purpose is to provide up to 256 kib of local memory for general purpose usage\n",
      "3 0.47600842641983115 a\n",
      "product may contain multiple instances of the lmu\n",
      "4 0.4687057833196936 refer to the system memory map for the\n",
      "configuration applicable to each product\n",
      "5 0.44461544974166856 each instance of the lmu has its own set of\n",
      "configuration registers\n",
      "6 0.4608052924317791 data stored in the local memory is protected by ecc at all points within the lmu\n",
      "7 0.4465029100643245 areas of local\n",
      "memory can be write protected by configuring up to sixteen address ranges using sfrs in the\n",
      "lmu\n",
      "8 0.44127619177476896 each of these ranges can be sized in thirtytwo byte increments and has its own\n",
      "independent list of master tag ids permitted write access\n",
      "9 0.5024736796046722 read accesses are not protected\n",
      "10 0.47357584422215765 feature list\n",
      "an overview of the features implemented in the lmu follows\n",
      "up to 256 kib of sram\n",
      "organized as 64bit words\n",
      "support for byte halfword and word accesses as well as doubleword and burst accesses\n",
      "memory can be used as overlay memory\n",
      "protection of lmu sram contents\n",
      "sixteen programmable address regions can be protected\n",
      "each address range has a programmable list of bus masters permitted read or write access\n",
      "based on the unique master tag id\n",
      "functional description\n",
      "local memory lmu sram\n",
      "the lmu sram can be used for code execution data storage or overlay memory\n",
      "11 0.4444452298332549 the address\n",
      "range of the memory is defined in the system memory map\n",
      "12 0.5075374992408018 as well as being accessed via\n",
      "cached segment 9h the memory can be accessed via noncached segment bh memory\n",
      "addresses\n",
      "13 0.45746860597935046 the memory implements memory integrity checking for error detection and correction\n",
      "14 0.44765003835503026 this\n",
      "means that the memory must be initialized before reads are attempted with the integritychecking enabled to avoid generating spurious data corruption errors\n",
      "15 0.4064125883437051 initializing with the\n",
      "memory integrity logic disabled allows the lmu sram to support initialization using word\n",
      "32bit or smaller writes as well as 64bit writes\n",
      "16 0.4510574338284165 if memory integrity checking is enabled a read access which fails the integrity check will cause\n",
      "an error condition to be flagged to the initiated bus master\n",
      "17 0.4048965325824103 this behavior can be changed by\n",
      "setting the memconerrdis bit to 1b\n",
      "18 0.3906606379483014 if errdis is set the access will terminate normally\n",
      "19 0.37926230117023824 an ecc error will also be reported to the smu\n",
      "20 0.3764252801653062 the smu will use this signal for error indication\n",
      "and triggering of an nmi trap if enabled\n",
      "21 0.3984823176602926 the lmu sram is internally organized as a 64bit memory without the possibility of subword\n",
      "accesses\n",
      "22 0.47946809087873166 this means that any write access of less than 64 bits of data needs an internal\n",
      "readmodifywrite irmw operation to correctly write the data and update the ecc data\n",
      "23 0.4281544163316248 this\n",
      "happens transparently to rest of the system unless an uncorrected ecc error is detected during\n",
      "the read phase of the irmw\n",
      "24 0.4099082700859464 this ecc error will be flagged to the smu in the same way as a\n",
      "data ecc error occurring during a normal read\n",
      "25 0.37609505742626365 in addition the memconrmwerr flag will be\n",
      "set\n",
      "26 0.4726396697082009 the write operation will not take place as this would write incorrect ecc data to the memory\n",
      "the ecc would match the written data but the data would potentially contain an uncorrected\n",
      "error\n",
      "27 0.386357532025282 lmu sram performance will be the same as or better than the performance of the embedded\n",
      "flash\n",
      "28 0.4208731030093684 this applies to both the initial latency of the first word returned and also the incremental\n",
      "latency for each word in the same cache line fetched\n",
      "29 0.3778372416394255 if the cpu access cannot be handled by the lmu sram eg an attempt has been made to\n",
      "access ram with the lmu clock disabled an sri bus error is reported by the lmu\n",
      "30 0.39441588933747634 this will\n",
      "for example cause a cpu to take a dse trap if the access is from a cpu and a dma access to\n",
      "terminate with an error condition\n",
      "31 0.4141071218689194 the errdis bitfield of the memcon register is protected by memconpmic bit\n",
      "32 0.43924716546611803 if the data\n",
      "written to the register has the bitfield set to 0b no change will be made to errdis bit 9d of the\n",
      "register regardless of the data written to the field\n",
      "33 0.4242929377899529 memory protection\n",
      "the lmu allows for the definition of sixteen protected regions of sram memory\n",
      "34 0.4280709482405214 the protection\n",
      "applies only to accesses to sram included in the lmu not registers\n",
      "35 0.41110624435363813 the protection scheme is based on the use of unique master tag ids to identify the master\n",
      "attempting the access and allows for a sixbit tag individually identifying of this ecc detecting\n",
      "an error the memconinterr bit will be set and an error will be signaled to the smu\n",
      "36 0.4481605497071749 internal sram read error\n",
      "the lmu will perform an internal readmodifywrite irmw access when a write of less than\n",
      "64 bits of data is performed\n",
      "37 0.398496855356299 an ecc error reported by the ram on the read phase will cause\n",
      "the memconrmwerr bit to be set and an error will be signaled to the smu\n",
      "38 0.4196603114647488 the write phase\n",
      "of the irmw will not take place unless the memconerrdis bit is setclock control\n",
      "the lmu contains a clock control register clc which allows the lmu to be put into a\n",
      "powersaving mode\n",
      "39 0.3984973266930624 if lmuclcdisr is set then the lmu will be disabled and all accesses\n",
      "will be errored unless they are addressed to a register\n"
     ]
    }
   ],
   "source": [
    "sent_embeddings = []\n",
    "for sent in sentences:\n",
    "  sent_embeddings.append(getPhraseEmbedding(sent, v2w_model))\n",
    "\n",
    "question_embedding = getPhraseEmbedding(question, v2w_model)\n",
    "index = retrieveAndPrintFAQAnswer(question_embedding, sent_embeddings, cleaned_sentences_with_stopwords)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 545,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Question:  contents\n",
      "Answer:  localmemoryunit contents feature list functional description lmu registers io interfaces revision history\n"
     ]
    }
   ],
   "source": [
    "print(\"Question: \", question)\n",
    "retrieved_answer = \" \".join(cleaned_sentences_with_stopwords[index].split())  # Join the words of the retrieved answer\n",
    "print(\"Answer: \", retrieved_answer)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "    # we pretrained GloVe model as a fallback, but fine-tuning or training on specific domain might improve accuracy."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 562,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'import pdfplumber\\nfrom gensim.models import Word2Vec\\nimport re\\nimport nltk\\nfrom nltk.tokenize import word_tokenize, sent_tokenize\\nfrom nltk.corpus import stopwords\\nfrom nltk.stem import WordNetLemmatizer\\n\\n# Load and extract text from the LMU PDF\\npdf = pdfplumber.open(\\'C:/Users/pkathi/Desktop/QA1/lmu1 (2).pdf\\')\\npdf_txt = \"\"\\nfor page in pdf.pages:\\n    text = page.extract_text()\\n    pdf_txt += text\\npdf.close()\\n\\n# Preprocess the text\\ndef preprocess_text(text):\\n    # Tokenize into sentences\\n    sentences = sent_tokenize(text)\\n    \\n    preprocessed_sentences = []\\n    \\n    for sentence in sentences:\\n        # Remove special characters, numbers, and punctuations\\n        sentence = re.sub(r\\'[^a-zA-Z\\\\s]\\', \\'\\', sentence)\\n        \\n        # Tokenize words\\n        words = word_tokenize(sentence.lower())\\n        \\n        # Remove stop words\\n        stop_words = set(stopwords.words(\"english\"))\\n        words = [word for word in words if word not in stop_words]\\n        \\n        # Lemmatization\\n        lemmatizer = WordNetLemmatizer()\\n        words = [lemmatizer.lemmatize(word) for word in words]\\n        \\n        preprocessed_sentences.append(words)\\n    \\n    return preprocessed_sentences\\n\\n# Preprocess your LMU content\\npreprocessed_data = preprocess_text(pdf_txt)\\n\\n# Train Word2Vec model\\nword2vec_model = Word2Vec(sentences=preprocessed_data, vector_size=100, window=5, min_count=1, workers=4)\\nword2vec_model.train(preprocessed_data, total_examples=len(preprocessed_data), epochs=10)\\n\\n# Save the trained model for later use\\nword2vec_model.save(\"trained_word2vec_model.bin\")'"
      ]
     },
     "execution_count": 562,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "#correcting word2vec code....to get more accurate results...\n",
    "\n",
    "'''import pdfplumber\n",
    "from gensim.models import Word2Vec\n",
    "import re\n",
    "import nltk\n",
    "from nltk.tokenize import word_tokenize, sent_tokenize\n",
    "from nltk.corpus import stopwords\n",
    "from nltk.stem import WordNetLemmatizer\n",
    "\n",
    "# Load and extract text from the LMU PDF\n",
    "pdf = pdfplumber.open('C:/Users/pkathi/Desktop/QA1/lmu1 (2).pdf')\n",
    "pdf_txt = \"\"\n",
    "for page in pdf.pages:\n",
    "    text = page.extract_text()\n",
    "    pdf_txt += text\n",
    "pdf.close()\n",
    "\n",
    "# Preprocess the text\n",
    "def preprocess_text(text):\n",
    "    # Tokenize into sentences\n",
    "    sentences = sent_tokenize(text)\n",
    "    \n",
    "    preprocessed_sentences = []\n",
    "    \n",
    "    for sentence in sentences:\n",
    "        # Remove special characters, numbers, and punctuations\n",
    "        sentence = re.sub(r'[^a-zA-Z\\s]', '', sentence)\n",
    "        \n",
    "        # Tokenize words\n",
    "        words = word_tokenize(sentence.lower())\n",
    "        \n",
    "        # Remove stop words\n",
    "        stop_words = set(stopwords.words(\"english\"))\n",
    "        words = [word for word in words if word not in stop_words]\n",
    "        \n",
    "        # Lemmatization\n",
    "        lemmatizer = WordNetLemmatizer()\n",
    "        words = [lemmatizer.lemmatize(word) for word in words]\n",
    "        \n",
    "        preprocessed_sentences.append(words)\n",
    "    \n",
    "    return preprocessed_sentences\n",
    "\n",
    "# Preprocess your LMU content\n",
    "preprocessed_data = preprocess_text(pdf_txt)\n",
    "\n",
    "# Train Word2Vec model\n",
    "word2vec_model = Word2Vec(sentences=preprocessed_data, vector_size=100, window=5, min_count=1, workers=4)\n",
    "word2vec_model.train(preprocessed_data, total_examples=len(preprocessed_data), epochs=10)\n",
    "\n",
    "# Save the trained model for later use\n",
    "word2vec_model.save(\"trained_word2vec_model.bin\")'''\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#Glove"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 546,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Glove Model Saved\n"
     ]
    }
   ],
   "source": [
    "from gensim.models import Word2Vec\n",
    "import gensim.downloader as api\n",
    "\n",
    "glove_model = None\n",
    "try:\n",
    "  glove_model = gensim.models.Keyedvectors.load('./glovemodel.mod')\n",
    "  print(\"Glove Model Successfully loaded\")\n",
    "except:\n",
    "  glove_model = api.load('glove-twitter-25')\n",
    "  glove_model.save(\"./glovemodel.mod\")\n",
    "  print(\"Glove Model Saved\")\n",
    "\n",
    "glove_embedding_size = len(glove_model['pc'])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 547,
   "metadata": {},
   "outputs": [],
   "source": [
    "def getWordVec(word, model):\n",
    "  samp = model['pc']\n",
    "  vec = [0]*len(samp)\n",
    "  try:\n",
    "    vec = model[word]\n",
    "  except:\n",
    "    vec = [0]*len(samp)\n",
    "  return (vec)\n",
    "\n",
    "\n",
    "def getPhraseEmbedding(phrase, embeddingmodel):\n",
    "  samp = getWordVec('computer', embeddingmodel)\n",
    "  vec = numpy.array([0]*len(samp))\n",
    "  den = 0;\n",
    "  for word in phrase.split():\n",
    "    den = den+1\n",
    "    vec = vec+numpy.array(getWordVec(word, embeddingmodel))\n",
    "  return vec.reshape(1, -1)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 548,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0 0.7165086288609549 localmemoryunit\n",
      "contents\n",
      " feature list\n",
      " functional description\n",
      " lmu registers\n",
      " io interfaces\n",
      " revision history\n",
      "1 0.6090597685303001 local memory unit lmu\n",
      "the local memory unit is an sri peripheral providing access to volatile memory resources\n",
      "2 0.6130305557601983 its\n",
      "primary purpose is to provide up to 256 kib of local memory for general purpose usage\n",
      "3 0.7213749140223313 a\n",
      "product may contain multiple instances of the lmu\n",
      "4 0.7165704238667665 refer to the system memory map for the\n",
      "configuration applicable to each product\n",
      "5 0.6832544978679043 each instance of the lmu has its own set of\n",
      "configuration registers\n",
      "6 0.6813887062449882 data stored in the local memory is protected by ecc at all points within the lmu\n",
      "7 0.6472075990147494 areas of local\n",
      "memory can be write protected by configuring up to sixteen address ranges using sfrs in the\n",
      "lmu\n",
      "8 0.7031373378831154 each of these ranges can be sized in thirtytwo byte increments and has its own\n",
      "independent list of master tag ids permitted write access\n",
      "9 0.5805056085540568 read accesses are not protected\n",
      "10 0.6964189505111478 feature list\n",
      "an overview of the features implemented in the lmu follows\n",
      "up to 256 kib of sram\n",
      "organized as 64bit words\n",
      "support for byte halfword and word accesses as well as doubleword and burst accesses\n",
      "memory can be used as overlay memory\n",
      "protection of lmu sram contents\n",
      "sixteen programmable address regions can be protected\n",
      "each address range has a programmable list of bus masters permitted read or write access\n",
      "based on the unique master tag id\n",
      "functional description\n",
      "local memory lmu sram\n",
      "the lmu sram can be used for code execution data storage or overlay memory\n",
      "11 0.6255816520570062 the address\n",
      "range of the memory is defined in the system memory map\n",
      "12 0.6787286221767863 as well as being accessed via\n",
      "cached segment 9h the memory can be accessed via noncached segment bh memory\n",
      "addresses\n",
      "13 0.5608277474262563 the memory implements memory integrity checking for error detection and correction\n",
      "14 0.6497109500249516 this\n",
      "means that the memory must be initialized before reads are attempted with the integritychecking enabled to avoid generating spurious data corruption errors\n",
      "15 0.5993219381590943 initializing with the\n",
      "memory integrity logic disabled allows the lmu sram to support initialization using word\n",
      "32bit or smaller writes as well as 64bit writes\n",
      "16 0.5812863274751182 if memory integrity checking is enabled a read access which fails the integrity check will cause\n",
      "an error condition to be flagged to the initiated bus master\n",
      "17 0.521278714490103 this behavior can be changed by\n",
      "setting the memconerrdis bit to 1b\n",
      "18 0.6544037294106174 if errdis is set the access will terminate normally\n",
      "19 0.3049145392360275 an ecc error will also be reported to the smu\n",
      "20 0.5456108858394126 the smu will use this signal for error indication\n",
      "and triggering of an nmi trap if enabled\n",
      "21 0.6182530516160175 the lmu sram is internally organized as a 64bit memory without the possibility of subword\n",
      "accesses\n",
      "22 0.5583230036039097 this means that any write access of less than 64 bits of data needs an internal\n",
      "readmodifywrite irmw operation to correctly write the data and update the ecc data\n",
      "23 0.49350959151020996 this\n",
      "happens transparently to rest of the system unless an uncorrected ecc error is detected during\n",
      "the read phase of the irmw\n",
      "24 0.5039678613375824 this ecc error will be flagged to the smu in the same way as a\n",
      "data ecc error occurring during a normal read\n",
      "25 0.5534232188526989 in addition the memconrmwerr flag will be\n",
      "set\n",
      "26 0.6134142393360277 the write operation will not take place as this would write incorrect ecc data to the memory\n",
      "the ecc would match the written data but the data would potentially contain an uncorrected\n",
      "error\n",
      "27 0.5625066545099587 lmu sram performance will be the same as or better than the performance of the embedded\n",
      "flash\n",
      "28 0.6868737802424764 this applies to both the initial latency of the first word returned and also the incremental\n",
      "latency for each word in the same cache line fetched\n",
      "29 0.5353573279603323 if the cpu access cannot be handled by the lmu sram eg an attempt has been made to\n",
      "access ram with the lmu clock disabled an sri bus error is reported by the lmu\n",
      "30 0.6265406904558604 this will\n",
      "for example cause a cpu to take a dse trap if the access is from a cpu and a dma access to\n",
      "terminate with an error condition\n",
      "31 0.5634255915595837 the errdis bitfield of the memcon register is protected by memconpmic bit\n",
      "32 0.5843110008404703 if the data\n",
      "written to the register has the bitfield set to 0b no change will be made to errdis bit 9d of the\n",
      "register regardless of the data written to the field\n",
      "33 0.6324024834397712 memory protection\n",
      "the lmu allows for the definition of sixteen protected regions of sram memory\n",
      "34 0.660806781890124 the protection\n",
      "applies only to accesses to sram included in the lmu not registers\n",
      "35 0.6228005447509701 the protection scheme is based on the use of unique master tag ids to identify the master\n",
      "attempting the access and allows for a sixbit tag individually identifying of this ecc detecting\n",
      "an error the memconinterr bit will be set and an error will be signaled to the smu\n",
      "36 0.5266768940336048 internal sram read error\n",
      "the lmu will perform an internal readmodifywrite irmw access when a write of less than\n",
      "64 bits of data is performed\n",
      "37 0.4422839588758831 an ecc error reported by the ram on the read phase will cause\n",
      "the memconrmwerr bit to be set and an error will be signaled to the smu\n",
      "38 0.615469931865725 the write phase\n",
      "of the irmw will not take place unless the memconerrdis bit is setclock control\n",
      "the lmu contains a clock control register clc which allows the lmu to be put into a\n",
      "powersaving mode\n",
      "39 0.6264084931056241 if lmuclcdisr is set then the lmu will be disabled and all accesses\n",
      "will be errored unless they are addressed to a register\n"
     ]
    }
   ],
   "source": [
    "sent_embeddings = []\n",
    "for sent in cleaned_sentences:\n",
    "  sent_embeddings.append(getPhraseEmbedding(sent, glove_model))\n",
    "\n",
    "question_embedding = getPhraseEmbedding(question, glove_model)\n",
    "index = retrieveAndPrintFAQAnswer(question_embedding, sent_embeddings, cleaned_sentences_with_stopwords)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 549,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Question:  contents\n",
      "Answer:  a product may contain multiple instances of the lmu\n"
     ]
    }
   ],
   "source": [
    "print(\"Question: \", question)\n",
    "retrieved_answer = \" \".join(cleaned_sentences_with_stopwords[index].split())  # Join the words of the retrieved answer\n",
    "print(\"Answer: \", retrieved_answer)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#TFIDF"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 557,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Query: contents\n",
      "Answer: LocalMemoryUnit Contents: ● Feature list ● Functional Description ● LMU registers ● I/O interfaces ● Revision history.\n",
      "\n",
      "Query: what is Local Memory Unit (LMU)?\n",
      "Answer: Local Memory Unit (LMU) The Local Memory Unit is an SRI peripheral providing access to volatile memory resources.\n",
      "\n",
      "Query: what is purpose of lmu?\n",
      "Answer: Its primary purpose is to provide up to 256 KiB of local memory for general purpose usage.\n",
      "\n",
      "Query: what are advantages of lmu?\n",
      "Answer: Read accesses are not protected.\n",
      "\n",
      "Query: More information about Local Memory Unit LMU?\n",
      "Answer: Local Memory Unit (LMU) The Local Memory Unit is an SRI peripheral providing access to volatile memory resources.\n",
      "\n",
      "Query: which is SRI peripheral providing access to volatile memory resources.?\n",
      "Answer: Local Memory Unit (LMU) The Local Memory Unit is an SRI peripheral providing access to volatile memory resources.\n",
      "\n",
      "Query: How many instances of the LMU a product contain?\n",
      "Answer: A product may contain multiple instances of the LMU.\n",
      "\n",
      "Query: Each instance of LMU has?\n",
      "Answer: Each instance of the LMU has its own set of configuration registers.\n",
      "\n",
      "Query: Primary purpose of lmu?\n",
      "Answer: Its primary purpose is to provide up to 256 KiB of local memory for general purpose usage.\n",
      "\n",
      "Query: What is the primary purpose of the Local Memory Unit (LMU)?\n",
      "Answer: Its primary purpose is to provide up to 256 KiB of local memory for general purpose usage.\n",
      "\n",
      "Query: How Data stored in the local memory is protected?\n",
      "Answer: Data stored in the local memory is protected by ECC at all points within the LMU.\n",
      "\n",
      "Query: Areas of local memory can be write protected by?\n",
      "Answer: Areas of local memory can be write protected by configuring up to sixteen address ranges using SFRs in the LMU.\n",
      "\n",
      "Query: Brief about Data Protection in Local Memory?\n",
      "Answer: Data stored in the local memory is protected by ECC at all points within the LMU.\n",
      "\n",
      "Query: How ranges can be sized in LMU?\n",
      "Answer: Each of these ranges can be sized in thirty-two byte increments and has its own, independent list of Master Tag IDs permitted write access.\n",
      "\n",
      "Query: Does  Read accesses protected in LMU?\n",
      "Answer: Read accesses are not protected.\n",
      "\n",
      "Query: Give overview of the features implemented in the LMU?\n",
      "Answer: Feature List An overview of the features implemented in the LMU follows: Up to 256 KiB of SRAM, organized as 64-bit words, support for byte, half-word, and word accesses as well as double-word and burst accesses memory can be used as overlay memory, Protection of LMU SRAM contents, sixteen programmable address regions can be protected, each address range has a programmable list of bus masters permitted read or write access based on the Unique master Tag ID.\n",
      "\n",
      "Query: Feature list of LMU?\n",
      "Answer: LocalMemoryUnit Contents: ● Feature list ● Functional Description ● LMU registers ● I/O interfaces ● Revision history.\n",
      "\n",
      "Query: LMU organized as?\n",
      "Answer: The LMU SRAM is internally organized as a 64-bit memory without the possibility of sub-word accesses.\n",
      "\n",
      "Query: LMU suppoprt for?\n",
      "Answer: Functional Description Local Memory (LMU SRAM) The LMU SRAM can be used for code execution, data storage, or overlay memory.\n",
      "\n",
      "Query: LMU memory can be used as?\n",
      "Answer: Functional Description Local Memory (LMU SRAM) The LMU SRAM can be used for code execution, data storage, or overlay memory.\n",
      "\n",
      "Query: Explain about Functional Description Local Memory (LMU SRAM)?\n",
      "Answer: Functional Description Local Memory (LMU SRAM) The LMU SRAM can be used for code execution, data storage, or overlay memory.\n",
      "\n",
      "Query: The address range of memory is defined in?\n",
      "Answer: The address range of the memory is defined in the system memory map.\n",
      "\n",
      "Query: Address is accesssed via?\n",
      "Answer: As well as being accessed via cached (segment 9H), the memory can be accessed via non-cached (segment BH) memory addresses.\n",
      "\n",
      "Query: Memory can be accessed via?\n",
      "Answer: As well as being accessed via cached (segment 9H), the memory can be accessed via non-cached (segment BH) memory addresses.\n",
      "\n",
      "Query: Memory implements?\n",
      "Answer: The memory implements memory integrity checking for error detection and correction.\n",
      "\n",
      "Query: Memory must be initialized before?\n",
      "Answer: This means that the memory must be initialized before reads are attempted with the integritychecking enabled to avoid generating spurious data corruption errors.\n",
      "\n",
      "Query: Initializing with the memory integrity logic disabled allows?\n",
      "Answer: Initializing with the memory integrity logic disabled allows the LMU SRAM to support initialization using word (32-bit) or smaller writes as well as 64-bit writes.\n",
      "\n",
      "Query: which allows the LMU SRAM to support initialization using word (32-bit)\n",
      "Answer: Initializing with the memory integrity logic disabled allows the LMU SRAM to support initialization using word (32-bit) or smaller writes as well as 64-bit writes.\n",
      "\n",
      "Query: when will LMU perform internal Read-Modify-Write?\n",
      "Answer: Internal SRAM Read Error The LMU will perform an internal Read-Modify-Write (iRMW) access when a write of less than 64 bits of data is performed.\n",
      "\n",
      "Query: Explain the memory integrity checking in LMU SRAM.\n",
      "Answer: The memory implements memory integrity checking for error detection and correction.\n",
      "\n",
      "Query: What happens if memory integrity checking is enabled?\n",
      "Answer: If memory integrity checking is enabled, a read access which fails the integrity check will cause an error condition to be flagged to the initiated bus master.\n",
      "\n",
      "Query: The LMU SRAM is internally organized as?\n",
      "Answer: The LMU SRAM is internally organized as a 64-bit memory without the possibility of sub-word accesses.\n",
      "\n",
      "Query: If the CPU access cannot be handled by the LMU SRAM?\n",
      "Answer: If the CPU access cannot be handled by the LMU SRAM (e.g.\n",
      "\n",
      "Query: what if DMA access to terminate with an error condition?\n",
      "Answer: This will, for example, cause a CPU to take a DSE trap if the access is from a CPU and a DMA access to terminate with an error condition.\n",
      "\n",
      "Query: How does the ERRDIS bitfield of the MEMCON register is protected?\n",
      "Answer: The ERRDIS bitfield of the MEMCON register is protected by MEMCON.PMIC bit.\n",
      "\n",
      "Query: Memory protection of LMU?\n",
      "Answer: Memory Protection The LMU allows for the definition of sixteen protected regions of SRAM memory.\n",
      "\n",
      "Query: when will LMU be put into power-saving mode?\n",
      "Answer: The write phase of the iRMW will not take place unless the MEMCON.ERRDIS bit is set.Clock Control The LMU contains a clock control register, CLC, which allows the LMU to be put into a power-saving mode.\n",
      "\n",
      "Query: what is clock control register that LMU contains?\n",
      "Answer: The write phase of the iRMW will not take place unless the MEMCON.ERRDIS bit is set.Clock Control The LMU contains a clock control register, CLC, which allows the LMU to be put into a power-saving mode.\n",
      "\n",
      "Query: which allows LMU to be put into a power-saving mode?\n",
      "Answer: The write phase of the iRMW will not take place unless the MEMCON.ERRDIS bit is set.Clock Control The LMU contains a clock control register, CLC, which allows the LMU to be put into a power-saving mode.\n",
      "\n",
      "Query: what if LMU_CLC.DISR is set?\n",
      "Answer: If LMU_CLC.DISR is set, then the LMU will be disabled, and all accesses will be errored unless they are addressed to a register.\n",
      "\n",
      "Query: when will the LMU be disabled?\n",
      "Answer: If LMU_CLC.DISR is set, then the LMU will be disabled, and all accesses will be errored unless they are addressed to a register.\n",
      "\n",
      "Query: what will happen if all accesses are not addressed to a register?\n",
      "Answer: If LMU_CLC.DISR is set, then the LMU will be disabled, and all accesses will be errored unless they are addressed to a register.\n",
      "\n",
      "Query: what will happen when a write of less than 64 bits of data is performed?\n",
      "Answer: Internal SRAM Read Error The LMU will perform an internal Read-Modify-Write (iRMW) access when a write of less than 64 bits of data is performed.\n",
      "\n",
      "Query: An ECC error reported by the RAM on the read phase causes?\n",
      "Answer: An ECC error reported by the RAM on the read phase will cause the MEMCON.RMWERR bit to be set, and an error will be signaled to the SMU.\n",
      "\n",
      "Query: How does the system respond to an ECC error reported by the RAM during the read phase?\n",
      "Answer: An ECC error reported by the RAM on the read phase will cause the MEMCON.RMWERR bit to be set, and an error will be signaled to the SMU.\n",
      "\n",
      "Query: when will the write phase of the iRMW does not take place?\n",
      "Answer: The write phase of the iRMW will not take place unless the MEMCON.ERRDIS bit is set.Clock Control The LMU contains a clock control register, CLC, which allows the LMU to be put into a power-saving mode.\n",
      "\n",
      "Query: what happens when MEMCON.ERRDIS bit is set?\n",
      "Answer: The ERRDIS bitfield of the MEMCON register is protected by MEMCON.PMIC bit.\n",
      "\n",
      "Query: How many protected regions of SRAM memory can be allowed by LMU?\n",
      "Answer: Memory Protection The LMU allows for the definition of sixteen protected regions of SRAM memory.\n",
      "\n",
      "Query: Does the protection applies on the registers?\n",
      "Answer: The protection applies only to accesses to SRAM included in the LMU, not registers.\n",
      "\n",
      "Query: which specific types of memory accesses does the protection apply to?\n",
      "Answer: The protection applies only to accesses to SRAM included in the LMU, not registers.\n",
      "\n",
      "Query: How the protection scheme is making use of Unique Master TagID?\n",
      "Answer: The protection scheme is based on the use of Unique Master Tag IDs to identify the master attempting the access and allows for a six-bit tag individually identifying of this ECC detecting an error, the MEMCON.INTERR bit will be set, and an error will be signaled to the SMU.\n",
      "\n",
      "Query: What is the significance of the six-bit tag in the LMU's protection scheme? \n",
      "Answer: The protection scheme is based on the use of Unique Master Tag IDs to identify the master attempting the access and allows for a six-bit tag individually identifying of this ECC detecting an error, the MEMCON.INTERR bit will be set, and an error will be signaled to the SMU.\n",
      "\n",
      "Query: How does signaling an error to the SMU happen?\n",
      "Answer: An ECC error will also be reported to the SMU.\n",
      "\n",
      "Query: With what LMU SRAM performance will be the same as, or better than is compared?\n",
      "Answer: LMU SRAM performance will be the same as, or better than, the performance of the embedded flash.\n",
      "\n",
      "Query: How does the described process impact both the initial latency of the first word returned and the incremental latency for each subsequent word in the same cache line during a fetch operation?\n",
      "Answer: This applies to both the initial latency of the first word returned and also the incremental latency for each word in the same cache line fetched.\n",
      "\n",
      "Query: when does an SRI bus error is reported by the LMU?\n",
      "Answer: an attempt has been made to access RAM with the LMU clock disabled), an SRI bus error is reported by the LMU.\n",
      "\n",
      "Query: what happens if the access is from a CPU and a DMA access to terminate with an error condition?\n",
      "Answer: This will, for example, cause a CPU to take a DSE trap if the access is from a CPU and a DMA access to terminate with an error condition.\n",
      "\n",
      "Query: How is the ERRDIS bitfield in the MEMCON register protected?\n",
      "Answer: The ERRDIS bitfield of the MEMCON register is protected by MEMCON.PMIC bit.\n",
      "\n",
      "Query: Under what conditions will no change be made to the ERRDIS?\n",
      "Answer: If the data written to the register has the bitfield set to 0B, no change will be made to ERRDIS (bit 9D of the register) regardless of the data written to the field.\n",
      "\n",
      "Query: what causes an error condition to be flagged?\n",
      "Answer: If memory integrity checking is enabled, a read access which fails the integrity check will cause an error condition to be flagged to the initiated bus master.\n",
      "\n",
      "Query: what setting changes the behaviour?\n",
      "Answer: This behavior can be changed by setting the MEMCON.ERRDIS bit to 1B.\n",
      "\n",
      "Query: If ERRDIS is set, how the access will terminate?\n",
      "Answer: If ERRDIS is set, the access will terminate normally.\n",
      "\n",
      "Query: when An ECC error will also be reported to the SMU then why SMU will make use of signal?\n",
      "Answer: An ECC error will also be reported to the SMU.\n",
      "\n",
      "Query: How is the LMU SRAM internally organized in terms of its memory and what does this mean \n",
      "Answer: The LMU SRAM is internally organized as a 64-bit memory without the possibility of sub-word accesses.\n",
      "\n",
      "Query: what if any write access has of less than 64 bits of data ?\n",
      "Answer: This means that any write access of less than 64 bits of data needs an internal Read-Modify-Write (iRMW) operation to correctly write the data and update the ECC data.\n",
      "\n",
      "Query: How does the LMU handle uncorrected ECC error is detected during the read phase of the iRMW?\n",
      "Answer: This happens transparently to rest of the system unless an uncorrected ECC error is detected during the read phase of the iRMW.\n",
      "\n",
      "Query: How ECC error will be flagged to the SMU?\n",
      "Answer: This ECC error will be flagged to the SMU in the same way as a data ECC error occurring during a normal read.\n",
      "\n",
      "Query: After ECC error will be flagged to the SMU what happens in addition?\n",
      "Answer: This ECC error will be flagged to the SMU in the same way as a data ECC error occurring during a normal read.\n",
      "\n",
      "Query: Why the write operation will not take the place?\n",
      "Answer: The write operation will not take place as this would write incorrect ECC data to the memory (the ECC would match the written data but the data would potentially contain an uncorrected error).\n",
      "\n"
     ]
    }
   ],
   "source": [
    "import pdfplumber\n",
    "import nltk\n",
    "from sklearn.feature_extraction.text import TfidfVectorizer\n",
    "from sklearn.metrics.pairwise import cosine_similarity\n",
    "\n",
    "# Extract text from the provided PDF\n",
    "def extract_text_from_pdf(pdf_path):\n",
    "    pdf = pdfplumber.open(\"C:/Users/pkathi/Desktop/QA1/lmu1 (2).pdf\")\n",
    "    pdf_text = \"\"\n",
    "    for page in pdf.pages:\n",
    "        text = page.extract_text()\n",
    "        pdf_text += text\n",
    "    pdf.close()\n",
    "    return pdf_text\n",
    "\n",
    "# Preprocess and tokenize the text into sentences\n",
    "def preprocess_text(text):\n",
    "    sentences = nltk.sent_tokenize(text)\n",
    "    return sentences\n",
    "\n",
    "# Get TF-IDF vectors for the sentences\n",
    "def get_tfidf_vectors(sentences):\n",
    "    vectorizer = TfidfVectorizer()\n",
    "    tfidf_matrix = vectorizer.fit_transform(sentences)\n",
    "    return vectorizer, tfidf_matrix\n",
    "\n",
    "# Retrieve the most relevant sentence based on the query\n",
    "def retrieve_most_relevant_sentence(query, vectorizer, tfidf_matrix, sentences):\n",
    "    query_vector = vectorizer.transform([query])\n",
    "    cosine_similarities = cosine_similarity(query_vector, tfidf_matrix)\n",
    "    most_similar_index = cosine_similarities.argmax()\n",
    "    return sentences[most_similar_index]\n",
    "\n",
    "# PDF path\n",
    "pdf_path = 'C:/Users/pkathi/Desktop/QA1/lmu1 (2).pdf'\n",
    "\n",
    "# Extract text from the PDF\n",
    "pdf_text = extract_text_from_pdf(pdf_path)\n",
    "\n",
    "# Preprocess the text and tokenize it into sentences\n",
    "sentences = preprocess_text(pdf_text)\n",
    "\n",
    "# Get TF-IDF vectors for the sentences\n",
    "vectorizer, tfidf_matrix = get_tfidf_vectors(sentences)\n",
    "\n",
    "# Example queries\n",
    "queries = [\n",
    "    \"contents\",\n",
    "    \"what is Local Memory Unit (LMU)?\",\n",
    "    \"what is purpose of lmu?\",\n",
    "    \"what are advantages of lmu?\",\n",
    "    \"More information about Local Memory Unit LMU?\",\n",
    "    \"which is SRI peripheral providing access to volatile memory resources.?\",\n",
    "    \"How many instances of the LMU a product contain?\",\n",
    "    \"Each instance of LMU has?\",\n",
    "    \"Primary purpose of lmu?\",\n",
    "    \"What is the primary purpose of the Local Memory Unit (LMU)?\",\n",
    "    \"How Data stored in the local memory is protected?\",\n",
    "    \"Areas of local memory can be write protected by?\",\n",
    "    \"Brief about Data Protection in Local Memory?\",\n",
    "    \"How ranges can be sized in LMU?\",\n",
    "    \"Does  Read accesses protected in LMU?\",\n",
    "    \"Give overview of the features implemented in the LMU?\",\n",
    "    \"Feature list of LMU?\",\n",
    "    \"LMU organized as?\",\n",
    "    \"LMU suppoprt for?\",\n",
    "    \"LMU memory can be used as?\",\n",
    "    \"Explain about Functional Description Local Memory (LMU SRAM)?\",\n",
    "    \"The address range of memory is defined in?\",\n",
    "    \"Address is accesssed via?\",\n",
    "    \"Memory can be accessed via?\",\n",
    "    \"Memory implements?\",\n",
    "    \"Memory must be initialized before?\",\n",
    "    \"Initializing with the memory integrity logic disabled allows?\",\n",
    "    \"which allows the LMU SRAM to support initialization using word (32-bit)\",\n",
    "    \"when will LMU perform internal Read-Modify-Write?\",\n",
    "    \"Explain the memory integrity checking in LMU SRAM.\",\n",
    "    \"What happens if memory integrity checking is enabled?\",\n",
    "    \"The LMU SRAM is internally organized as?\",\n",
    "    \"If the CPU access cannot be handled by the LMU SRAM?\",\n",
    "    \"what if DMA access to terminate with an error condition?\",\n",
    "    \"How does the ERRDIS bitfield of the MEMCON register is protected?\",\n",
    "    \"Memory protection of LMU?\",\n",
    "    \"when will LMU be put into power-saving mode?\",\n",
    "    \"what is clock control register that LMU contains?\",\n",
    "    \"which allows LMU to be put into a power-saving mode?\",\n",
    "    \"what if LMU_CLC.DISR is set?\",\n",
    "    \"when will the LMU be disabled?\",\n",
    "    \"what will happen if all accesses are not addressed to a register?\",\n",
    "    \"what will happen when a write of less than 64 bits of data is performed?\",\n",
    "    \"An ECC error reported by the RAM on the read phase causes?\",\n",
    "    \"How does the system respond to an ECC error reported by the RAM during the read phase?\",\n",
    "    \"when will the write phase of the iRMW does not take place?\",\n",
    "    \"what happens when MEMCON.ERRDIS bit is set?\",\n",
    "    \"How many protected regions of SRAM memory can be allowed by LMU?\",\n",
    "    \"Does the protection applies on the registers?\",\n",
    "    \"which specific types of memory accesses does the protection apply to?\",\n",
    "    \"How the protection scheme is making use of Unique Master TagID?\",\n",
    "    \"What is the significance of the six-bit tag in the LMU's protection scheme? \",\n",
    "    \"How does signaling an error to the SMU happen?\",\n",
    "    \"With what LMU SRAM performance will be the same as, or better than is compared?\",\n",
    "    \"How does the described process impact both the initial latency of the first word returned and the incremental latency for each subsequent word in the same cache line during a fetch operation?\",\n",
    "    \"when does an SRI bus error is reported by the LMU?\",\n",
    "    \"what happens if the access is from a CPU and a DMA access to terminate with an error condition?\",\n",
    "    \"How is the ERRDIS bitfield in the MEMCON register protected?\",\n",
    "    \"Under what conditions will no change be made to the ERRDIS?\",\n",
    "    \"what causes an error condition to be flagged?\",\n",
    "    \"what setting changes the behaviour?\",\n",
    "    \"If ERRDIS is set, how the access will terminate?\",\n",
    "    \"when An ECC error will also be reported to the SMU then why SMU will make use of signal?\",\n",
    "    \"How is the LMU SRAM internally organized in terms of its memory and what does this mean \",\n",
    "    \"what if any write access has of less than 64 bits of data ?\",\n",
    "    \"How does the LMU handle uncorrected ECC error is detected during the read phase of the iRMW?\",\n",
    "    \"How ECC error will be flagged to the SMU?\",\n",
    "    \"After ECC error will be flagged to the SMU what happens in addition?\",\n",
    "    \"Why the write operation will not take the place?\",\n",
    "   \n",
    "]\n",
    "\n",
    "# Retrieve answers for the queries\n",
    "for query in queries:\n",
    "    answer = retrieve_most_relevant_sentence(query, vectorizer, tfidf_matrix, sentences)\n",
    "    retrieved_answer = \" \".join(answer.split())  # Join the words of the retrieved answer\n",
    "    print(f\"Query: {query}\")\n",
    "    print(f\"Answer: {retrieved_answer}\\n\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "    \"TF-IDF Vectorization:\"\n",
    "        The get_tfidf_vectors() function utilizes the TfidfVectorizer from sklearn to convert the text's sentences into TF-IDF (Term Frequency-Inverse Document Frequency) vectors.This step quantifies the importance of each word in the sentences in relation to the entire document.\n",
    "    \"Querying and Retrieving Answers:\"\n",
    "        It defines sample queries and then uses the TF-IDF vectors obtained earlier to match these queries with the most similar sentences in the document.ArithmeticError This matching is based on cosine similarity between the query TF-IDF vector and the document's TF-IDF vectors.The retrieve_most_relevant_sentence() function calculates cosine similarity and returns the most relevant sentence as an answer to the query."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 551,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['LocalMemoryUnit\\nContents:\\n● Feature list\\n● Functional Description\\n● LMU registers\\n● I/O interfaces\\n● Revision history.',\n",
       " 'Local Memory Unit (LMU)\\nThe Local Memory Unit is an SRI peripheral providing access to volatile memory resources.',\n",
       " 'Its\\nprimary purpose is to provide up to 256 KiB of local memory for general purpose usage.',\n",
       " 'A\\nproduct may contain multiple instances of the LMU.',\n",
       " 'Refer to the system memory map for the\\nconfiguration applicable to each product.',\n",
       " 'Each instance of the LMU has its own set of\\nconfiguration registers.',\n",
       " 'Data stored in the local memory is protected by ECC at all points within the LMU.',\n",
       " 'Areas of local\\nmemory can be write protected by configuring up to sixteen address ranges using SFRs in the\\nLMU.',\n",
       " 'Each of these ranges can be sized in thirty-two byte increments and has its own,\\nindependent list of Master Tag IDs permitted write access.',\n",
       " 'Read accesses are not protected.',\n",
       " 'Feature List\\nAn overview of the features implemented in the LMU follows:\\nUp to 256 KiB of SRAM,\\norganized as 64-bit words,\\nsupport for byte, half-word, and word accesses as well as double-word and burst accesses\\nmemory can be used as overlay memory,\\nProtection of LMU SRAM contents,\\nsixteen programmable address regions can be protected,\\neach address range has a programmable list of bus masters permitted read or write access\\nbased on the Unique master Tag ID.',\n",
       " 'Functional Description\\nLocal Memory (LMU SRAM)\\nThe LMU SRAM can be used for code execution, data storage, or overlay memory.',\n",
       " 'The address\\nrange of the memory is defined in the system memory map.',\n",
       " 'As well as being accessed via\\ncached (segment 9H), the memory can be accessed via non-cached (segment BH) memory\\naddresses.',\n",
       " 'The memory implements memory integrity checking for error detection and correction.',\n",
       " 'This\\nmeans that the memory must be initialized before reads are attempted with the integritychecking enabled to avoid generating spurious data corruption errors.',\n",
       " 'Initializing with the\\nmemory integrity logic disabled allows the LMU SRAM to support initialization using word\\n(32-bit) or smaller writes as well as 64-bit writes.',\n",
       " 'If memory integrity checking is enabled, a read access which fails the integrity check will cause\\nan error condition to be flagged to the initiated bus master.',\n",
       " 'This behavior can be changed by\\nsetting the MEMCON.ERRDIS bit to 1B.',\n",
       " 'If ERRDIS is set, the access will terminate normally.',\n",
       " 'An ECC error will also be reported to the SMU.',\n",
       " 'The SMU will use this signal for error indication\\nand triggering of an NMI trap (if enabled).',\n",
       " 'The LMU SRAM is internally organized as a 64-bit memory without the possibility of sub-word\\naccesses.',\n",
       " 'This means that any write access of less than 64 bits of data needs an internal\\nRead-Modify-Write (iRMW) operation to correctly write the data and update the ECC data.',\n",
       " 'This\\nhappens transparently to rest of the system unless an uncorrected ECC error is detected during\\nthe read phase of the iRMW.',\n",
       " 'This ECC error will be flagged to the SMU in the same way as a\\ndata ECC error occurring during a normal read.',\n",
       " 'In addition, the MEMCON.RMWERR flag will be\\nset.',\n",
       " 'The write operation will not take place as this would write incorrect ECC data to the memory\\n(the ECC would match the written data but the data would potentially contain an uncorrected\\nerror).',\n",
       " 'LMU SRAM performance will be the same as, or better than, the performance of the embedded\\nflash.',\n",
       " 'This applies to both the initial latency of the first word returned and also the incremental\\nlatency for each word in the same cache line fetched.',\n",
       " 'If the CPU access cannot be handled by the LMU SRAM (e.g.',\n",
       " 'an attempt has been made to\\naccess RAM with the LMU clock disabled), an SRI bus error is reported by the LMU.',\n",
       " 'This will,\\nfor example, cause a CPU to take a DSE trap if the access is from a CPU and a DMA access to\\nterminate with an error condition.',\n",
       " 'The ERRDIS bitfield of the MEMCON register is protected by MEMCON.PMIC bit.',\n",
       " 'If the data\\nwritten to the register has the bitfield set to 0B, no change will be made to ERRDIS (bit 9D of the\\nregister) regardless of the data written to the field.',\n",
       " 'Memory Protection\\nThe LMU allows for the definition of sixteen protected regions of SRAM memory.',\n",
       " 'The protection\\napplies only to accesses to SRAM included in the LMU, not registers.',\n",
       " 'The protection scheme is based on the use of Unique Master Tag IDs to identify the master\\nattempting the access and allows for a six-bit tag individually identifying of this ECC detecting\\nan error, the MEMCON.INTERR bit will be set, and an error will be signaled to the SMU.',\n",
       " 'Internal SRAM Read Error\\nThe LMU will perform an internal Read-Modify-Write (iRMW) access when a write of less than\\n64 bits of data is performed.',\n",
       " 'An ECC error reported by the RAM on the read phase will cause\\nthe MEMCON.RMWERR bit to be set, and an error will be signaled to the SMU.',\n",
       " 'The write phase\\nof the iRMW will not take place unless the MEMCON.ERRDIS bit is set.Clock Control\\nThe LMU contains a clock control register, CLC, which allows the LMU to be put into a\\npower-saving mode.',\n",
       " 'If LMU_CLC.DISR is set, then the LMU will be disabled, and all accesses\\nwill be errored unless they are addressed to a register.']"
      ]
     },
     "execution_count": 551,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "sentences"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 552,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "BoW Metrics: (0.11764705882352941, 0.1, 0.1, 0.1)\n",
      "Word2Vec Metrics: (0.6470588235294118, 0.55, 0.5, 0.5166666666666666)\n",
      "GloVe Metrics: (0.058823529411764705, 0.045454545454545456, 0.045454545454545456, 0.045454545454545456)\n",
      "TF-IDF Metrics: (0.8823529411764706, 0.7647058823529411, 0.7647058823529411, 0.7647058823529411)\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "C:\\Users\\pkathi\\AppData\\Roaming\\Python\\Python310\\site-packages\\sklearn\\metrics\\_classification.py:1471: UndefinedMetricWarning: Precision is ill-defined and being set to 0.0 in labels with no predicted samples. Use `zero_division` parameter to control this behavior.\n",
      "  _warn_prf(average, modifier, msg_start, len(result))\n",
      "C:\\Users\\pkathi\\AppData\\Roaming\\Python\\Python310\\site-packages\\sklearn\\metrics\\_classification.py:1471: UndefinedMetricWarning: Recall is ill-defined and being set to 0.0 in labels with no true samples. Use `zero_division` parameter to control this behavior.\n",
      "  _warn_prf(average, modifier, msg_start, len(result))\n",
      "C:\\Users\\pkathi\\AppData\\Roaming\\Python\\Python310\\site-packages\\sklearn\\metrics\\_classification.py:1471: UndefinedMetricWarning: Precision is ill-defined and being set to 0.0 in labels with no predicted samples. Use `zero_division` parameter to control this behavior.\n",
      "  _warn_prf(average, modifier, msg_start, len(result))\n",
      "C:\\Users\\pkathi\\AppData\\Roaming\\Python\\Python310\\site-packages\\sklearn\\metrics\\_classification.py:1471: UndefinedMetricWarning: Recall is ill-defined and being set to 0.0 in labels with no true samples. Use `zero_division` parameter to control this behavior.\n",
      "  _warn_prf(average, modifier, msg_start, len(result))\n",
      "C:\\Users\\pkathi\\AppData\\Roaming\\Python\\Python310\\site-packages\\sklearn\\metrics\\_classification.py:1471: UndefinedMetricWarning: Precision is ill-defined and being set to 0.0 in labels with no predicted samples. Use `zero_division` parameter to control this behavior.\n",
      "  _warn_prf(average, modifier, msg_start, len(result))\n",
      "C:\\Users\\pkathi\\AppData\\Roaming\\Python\\Python310\\site-packages\\sklearn\\metrics\\_classification.py:1471: UndefinedMetricWarning: Recall is ill-defined and being set to 0.0 in labels with no true samples. Use `zero_division` parameter to control this behavior.\n",
      "  _warn_prf(average, modifier, msg_start, len(result))\n",
      "C:\\Users\\pkathi\\AppData\\Roaming\\Python\\Python310\\site-packages\\sklearn\\metrics\\_classification.py:1471: UndefinedMetricWarning: Precision is ill-defined and being set to 0.0 in labels with no predicted samples. Use `zero_division` parameter to control this behavior.\n",
      "  _warn_prf(average, modifier, msg_start, len(result))\n",
      "C:\\Users\\pkathi\\AppData\\Roaming\\Python\\Python310\\site-packages\\sklearn\\metrics\\_classification.py:1471: UndefinedMetricWarning: Recall is ill-defined and being set to 0.0 in labels with no true samples. Use `zero_division` parameter to control this behavior.\n",
      "  _warn_prf(average, modifier, msg_start, len(result))\n"
     ]
    }
   ],
   "source": [
    "from sklearn.metrics import accuracy_score, precision_score, recall_score, f1_score\n",
    "# Define ground truth answers for each question\n",
    "ground_truth_answers = [\n",
    "    '''● Feature list\n",
    "    ● Functional Description\n",
    "    ● LMU registers\n",
    "    ● I/O interfaces\n",
    "    ● Revision history.''',\n",
    "    \"Local Memory Unit (LMU) The Local Memory Unit is an SRI peripheral providing access to volatile memory resources.\", \n",
    "    \"Its primary purpose is to provide up to 256 KiB of local memory for general purpose usage.\", \n",
    "    \"Its primary purpose is to provide up to 256 KiB of local memory for general purpose usage.\",\n",
    "    \"Data stored in the local memory is protected by ECC at all points within the LMU.\",\n",
    "    \"Data stored in the local memory is protected by ECC at all points within the LMU.\",\n",
    "    \"Internal SRAM Read Error The LMU will perform an internal Read-Modify-Write (iRMW) access when a write of less than 64 bits of data is performed.\",\n",
    "    \"The memory implements memory integrity checking for error detection and correction.\",\n",
    "    \"\"\"An overview of the features implemented in the LMU follows:\n",
    "    Up to 256 KiB of SRAM\n",
    "    organized as 64 bit words\n",
    "    support for byte, half word and word accesses as well as double-word and burst\n",
    "    accesses\n",
    "    memory can be used as overlay memory\n",
    "    Protection of LMU SRAM contents\n",
    "    sixteen programmable address regions can be protected\n",
    "    each address range has a programmable list of bus masters permitted read or write\n",
    "    access based on the Unique master Tag ID.\"\"\",\n",
    "    \"Local Memory (LMU SRAM) The LMU SRAM can be used for code execution, data storage or overlay memory.\",\n",
    "    \"If memory integrity checking is enabled, a read access which fails the integrity check will cause an error condition to be flagged to the initiated bus master.\",\n",
    "    \"The LMU SRAM is internally organized as a 64 bit memory without the possibility of sub-word accesses.\",\n",
    "    \"If the CPU access cannot be handled by the LMU SRAM (e.g. an attempt has been made to access RAM with the LMU clock disabled), an SRI bus error is reported by the LMU .\",\n",
    "    \"This will, for example, cause a CPU to take a DSE trap if the access is from a CPU and a DMA access to terminate with an error condition.\",\n",
    "    \"The ERRDIS bitfield of the MEMCON register is protected by MEMCON.PMIC bit.\",\n",
    "    \"The LMU allows for the definition of sixteen protected regions of SRAM memory.\",\n",
    "    \"The LMU contains a clock control register, CLC, which allows the LMU to be put into a power saving mode.\"\n",
    "    # Add ground truth answers for all questions\n",
    "]\n",
    "\n",
    "# Predicted answers generated by each method\n",
    "predicted_answers_bow = [\n",
    "    '''● Feature list\n",
    "    ● Functional Description\n",
    "    ● LMU registers\n",
    "    ● I/O interfaces\n",
    "    ● Revision history.''',\n",
    "    \"Local Memory Unit (LMU) The Local Memory Unit is an SRI peripheral providing access to volatile memory resources.\", \n",
    "    \"local memory unit lmu the local memory unit is an sri peripheral providing access to volatile memory resources\", \n",
    "    \"local memory unit lmu the local memory unit is an sri peripheral providing access to volatile memory resources\",\n",
    "    \"its primary purpose is to provide up to 256 kib of local memory for general purpose usage\",\n",
    "    \"refer to the system memory map for the configuration applicable to each product\",\n",
    "    \"local memory unit lmu the local memory unit is an sri peripheral providing access to volatile memory resources\",\n",
    "    \"local memory unit lmu the local memory unit is an sri peripheral providing access to volatile memory resources\",\n",
    "    \"if the cpu access cannot be handled by the lmu sram eg an attempt has been made to access ram with the lmu clock disabled an sri bus error is reported by the lmu\",\n",
    "    \"if the cpu access cannot be handled by the lmu sram eg an attempt has been made to access ram with the lmu clock disabled an sri bus error is reported by the lmu\",\n",
    "    \"its primary purpose is to provide up to 256 kib of local memory for general purpose usage\",\n",
    "    \"local memory unit lmu the local memory unit is an sri peripheral providing access to volatile memory resources\",\n",
    "    \"local memory unit lmu the local memory unit is an sri peripheral providing access to volatile memory resources\",\n",
    "    \"if memory integrity checking is enabled a read access which fails the integrity check will cause an error condition to be flagged to the initiated bus master\",\n",
    "    \"its primary purpose is to provide up to 256 kib of local memory for general purpose usage\",\n",
    "    \"local memory unit lmu the local memory unit is an sri peripheral providing access to volatile memory resources\",\n",
    "    \"local memory unit lmu the local memory unit is an sri peripheral providing access to volatile memory resources\"\n",
    "    # Add predicted answers for all questions using BoW\n",
    "]\n",
    "\n",
    "predicted_answers_word2vec = [\n",
    "    '''● Feature list\n",
    "    ● Functional Description\n",
    "    ● LMU registers\n",
    "    ● I/O interfaces\n",
    "    ● Revision history.''',\n",
    "    \"Local Memory Unit (LMU) The Local Memory Unit is an SRI peripheral providing access to volatile memory resources.\", \n",
    "    \"Its primary purpose is to provide up to 256 KiB of local memory for general purpose usage.\", \n",
    "    \"the address range of the memory is defined in the system memory map\",\n",
    "    \"Data stored in the local memory is protected by ECC at all points within the LMU.\",\n",
    "    \"this means that any write access of less than 64 bits of data needs an internal readmodifywrite irmw operation to correctly write the data and update the ecc data\",\n",
    "    \"if lmuclcdisr is set then the lmu will be disabled and all accesses will be errored unless they are addressed to a register\",\n",
    "    \"The memory implements memory integrity checking for error detection and correction.\",\n",
    "    \"each instance of the lmu has its own set of configuration registers\",\n",
    "    \"\"\"An overview of the features implemented in the LMU follows:\n",
    "    Up to 256 KiB of SRAM\n",
    "    organized as 64 bit words\n",
    "    support for byte, half word and word accesses as well as double-word and burst\n",
    "    accesses\n",
    "    memory can be used as overlay memory\n",
    "    Protection of LMU SRAM contents\n",
    "    sixteen programmable address regions can be protected\n",
    "    each address range has a programmable list of bus masters permitted read or write\n",
    "    access based on the Unique master Tag ID.Functional Description Local Memory (LMU SRAM) The LMU SRAM can be used for code execution, data storage, or overlay memory.\"\"\",\n",
    "    \"If memory integrity checking is enabled, a read access which fails the integrity check will cause an error condition to be flagged to the initiated bus master.\",\n",
    "    \"The LMU SRAM is internally organized as a 64 bit memory without the possibility of sub-word accesses.\",\n",
    "    \"If the CPU access cannot be handled by the LMU SRAM (e.g. an attempt has been made to access RAM with the LMU clock disabled), an SRI bus error is reported by the LMU .\",\n",
    "    \"This will, for example, cause a CPU to take a DSE trap if the access is from a CPU and a DMA access to terminate with an error condition.\",\n",
    "    \"The ERRDIS bitfield of the MEMCON register is protected by MEMCON.PMIC bit.\",\n",
    "    \"The LMU allows for the definition of sixteen protected regions of SRAM memory.\",\n",
    "    \"if lmuclcdisr is set then the lmu will be disabled and all accesses will be errored unless they are addressed to a register\"\n",
    "]\n",
    "\n",
    "predicted_answers_glove = [\n",
    "    \"a product may contain multiple instances of the lmu,\"\n",
    "    \"if the data written to the register has the bitfield set to 0b no change will be made to errdis bit 9d of the register regardless of the data written to the field\", \n",
    "    \"initializing with the memory integrity logic disabled allows the lmu sram to support initialization using word 32bit or smaller writes as well as 64bit writes\", \n",
    "    \"if the data written to the register has the bitfield set to 0b no change will be made to errdis bit 9d of the register regardless of the data written to the field\",\n",
    "    \"if the data written to the register has the bitfield set to 0b no change will be made to errdis bit 9d of the register regardless of the data written to the field\",\n",
    "    \"if the data written to the register has the bitfield set to 0b no change will be made to errdis bit 9d of the register regardless of the data written to the field\",\n",
    "    \"if the data written to the register has the bitfield set to 0b no change will be made to errdis bit 9d of the register regardless of the data written to the field\",\n",
    "    \"the write phase of the irmw will not take place unless the memconerrdis bit is setclock control the lmu contains a clock control register clc which allows the lmu to be put into a powersaving mode\",\n",
    "    \"if the data written to the register has the bitfield set to 0b no change will be made to errdis bit 9d of the register regardless of the data written to the field\",\n",
    "    \"\"\"An overview of the features implemented in the LMU follows:\n",
    "    Up to 256 KiB of SRAM\n",
    "    organized as 64 bit words\n",
    "    support for byte, half word and word accesses as well as double-word and burst\n",
    "    accesses\n",
    "    memory can be used as overlay memory\n",
    "    Protection of LMU SRAM contents\n",
    "    sixteen programmable address regions can be protected\n",
    "    each address range has a programmable list of bus masters permitted read or write\n",
    "    access based on the Unique master Tag ID.Functional Description Local Memory (LMU SRAM) The LMU SRAM can be used for code execution, data storage, or overlay memory.\"\"\",\n",
    "    \"\"\"An overview of the features implemented in the LMU follows:\n",
    "    Up to 256 KiB of SRAM\n",
    "    organized as 64 bit words\n",
    "    support for byte, half word and word accesses as well as double-word and burst\n",
    "    accesses\n",
    "    memory can be used as overlay memory\n",
    "    Protection of LMU SRAM contents\n",
    "    sixteen programmable address regions can be protected\n",
    "    each address range has a programmable list of bus masters permitted read or write\n",
    "    access based on the Unique master Tag ID.Functional Description Local Memory (LMU SRAM) The LMU SRAM can be used for code execution, data storage, or overlay memory.\"\"\",\n",
    "    \"If memory integrity checking is enabled, a read access which fails the integrity check will cause an error condition to be flagged to the initiated bus master.\",\n",
    "    \"the write phase of the irmw will not take place unless the memconerrdis bit is setclock control the lmu contains a clock control register clc which allows the lmu to be put into a powersaving mode\",\n",
    "    \"the write phase of the irmw will not take place unless the memconerrdis bit is setclock control the lmu contains a clock control register clc which allows the lmu to be put into a powersaving mode\",\n",
    "    \"if the data written to the register has the bitfield set to 0b no change will be made to errdis bit 9d of the register regardless of the data written to the field\",\n",
    "    \"if the data written to the register has the bitfield set to 0b no change will be made to errdis bit 9d of the register regardless of the data written to the field\",\n",
    "    \"the address range of the memory is defined in the system memory map\",\n",
    "    \"this behavior can be changed by setting the memconerrdis bit to 1b\"\n",
    "]\n",
    "predicted_answers_tfidf = [\n",
    "     '''● Feature list\n",
    "    ● Functional Description\n",
    "    ● LMU registers\n",
    "    ● I/O interfaces\n",
    "    ● Revision history.''',\n",
    "    \"Local Memory Unit (LMU) The Local Memory Unit is an SRI peripheral providing access to volatile memory resources.\", \n",
    "    \"Its primary purpose is to provide up to 256 KiB of local memory for general purpose usage.\", \n",
    "    \"Its primary purpose is to provide up to 256 KiB of local memory for general purpose usage.\",\n",
    "    \"Data stored in the local memory is protected by ECC at all points within the LMU.\",\n",
    "    \"Data stored in the local memory is protected by ECC at all points within the LMU.\",\n",
    "    \"Internal SRAM Read Error The LMU will perform an internal Read-Modify-Write (iRMW) access when a write of less than 64 bits of data is performed.\",\n",
    "    \"The memory implements memory integrity checking for error detection and correction.\",\n",
    "    \"LocalMemoryUnit Contents: ● Feature list ● Functional Description ● LMU registers ● I/O interfaces ● Revision history.\",\n",
    "    \"Local Memory (LMU SRAM) The LMU SRAM can be used for code execution, data storage or overlay memory.\",\n",
    "    \"If memory integrity checking is enabled, a read access which fails the integrity check will cause an error condition to be flagged to the initiated bus master.\",\n",
    "    \"The LMU SRAM is internally organized as a 64 bit memory without the possibility of sub-word accesses.\",\n",
    "    \"If the CPU access cannot be handled by the LMU SRAM (e.g. \",\n",
    "    \"This will, for example, cause a CPU to take a DSE trap if the access is from a CPU and a DMA access to terminate with an error condition.\",\n",
    "    \"The ERRDIS bitfield of the MEMCON register is protected by MEMCON.PMIC bit.\",\n",
    "    \"The LMU allows for the definition of sixteen protected regions of SRAM memory.\",\n",
    "    \"The LMU contains a clock control register, CLC, which allows the LMU to be put into a power saving mode.\"\n",
    "]\n",
    "\n",
    "# Function to calculate evaluation metrics\n",
    "def calculate_metrics(ground_truth, predicted):\n",
    "    accuracy = accuracy_score(ground_truth, predicted)\n",
    "    precision = precision_score(ground_truth, predicted, average='macro')\n",
    "    recall = recall_score(ground_truth, predicted, average='macro')\n",
    "    f1 = f1_score(ground_truth, predicted, average='macro')\n",
    "    return accuracy, precision, recall, f1\n",
    "\n",
    "# Calculate metrics for BoW\n",
    "metrics_bow = calculate_metrics(ground_truth_answers, predicted_answers_bow)\n",
    "print(\"BoW Metrics:\", metrics_bow)\n",
    "\n",
    "# Calculate metrics for Word2Vec\n",
    "metrics_word2vec = calculate_metrics(ground_truth_answers, predicted_answers_word2vec)\n",
    "print(\"Word2Vec Metrics:\", metrics_word2vec)\n",
    "\n",
    "# Calculate metrics for GloVe\n",
    "metrics_glove = calculate_metrics(ground_truth_answers, predicted_answers_glove)\n",
    "print(\"GloVe Metrics:\", metrics_glove)\n",
    "\n",
    "# Calculate metrics for TF-IDF\n",
    "metrics_tfidf = calculate_metrics(ground_truth_answers, predicted_answers_tfidf)\n",
    "print(\"TF-IDF Metrics:\", metrics_tfidf)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 553,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAA90AAAJOCAYAAACqS2TfAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjguMCwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy81sbWrAAAACXBIWXMAAA9hAAAPYQGoP6dpAABaUUlEQVR4nO3deVhWdf7/8dcNyL6JCKiR4L4viZpbiOKeaampWW5k04KVjk3ajEubWGOOlaXlbmXill9zX4IWc9xxtAgVNR1zTQNFBYTz+6Mf93gLKCiHW/D5uK77urw/53POeZ9z3wd58TmLxTAMQwAAAAAAoMg52LsAAAAAAABKK0I3AAAAAAAmIXQDAAAAAGASQjcAAAAAACYhdAMAAAAAYBJCNwAAAAAAJiF0AwAAAABgEkI3AAAAAAAmIXQDAAAAAGASQjcA4K5ksVg0YcIEu6w7Pj5eFotF8fHxdln/3aht27Zq27atvcu4pwwePFghISH2LgMAcIcI3QCAfM2bN08WiyXf17///W97l3hHPv74Y82bN8/eZdho27atLBaLqlevnuf0jRs3Wvf/0qVLC7383377TRMmTFBCQsIdVmq+q1ev6l//+peaN28uHx8fubq6qkaNGoqOjtaBAwfsXR4AAAXiZO8CAAB3vzfeeEOhoaG52qtVq2aHaorOxx9/LH9/fw0ePNim/aGHHtKVK1fk7Oxsl7pcXV116NAhbd++Xc2aNbOZ9sUXX8jV1VVXr169rWX/9ttvev311xUSEqJGjRoVeL4NGzbc1vpu17lz59S5c2ft2rVLDz/8sJ544gl5enoqKSlJixYt0qeffqqMjIxiram4zZw5U9nZ2fYuAwBwhwjdAIBb6tKli8LCwuxdRrFxcHCQq6ur3dZftWpVXbt2TV9++aVN6L569aq++uordevWTcuWLSuWWi5fvix3d/di/wPE4MGDtWfPHi1dulS9evWymfbmm2/q73//e7HWU5zS0tLk4eGhMmXK2LsUAEAR4PRyAMAdyczMlJ+fn4YMGZJrWmpqqlxdXTVq1ChJUkZGhsaNG6cmTZrIx8dHHh4eatOmjeLi4m65nvyub50wYYIsFotN29y5c9WuXTsFBATIxcVFderU0fTp0236hISE6KefftK3335rPV0755rl/K7pXrJkiZo0aSI3Nzf5+/vrySef1IkTJ3LV6enpqRMnTqhnz57y9PRU+fLlNWrUKGVlZd1yO3P0799fsbGxNiOdX3/9tS5fvqzHH388z3lOnDihoUOHKjAwUC4uLqpbt67mzJljnR4fH6+mTZtKkoYMGWLd7pxT7Nu2bat69epp165deuihh+Tu7q7XXnvNOu3Ga7qvXr2qCRMmqEaNGnJ1dVWFChX02GOPKTk52dpn0aJFatKkiby8vOTt7a369evr/fffv+m2b9u2TatXr1ZUVFSuwC1JLi4umjx5sk3bN998ozZt2sjDw0O+vr7q0aOHEhMTbfrkfFcOHDigJ598Uj4+PipfvrzGjh0rwzB0/Phx9ejRQ97e3goKCtJ7771nM3/O9yI2NlavvfaagoKC5OHhoUceeUTHjx+36fv999+rT58+uv/+++Xi4qLg4GCNGDFCV65csemX831JTk5W165d5eXlpQEDBlin3fidL8j+PHz4sPr06SM/Pz+5u7vrwQcf1OrVq/PclsWLF+vtt9/WfffdJ1dXV7Vv316HDh3K55MBANwORroBALeUkpKic+fO2bRZLBaVK1dOZcqU0aOPPqrly5frk08+sRkRXbFihdLT09WvXz9Jf4bwWbNmqX///ho2bJguXryo2bNnq1OnTtq+fXuhTne+menTp6tu3bp65JFH5OTkpK+//lrPP/+8srOz9cILL0iSpk6dquHDh8vT09M6ahoYGJjvMufNm6chQ4aoadOmiomJ0enTp/X+++9ry5Yt2rNnj3x9fa19s7Ky1KlTJzVv3lyTJ0/Wpk2b9N5776lq1ap67rnnCrQNTzzxhCZMmKD4+Hi1a9dOkrRw4UK1b99eAQEBufqfPn1aDz74oCwWi6Kjo1W+fHmtXbtWUVFRSk1N1csvv6zatWvrjTfe0Lhx4/TMM8+oTZs2kqSWLVtal/P777+rS5cu6tevn5588sl890lWVpYefvhhbd68Wf369dNLL72kixcvauPGjdq/f7+qVq2qjRs3qn///mrfvr3eeecdSVJiYqK2bNmil156Kd9tX7lypSTpqaeeKtC+2rRpk7p06aIqVapowoQJunLlij788EO1atVKu3fvzhVc+/btq9q1a2vSpElavXq13nrrLfn5+emTTz5Ru3bt9M477+iLL77QqFGj1LRpUz300EM287/99tuyWCx69dVXdebMGU2dOlWRkZFKSEiQm5ubpD//QHP58mU999xzKleunLZv364PP/xQ//3vf7VkyRKb5V27dk2dOnVS69atNXnyZLm7u+e5nQXZn6dPn1bLli11+fJlvfjiiypXrpzmz5+vRx55REuXLtWjjz5qs8xJkybJwcFBo0aNUkpKit59910NGDBA27ZtK9C+BwAUgAEAQD7mzp1rSMrz5eLiYu23fv16Q5Lx9ddf28zftWtXo0qVKtb3165dM9LT0236XLhwwQgMDDSGDh1q0y7JGD9+vPX9oEGDjMqVK+eqcfz48caN/51dvnw5V79OnTrZ1GIYhlG3bl0jPDw8V9+4uDhDkhEXF2cYhmFkZGQYAQEBRr169YwrV65Y+61atcqQZIwbN86mTknGG2+8YbPMxo0bG02aNMm1rhuFh4cbdevWNQzDMMLCwoyoqCjDMP7cT87Ozsb8+fOt9S1ZssQ6X1RUlFGhQgXj3LlzNsvr16+f4ePjY90nO3bsMCQZc+fOzXPdkowZM2bkOe36fTVnzhxDkjFlypRcfbOzsw3DMIyXXnrJ8Pb2Nq5du3bL7b7eo48+akgyLly4UKD+jRo1MgICAozff//d2rZ3717DwcHBGDhwoLUt57vyzDPPWNuuXbtm3HfffYbFYjEmTZpkbb9w4YLh5uZmDBo0yNqWs98rVapkpKamWtsXL15sSDLef/99a1te38GYmBjDYrEYv/76q7Ut5/syevToXP1v/M4XZH++/PLLhiTj+++/t7ZdvHjRCA0NNUJCQoysrCybbaldu7bNMfn+++8bkox9+/bluw4AQOFwejkA4JY++ugjbdy40ea1du1a6/R27drJ399fsbGx1rYLFy5o48aN6tu3r7XN0dHROhKenZ2t8+fP69q1awoLC9Pu3buLrN6c0Ubpf6P04eHhOnz4sFJSUgq9vJ07d+rMmTN6/vnnba717tatm2rVqpXr1F1JevbZZ23et2nTRocPHy7Uep944gktX75cGRkZWrp0qRwdHXONVEqSYRhatmyZunfvLsMwdO7cOeurU6dOSklJKfD+dXFxyfNSgRstW7ZM/v7+Gj58eK5pOaf7+/r6Ki0tTRs3bizQunOkpqZKkry8vG7Z9+TJk0pISNDgwYPl5+dnbW/QoIE6dOigNWvW5Jrn6aeftv7b0dFRYWFhMgxDUVFR1nZfX1/VrFkzz89s4MCBNrX17t1bFSpUsFnX9d/BtLQ0nTt3Ti1btpRhGNqzZ0+uZRbkDIiC7M81a9aoWbNmat26tbXN09NTzzzzjI4ePaqff/7Zpv+QIUNszk7JOfuhsN9VAED+CN0AgFtq1qyZIiMjbV4RERHW6U5OTurVq5f+7//+T+np6ZKk5cuXKzMz0yZ0S9L8+fPVoEEDubq6qly5cipfvrxWr159W2E4P1u2bFFkZKT1+t7y5ctbr02+nfX8+uuvkqSaNWvmmlarVi3r9Byurq4qX768TVvZsmV14cKFQq23X79+SklJ0dq1a/XFF1/o4YcfzjOInj17Vn/88Yc+/fRTlS9f3uaVE6DPnDlToHVWqlSpQDdNS05OVs2aNeXklP+Vas8//7xq1KihLl266L777tPQoUO1bt26Wy7b29tbknTx4sVb9r3ZZ1O7dm2dO3dOaWlpNu3333+/zfucx5H5+/vnas/rM7vxcW4Wi0XVqlXT0aNHrW3Hjh2z/iEg57r+8PBwSbm/g05OTrrvvvtusaUF25+//vprvvsiZ/r1btwXZcuWlaRCf1cBAPkjdAMAikS/fv108eJF6wj44sWLVatWLTVs2NDa5/PPP9fgwYNVtWpVzZ49W+vWrdPGjRvVrl27Wz4a6cabpeW48eZkycnJat++vc6dO6cpU6Zo9erV2rhxo0aMGCFJxfIIJkdHxyJZToUKFdS2bVu99957+u677/TEE0/k2S9nm5588slcZyTkvFq1alWgdV4/QnunAgIClJCQoJUrV+qRRx5RXFycunTpokGDBt10vlq1akmS9u3bV2S1XC+vzye/z8wwjEIvPysrSx06dNDq1av16quvasWKFdq4caP1hnU3fgddXFzk4HDrX8lud3/eTFFuNwAgb9xIDQBQJB566CFVqFBBsbGxat26tb755ptcj3VaunSpqlSpouXLl9uE6PHjx99y+WXLltUff/yRq/3Gkbuvv/5a6enpWrlypc0oXl53SM8vyN+ocuXKkqSkpCTrTc1yJCUlWaeb4YknntDTTz8tX19fde3aNc8+5cuXl5eXl7KyshQZGXnT5RV0m2+latWq2rZtmzIzM2/6aCtnZ2d1795d3bt3V3Z2tp5//nl98sknGjt2bL7Pee/evbtiYmL0+eefW093zs/1n82NfvnlF/n7+8vDw6MQW3ZrBw8etHlvGIYOHTqkBg0aSPrzjwUHDhzQ/PnzNXDgQGu/wp5mn5db7c/KlSvnuy8kmfpdBQDkjZFuAECRcHBwUO/evfX111/rs88+07Vr13KdWp4zqnb9KNq2bdu0devWWy6/atWqSklJ0X/+8x9r28mTJ/XVV1/dch0pKSmaO3durmV6eHjkGeRvFBYWpoCAAM2YMcN6+rwkrV27VomJierWrdstl3G7evfurfHjx+vjjz/O97RvR0dH9erVS8uWLdP+/ftzTT979qz13zkBtCDbfTO9evXSuXPnNG3atFzTcvb977//btPu4OBgDabX78cbtWjRQp07d9asWbO0YsWKXNMzMjKsj6GrUKGCGjVqpPnz59ts0/79+7Vhw4Z8/1BxJxYsWGBz6vvSpUt18uRJdenSRVLe30HDMG75qLRbKcj+7Nq1q7Zv325zTKWlpenTTz9VSEiI6tSpc0c1AAAKj5FuAMAtrV271jpSdr2WLVuqSpUq1vd9+/bVhx9+qPHjx6t+/frW60hzPPzww1q+fLkeffRRdevWTUeOHNGMGTNUp04dXbp06aY19OvXT6+++qoeffRRvfjii7p8+bKmT5+uGjVq2NwkrGPHjtbRwL/85S+6dOmSZs6cqYCAAJ08edJmmU2aNNH06dP11ltvqVq1agoICMg1ki1JZcqU0TvvvKMhQ4YoPDxc/fv3tz4yLCQkxHrquhl8fHw0YcKEW/abNGmS4uLi1Lx5cw0bNkx16tTR+fPntXv3bm3atEnnz5+X9OcfL3x9fTVjxgx5eXnJw8NDzZs3V2hoaKHqGjhwoBYsWKCRI0dq+/btatOmjdLS0rRp0yY9//zz6tGjh55++mmdP39e7dq103333adff/1VH374oRo1apTru3GjBQsWqGPHjnrsscfUvXt3tW/fXh4eHjp48KAWLVqkkydPWp/V/c9//lNdunRRixYtFBUVZX1kWEH3XWH5+fmpdevWGjJkiE6fPq2pU6eqWrVqGjZsmKQ/T4+vWrWqRo0apRMnTsjb21vLli274+ukC7I/R48erS+//FJdunTRiy++KD8/P82fP19HjhzRsmXLCnQaOwCgiNnnpukAgJLgZo8MUx6PncrOzjaCg4MNScZbb72Va3nZ2dnGxIkTjcqVKxsuLi5G48aNjVWrVuX5ODDd8MgwwzCMDRs2GPXq1TOcnZ2NmjVrGp9//nmejwxbuXKl0aBBA8PV1dUICQkx3nnnHesjro4cOWLtd+rUKaNbt26Gl5eXIcn6SKwbHxmWIzY21mjcuLHh4uJi+Pn5GQMGDDD++9//2vQZNGiQ4eHhkWvb86ozL9c/Miw/eT0yzDAM4/Tp08YLL7xgBAcHG2XKlDGCgoKM9u3bG59++qlNv//7v/8z6tSpYzg5Odl8jjdb942PDDOMPx+L9fe//90IDQ21rq93795GcnKyYRiGsXTpUqNjx45GQECA4ezsbNx///3GX/7yF+PkyZO33A85y588ebLRtGlTw9PT03B2djaqV69uDB8+3Dh06JBN302bNhmtWrUy3NzcDG9vb6N79+7Gzz//bNMn5zM4e/asTXt+n9mN+yNnv3/55ZfGmDFjjICAAMPNzc3o1q2bzWPADMMwfv75ZyMyMtLw9PQ0/P39jWHDhhl79+7Nddzkt+6cadcfFwXdn8nJyUbv3r0NX19fw9XV1WjWrJmxatUqmz75fYeOHDmS7yPlAAC3x2IY3CkDAADgVuLj4xUREaElS5aod+/e9i4HAFBCcI4RAAAAAAAmIXQDAAAAAGASQjcAAAAAACbhmm4AAAAAAEzCSDcAAAAAACYhdAMAAAAAYBInexdQ3LKzs/Xbb7/Jy8tLFovF3uUAAAAAAEogwzB08eJFVaxYUQ4O+Y9n33Oh+7ffflNwcLC9ywAAAAAAlALHjx/Xfffdl+/0ey50e3l5Sfpzx3h7e9u5GgAAAABASZSamqrg4GBrxszPPRe6c04p9/b2JnQDAAAAAO7IrS5b5kZqAAAAAACYhNANAAAAAIBJCN0AAAAAAJjknrumu6CysrKUmZlp7zJQRJydnW96G38AAAAAMAOh+waGYejUqVP6448/7F0KipCDg4NCQ0Pl7Oxs71IAAAAA3EMI3TfICdwBAQFyd3e/5Z3ocPfLzs7Wb7/9ppMnT+r+++/nMwUAAABQbAjd18nKyrIG7nLlytm7HBSh8uXL67ffftO1a9dUpkwZe5cDAAAA4B7BRa7XybmG293d3c6VoKjlnFaelZVl50oAAAAA3EsI3Xng9OPSh88UAAAAgD0QugEAAAAAMAmhGwAAAAAAk3AjtQIKGb26WNd3dFK3QvUfPHiw5s+fb33v5+enpk2b6t1331WDBg1uOf+6devUpUsXnTx5UkFBQdb2ChUqyMXFRUePHv1fbUePKjQ0VJs2bVL79u0LVScAAAAA3EsY6S5FOnfurJMnT+rkyZPavHmznJyc9PDDDxdo3tatW8vJyUnx8fHWtsTERF25ckUXLlywCd1xcXFycXFRq1atingLAAAAAKB0IXSXIi4uLgoKClJQUJAaNWqk0aNH6/jx4zp79qwkad++fWrXrp3c3NxUrlw5PfPMM7p06ZIkydPTU02bNrUJ3fHx8WrdurVatWqVq/3BBx+Uq6trcW4eAAAAAJQ4hO5S6tKlS/r8889VrVo1lStXTmlpaerUqZPKli2rHTt2aMmSJdq0aZOio6Ot80RERCguLs76Pi4uTm3btlV4eLhNe3x8vCIiIop1ewAAAACgJCJ0lyKrVq2Sp6enPD095eXlpZUrVyo2NlYODg5auHChrl69qgULFqhevXpq166dpk2bps8++0ynT5+W9GfoPnDggE6ePClJ+vbbbxUeHq6HHnpI3377rSTp8OHDOnbsGKEbAAAAAAqA0F2KREREKCEhQQkJCdq+fbs6deqkLl266Ndff1ViYqIaNmwoDw8Pa/9WrVopOztbSUlJkqSWLVvK2dlZ8fHx+vnnn3XlyhU98MADCgsL09mzZ3XkyBHFx8fLzc1NDz74oL02EwAAAABKDO5eXop4eHioWrVq1vezZs2Sj4+PZs6cWaD53d3d1axZM8XFxen8+fNq3bq1HB0d5ejoqJYtWyouLk5xcXFq1aqVnJ2dzdoMAAAAACg1GOkuxSwWixwcHHTlyhXVrl1be/fuVVpamnX6li1b5ODgoJo1a1rbIiIiFB8fr/j4eLVt29ba/tBDDyk+Pl7ffvstp5YDAAAAQAERukuR9PR0nTp1SqdOnVJiYqKGDx+uS5cuqXv37howYIBcXV01aNAg7d+/X3FxcRo+fLieeuopBQYGWpcRERGhgwcPav369QoPD7e2h4eHa8WKFTp+/DihGwAAAAAKiNPLS5F169apQoUKkiQvLy/VqlVLS5YssY5Yr1+/Xi+99JKaNm0qd3d39erVS1OmTLFZRosWLeTi4iLDMNSkSRNre/PmzZWZmWl9tBgAAAAA4NYshmEY9i6iOKWmpsrHx0cpKSny9va2mXb16lUdOXJEoaGhPIO6lCkNn63ldYu9SygUY/w99aMFAAAA95ibZcvrcXo5AAAAAAAmIXQDAAAAAGASQjcAAAAAACYhdAMAAAAAYBJCNwAAAAAAJiF0AwAAAABgEkI3AAAAAAAmIXQDAAAAAGASQjcAAAAAACYhdOOOtW3bVi+//LK9ywAAAACAu46TvQsoMSb4FPP6UgrcdcaMGXrllVd04cIFOTn9+ZFeunRJZcuWVatWrRQfH2/tGx8fr4iICB06dEhVq1Yt6qqVmZmpf/zjH1qzZo0OHz4sHx8fRUZGatKkSapYsaJOnz6t++67T5999pn69euXa/6oqCjt2bNHu3fvLvLaAAAAAKC4MdJdCkREROjSpUvauXOnte37779XUFCQtm3bpqtXr1rb4+LidP/99xc6cBuGoWvXrt2y3+XLl7V7926NHTtWu3fv1vLly5WUlKRHHnlEkhQYGKhu3bppzpw5ueZNS0vT4sWLFRUVVajaAAAAAOBuReguBWrWrKkKFSrkGtHu0aOHQkND9e9//9umPSIiQunp6XrxxRcVEBAgV1dXtW7dWjt27LDpZ7FYtHbtWjVp0kQuLi764YcflJaWpoEDB8rT01MVKlTQe++9Z1OLj4+PNm7cqMcff1w1a9bUgw8+qGnTpmnXrl06duyYpD9Hszdv3mx9n2PJkiW6du2aBgwYoOzsbMXExCg0NFRubm5q2LChli5datP/p59+0sMPPyxvb295eXmpTZs2Sk5OLqrdCgAAAAB3jNBdSkRERCguLs76Pi4uTm3btlV4eLi1/cqVK9q2bZsiIiL0t7/9TcuWLdP8+fO1e/duVatWTZ06ddL58+dtljt69GhNmjRJiYmJatCggV555RV9++23+r//+z9t2LBB8fHxtzwVPCUlRRaLRb6+vpKkrl27KjAwUPPmzbPpN3fuXD322GPy9fVVTEyMFixYoBkzZuinn37SiBEj9OSTT+rbb7+VJJ04cUIPPfSQXFxc9M0332jXrl0aOnRogUbjAQAAAKC4cE13KREREaGXX35Z165d05UrV7Rnzx6Fh4crMzNTM2bMkCRt3bpV6enpatu2rYYNG6Z58+apS5cukqSZM2dq48aNmj17tl555RXrct944w116NBB0p/Xic+ePVuff/652rdvL0maP3++7rvvvnzrunr1ql599VX1799f3t7ekiRHR0cNGjRI8+bN09ixY2WxWJScnKzvv/9eGzduVHp6uiZOnKhNmzapRYsWkqQqVarohx9+0CeffKLw8HB99NFH8vHx0aJFi1SmTBlJUo0aNYp4rwIAAADAnWGku5Ro27at0tLStGPHDn3//feqUaOGypcvr/DwcOt13fHx8apSpYpSUlKUmZmpVq1aWecvU6aMmjVrpsTERJvlhoWFWf+dnJysjIwMNW/e3Nrm5+enmjVr5llTZmamHn/8cRmGoenTp9tMGzp0qI4cOWIdhZ87d65CQkLUrl07HTp0SJcvX1aHDh3k6elpfS1YsMB6+nhCQoLatGljDdwAAAAAcDdipLuUqFatmu677z7FxcXpwoULCg8PlyRVrFhRwcHB+vHHHxUXF6d27doVarkeHh63VU9O4P7111/1zTffWEe5c1SvXl1t2rTR3Llz1bZtWy1YsEDDhg2TxWLRpUuXJEmrV69WpUqVbOZzcXGRJLm5ud1WXQAAAABQnBjpLkUiIiIUHx+v+Ph4tW3b1tr+0EMPae3atdq+fbsiIiJUtWpVOTs7a8uWLdY+mZmZ2rFjh+rUqZPv8qtWraoyZcpo27Zt1rYLFy7owIEDNv1yAvfBgwe1adMmlStXLs/lRUVFadmyZVq2bJlOnDihwYMHS5Lq1KkjFxcXHTt2TNWqVbN5BQcHS5IaNGig77//XpmZmYXdTQAAAABQbAjdpUhERIR++OEHJSQkWEe6JSk8PFyffPKJMjIyFBERIQ8PDz333HN65ZVXtG7dOv38888aNmyYLl++fNPHdXl6eioqKkqvvPKKvvnmG+3fv1+DBw+Wg8P/vkaZmZnq3bu3du7cqS+++EJZWVk6deqUTp06pYyMDJvl9enTR2XKlNFf/vIXdezY0Rqovby8NGrUKI0YMULz589XcnKydu/erQ8//FDz58+XJEVHRys1NVX9+vXTzp07dfDgQX322WdKSkoqyl0KAAAAAHeE08tLkYiICF25ckW1atVSYGCgtT08PFwXL160PlpMkiZNmqTs7Gw99dRTunjxosLCwrR+/XqVLVv2puv45z//qUuXLql79+7y8vLSX//6V6WkpFinnzhxQitXrpQkNWrUyGbenDuq53B3d1e/fv306aefaujQoTZ933zzTZUvX14xMTE6fPiwfH199cADD+i1116TJJUrV07ffPONXnnlFYWHh8vR0VGNGjWyuU4dAAAAAOzNYhiGYe8iilNqaqp8fHyUkpKS6zrjq1ev6siRIwoNDZWrq6udKoQZSsNna3ndYu8SCsUYf0/9aAEAAMA95mbZ8nqcXg4AAAAAgEkI3QAAAAAAmITQDQAAAACASQjdAAAAAACYhNANAAAAAIBJCN0AAAAAAJiE0A0AAAAAgEkI3QAAAAAAmITQDQAAAACASQjd9xiLxaIVK1bYuwwAAAAAuCcQugvKYine1204deqUXnrpJVWrVk2urq4KDAxUq1atNH36dF2+fLnQyxs+fLhq166d57Rjx47J0dFRK1euvK1aAQAAAOBeQOguJQ4fPqzGjRtrw4YNmjhxovbs2aOtW7fqb3/7m1atWqVNmzYVeplRUVH65Zdf9OOPP+aaNm/ePAUEBKhr165FUT4AAAAAlEqE7lLi+eefl5OTk3bu3KnHH39ctWvXVpUqVdSjRw+tXr1a3bt3z3O+ffv2qV27dnJzc1O5cuX0zDPP6NKlS5KkRo0a6YEHHtCcOXNs5jEMQ/PmzdOgQYPk5OSk/fv3q0uXLvL09FRgYKCeeuopnTt3zvRtBgAAAIC7HaG7FPj999+1YcMGvfDCC/Lw8MizjyWPU9bT0tLUqVMnlS1bVjt27NCSJUu0adMmRUdHW/tERUVp8eLFSktLs7bFx8fryJEjGjp0qP744w+1a9dOjRs31s6dO7Vu3TqdPn1ajz/+eNFvKAAAAACUMITuUuDQoUMyDEM1a9a0aff395enp6c8PT316quv5ppv4cKFunr1qhYsWKB69eqpXbt2mjZtmj777DOdPn1akvTEE08oMzNTS5Yssc43d+5ctW7dWjVq1NC0adPUuHFjTZw4UbVq1VLjxo01Z84cxcXF6cCBA+ZuOAAAAADc5Qjdpdj27duVkJCgunXrKj09Pdf0xMRENWzY0GZ0vFWrVsrOzlZSUpIkydfXV4899pj1FPPU1FQtW7ZMUVFRkqS9e/cqLi7OGu49PT1Vq1YtSVJycrLZmwgAAAAAdzUnexeAO1etWjVZLBZrUM5RpUoVSZKbm9sdLT8qKkrt27fXoUOHFBcXJ0dHR/Xp00eSdOnSJXXv3l3vvPNOrvkqVKhwR+sFAAAAgJKOke5SoFy5curQoYOmTZtmc+31rdSuXVt79+61mWfLli1ycHCwOVU9IiJCoaGhmjt3rubOnat+/fpZR8cfeOAB/fTTTwoJCVG1atVsXvldXw4AAAAA9wpCdynx8ccf69q1awoLC1NsbKwSExOVlJSkzz//XL/88oscHR1zzTNgwAC5urpq0KBB2r9/v+Li4jR8+HA99dRTCgwMtPazWCwaOnSopk+frq1bt1pPLZekF154QefPn1f//v21Y8cOJScna/369RoyZIiysrKKZdsBAAAA4G5l99D90UcfKSQkRK6urmrevLm2b99+0/5Tp05VzZo15ebmpuDgYI0YMUJXr14tpmrvXlWrVtWePXsUGRmpMWPGqGHDhgoLC9OHH36oUaNG6c0338w1j7u7u9avX6/z58+radOm6t27t9q3b69p06bl6jt48GClpKSobt26at68ubW9YsWK2rJli7KystSxY0fVr19fL7/8snx9feXgYPevFwAAAADYlcUwDMNeK4+NjdXAgQM1Y8YMNW/eXFOnTtWSJUuUlJSkgICAXP0XLlyooUOHas6cOWrZsqUOHDigwYMHq1+/fpoyZUqB1pmamiofHx+lpKTI29vbZtrVq1d15MgRhYaGytXVtUi2EXeH0vDZWl7P/di3u5kx3m4/WgAAAADT3SxbXs+uQ5FTpkzRsGHDNGTIENWpU0czZsyQu7u79U7ZN/rxxx/VqlUrPfHEEwoJCVHHjh3Vv3//W46OAwAAAABgD3YL3RkZGdq1a5ciIyP/V4yDgyIjI7V169Y852nZsqV27dplDdmHDx/WmjVr1LVr13zXk56ertTUVJsXAAAAAADFwW6PDDt37pyysrJsbtglSYGBgfrll1/ynOeJJ57QuXPn1Lp1axmGoWvXrunZZ5/Va6+9lu96YmJi9Prrrxdp7QAAAAAAFESJutNVfHy8Jk6cqI8//li7d+/W8uXLtXr16jxvEpZjzJgxSklJsb6OHz9ejBUDAAAAAO5ldhvp9vf3l6Ojo06fPm3Tfvr0aQUFBeU5z9ixY/XUU0/p6aefliTVr19faWlpeuaZZ/T3v/89z7tlu7i4yMXFpeg3AAAAAACAW7DbSLezs7OaNGmizZs3W9uys7O1efNmtWjRIs95Ll++nCtY5zx/2o43YQcAAAAAIE92G+mWpJEjR2rQoEEKCwtTs2bNNHXqVKWlpWnIkCGSpIEDB6pSpUqKiYmRJHXv3l1TpkxR48aN1bx5cx06dEhjx45V9+7dreEbAAAAAIC7hV1Dd9++fXX27FmNGzdOp06dUqNGjbRu3TrrzdWOHTtmM7L9j3/8QxaLRf/4xz904sQJlS9fXt27d9fbb79tr00AAAAAACBfFuMeOy/7Zg8wv3r1qo4cOaLQ0FC5urraqUKYoTR8tpbXLfYuoVCM8ffUjxYAAADcY26WLa9Xou5eDgAAAABASWLX08tLkuIeZSzMKKHFcvPaxo8fr8GDBys0NDTXtAEDBujzzz/Pc774+HhFRETowoUL8vX1tb7PWaeXl5eqVKmiDh06aMSIEapQoYJ13gkTJuT5fPSNGzcqMjKywNsGAAAAACUZobsUOHnypPXfsbGxGjdunJKSkqxtnp6eOnfunCRp06ZNqlu3rnWam5tbodeXlJQkb29vpaamavfu3Xr33Xc1e/ZsxcfHq379+tZ+devW1aZNm2zm9fPzK/T6AAAAAKCkInSXAtc/19zHx0cWiyXXs85zQne5cuXyfQ56QQUEBMjX11dBQUGqUaOGevToocaNG+u5557TDz/8YO3n5OR0x+sCAAAAgJKMa7pxx9zc3PTss89qy5YtOnPmjL3LAQAAAIC7BqH7HtOyZUt5enpaX3v27CmS5daqVUuSdPToUWvbvn37bNbVrFmzIlkXAAAAAJQUnF5+j4mNjVXt2rWt74ODgyX9ef31r7/+Kklq06aN1q5dW6jl5jx57vqbutWsWVMrV660vndxcbntugEAAACgJCJ032OCg4NVrVq1XO1r1qxRZmampNu7uVpiYqIkKSQkxNrm7Oyc57oAAAAA4F5B6IYkqXLlyrc975UrV/Tpp5/qoYceUvny5YuwKgAAAAAo2QjdKLQzZ87o6tWrunjxonbt2qV3331X586d0/Lly+1dGgAAAADcVQjdKLSaNWvKYrHI09NTVapUUceOHTVy5EgeDwYAAAAAN7AYOXfAukekpqbKx8dHKSkp8vb2tpl29epVHTlyRKGhoXJ1dbVThTBDafhsLa9bbt3pLmKMv6d+tAAAAOAec7NseT1GugEAuAF/5AKKB8caUHw43uyH53QDAAAAAGASQjcAAAAAACYhdAMAAAAAYBJCdx7usXvL3RP4TAEAAADYA6H7OmXKlJEkXb582c6VoKhlZGRIkhwdHe1cCQAAAIB7CXcvv46jo6N8fX115swZSZK7u7sslpJ1lz/klp2drbNnz8rd3V1OTnzlAQAAABQfEsgNgoKCJMkavFE6ODg46P777+ePKAAAAACKFaH7BhaLRRUqVFBAQIAyMzPtXQ6KiLOzsxwcuJoCAAAAQPEidOfD0dGR638BAAAAAHeEoT8AAAAAAExC6AYAAAAAwCSEbgAAAAAATELoBgAAAADAJIRuAAAAAABMQugGAAAAAMAkhG4AAAAAAExC6AYAAAAAwCSEbgAAAAAATELoBgAAAADAJIRuAAAAAABMQugGAAAAAMAkhG4AAAAAAExC6AYAAAAAwCSEbgAAAAAATELoBgAAAADAJIRuAAAAAABMQugGAAAAAMAkhG4AAAAAAExC6AYAAAAAwCSEbgAAAAAATELoBgAAAADAJIRuAAAAAABMQugGAAAAAMAkhG4AAAAAAExC6AYAAAAAwCSEbgAAAAAATELoBgAAAADAJIRuAAAAAABMQugGAAAAAMAkhG4AAAAAAExC6AYAAAAAwCSEbgAAAAAATELoBgAAAADAJIRuAAAAAABMQugGAAAAAMAkhG4AAAAAAExC6AYAAAAAwCSEbgAAAAAATELoBgAAAADAJIRuAAAAAABMQugGAAAAAMAkhG4AAAAAAExC6AYAAAAAwCSEbgAAAAAATELoBgAAAADAJIRuAAAAAABMQugGAAAAAMAkhG4AAAAAAExC6AYAAAAAwCSEbgAAAAAATELoBgAAAADAJIRuAAAAAABMQugGAAAAAMAkTvYuAKXIBB97V1A4E1LsXQEAAACAUo6RbgAAAAAATELoBgAAAADAJIRuAAAAAABMQugGAAAAAMAkhG4AAAAAAExC6AYAAAAAwCSEbgAAAAAATELoBgAAAADAJIRuAAAAAABMQugGAAAAAMAkhG4AAAAAAExC6AYAAAAAwCSEbgAAAAAATELoBgAAAADAJIRuAAAAAABMQugGAAAAAMAkhG4AAAAAAExC6AYAAAAAwCSEbgAAAAAATELoBgAAAADAJIRuAAAAAABMYvfQ/dFHHykkJESurq5q3ry5tm/fftP+f/zxh1544QVVqFBBLi4uqlGjhtasWVNM1QIAAAAAUHBO9lx5bGysRo4cqRkzZqh58+aaOnWqOnXqpKSkJAUEBOTqn5GRoQ4dOiggIEBLly5VpUqV9Ouvv8rX17f4iwcAAAAA4BbsGrqnTJmiYcOGaciQIZKkGTNmaPXq1ZozZ45Gjx6dq/+cOXN0/vx5/fjjjypTpowkKSQkpDhLBgAAAACgwOx2enlGRoZ27dqlyMjI/xXj4KDIyEht3bo1z3lWrlypFi1a6IUXXlBgYKDq1auniRMnKisrK9/1pKenKzU11eYFAAAAAEBxsFvoPnfunLKyshQYGGjTHhgYqFOnTuU5z+HDh7V06VJlZWVpzZo1Gjt2rN577z299dZb+a4nJiZGPj4+1ldwcHCRbgcAAAAAAPmx+43UCiM7O1sBAQH69NNP1aRJE/Xt21d///vfNWPGjHznGTNmjFJSUqyv48ePF2PFAAAAAIB7md2u6fb395ejo6NOnz5t03769GkFBQXlOU+FChVUpkwZOTo6Wttq166tU6dOKSMjQ87OzrnmcXFxkYuLS9EWDwAAAABAAdhtpNvZ2VlNmjTR5s2brW3Z2dnavHmzWrRokec8rVq10qFDh5SdnW1tO3DggCpUqJBn4AYAAAAAwJ7senr5yJEjNXPmTM2fP1+JiYl67rnnlJaWZr2b+cCBAzVmzBhr/+eee07nz5/XSy+9pAMHDmj16tWaOHGiXnjhBXttAgAAAAAA+bLrI8P69u2rs2fPaty4cTp16pQaNWqkdevWWW+uduzYMTk4/O/vAsHBwVq/fr1GjBihBg0aqFKlSnrppZf06quv2msTAAAAAADIl11DtyRFR0crOjo6z2nx8fG52lq0aKF///vfJlcFAAAAAMCdK1F3LwcAAAAAoCQhdAMAAAAAYBJCNwAAAAAAJiF0AwAAAABgEkI3AAAAAAAmIXQDAAAAAGASQjcAAAAAACYhdAMAAAAAYBJCNwAAAAAAJiF0AwAAAABgEkI3AAAAAAAmIXQDAAAAAGASQjcAAAAAACYhdAMAAAAAYBJCNwAAAAAAJiF0AwAAAABgEkI3AAAAAAAmIXQDAAAAAGASQjcAAAAAACYhdAMAAAAAYBInexcAALgNE3zsXUHhTEixdwUAAAB2wUg3AAAAAAAmIXQDAAAAAGASQjcAAAAAACYhdAMAAAAAYBJCNwAAAAAAJiF0AwAAAABgEkI3AAAAAAAmIXQDAAAAAGASQjcAAAAAACYhdAMAAAAAYBJCNwAAAAAAJiF0AwAAAABgEkI3AAAAAAAmIXQDAAAAAGASQjcAAAAAACYhdAMAAAAAYBJCNwAAAAAAJnGydwEAAAAAoAk+9q6gcCak2LsClBCMdAMAAAAAYBJCNwAAAAAAJiF0AwAAAABgEkI3AAAAAAAmIXQDAAAAAGASQjcAAAAAACYhdAMAAAAAYBJCNwAAAAAAJimS0J2amqoVK1YoMTGxKBYHAAAAAECp4HQ7Mz3++ON66KGHFB0drStXrigsLExHjx6VYRhatGiRevXqVdR1AgAA2McEH3tXUDgTUuxdAQDgOrc10v3dd9+pTZs2kqSvvvpKhmHojz/+0AcffKC33nqrSAsEAAAAAKCkuq3QnZKSIj8/P0nSunXr1KtXL7m7u6tbt246ePBgkRYIAAAAAEBJdVuhOzg4WFu3blVaWprWrVunjh07SpIuXLggV1fXIi0QAAAAAICS6rau6X755Zc1YMAAeXp66v7771fbtm0l/Xnaef369YuyPgAAAAAASqzbCt3PP/+8mjVrpuPHj6tDhw5ycPhzwLxKlSpc0w0AAAAAwP93W6FbksLCwtSgQQMdOXJEVatWlZOTk7p161aUtQEAAAAAUKLd1jXdly9fVlRUlNzd3VW3bl0dO3ZMkjR8+HBNmjSpSAsEAAAAAKCkuq3QPWbMGO3du1fx8fE2N06LjIxUbGxskRUHAAAAAEBJdlunl69YsUKxsbF68MEHZbFYrO1169ZVcnJykRUHAAAAAEBJdlsj3WfPnlVAQECu9rS0NJsQDgAAAADAvey2QndYWJhWr15tfZ8TtGfNmqUWLVoUTWUAAAAAAJRwt3V6+cSJE9WlSxf9/PPPunbtmt5//339/PPP+vHHH/Xtt98WdY0AAAAAAJRItzXS3bp1a+3du1fXrl1T/fr1tWHDBgUEBGjr1q1q0qRJUdcIAAAAAECJVOiR7szMTP3lL3/R2LFjNXPmTDNqAgAAAACgVCj0SHeZMmW0bNkyM2oBAAAAAKBUua3Ty3v27KkVK1YUcSkAAAAAAJQut3UjterVq+uNN97Qli1b1KRJE3l4eNhMf/HFF4ukOAAAAAAASrLbCt2zZ8+Wr6+vdu3apV27dtlMs1gshG4AAAAAAHSbofvIkSNFXQcAAAAAAKXObV3TfT3DMGQYRlHUAgAAAABAqXLboXvBggWqX7++3Nzc5ObmpgYNGuizzz4rytoAAAAAACjRbuv08ilTpmjs2LGKjo5Wq1atJEk//PCDnn32WZ07d04jRowo0iIBAAAAACiJbit0f/jhh5o+fboGDhxobXvkkUdUt25dTZgwgdANAAAAAIBu8/TykydPqmXLlrnaW7ZsqZMnT95xUQAAAAAAlAa3FbqrVaumxYsX52qPjY1V9erV77goAAAAAABKg9s6vfz1119X37599d1331mv6d6yZYs2b96cZxgHAAAAAOBedFsj3b169dK2bdvk7++vFStWaMWKFfL399f27dv16KOPFnWNAAAAAACUSLc10i1JTZo00eeff16UtQAAAAAAUKrc1kj3mjVrtH79+lzt69ev19q1a++4KAAAAAAASoPbCt2jR49WVlZWrnbDMDR69Og7LgoAAAAAgNLgtkL3wYMHVadOnVzttWrV0qFDh+64KAAAAAAASoPbCt0+Pj46fPhwrvZDhw7Jw8PjjosCAAAAAKA0uK3Q3aNHD7388stKTk62th06dEh//etf9cgjjxRZcQAAAAAAlGS3FbrfffddeXh4qFatWgoNDVVoaKhq1aqlcuXKafLkyUVdIwAAAAAAJdJtPTLMx8dHP/74ozZu3Ki9e/fKzc1NDRs2VJs2bYq6PgAAAAAASqxCjXRv3bpVq1atkiRZLBZ17NhRAQEBmjx5snr16qVnnnlG6enpphQKAAAAAEBJU6jQ/cYbb+inn36yvt+3b5+GDRumDh06aPTo0fr6668VExNT5EUCAAAAAFASFSp0JyQkqH379tb3ixYtUrNmzTRz5kyNHDlSH3zwgRYvXlzkRQIAAAAAUBIVKnRfuHBBgYGB1vfffvutunTpYn3ftGlTHT9+vOiqAwAAAACgBCtU6A4MDNSRI0ckSRkZGdq9e7cefPBB6/SLFy+qTJkyRVshAAAAAAAlVKFCd9euXTV69Gh9//33GjNmjNzd3W3uWP6f//xHVatWLfIiAQAAAAAoiQr1yLA333xTjz32mMLDw+Xp6an58+fL2dnZOn3OnDnq2LFjkRcJAAAAAEBJVKjQ7e/vr++++04pKSny9PSUo6OjzfQlS5bI09OzSAsEAAAAAKCkKlTozuHj45Nnu5+f3x0VAwAAAABAaVKoa7oBAAAAAEDBEboBAAAAADAJoRsAAAAAAJMQugEAAAAAMMldEbo/+ugjhYSEyNXVVc2bN9f27dsLNN+iRYtksVjUs2dPcwsEAAAAAOA22D10x8bGauTIkRo/frx2796thg0bqlOnTjpz5sxN5zt69KhGjRqlNm3aFFOlAAAAAAAUjt1D95QpUzRs2DANGTJEderU0YwZM+Tu7q45c+bkO09WVpYGDBig119/XVWqVCnGagEAAAAAKDi7hu6MjAzt2rVLkZGR1jYHBwdFRkZq69at+c73xhtvKCAgQFFRUcVRJgAAAAAAt8XJnis/d+6csrKyFBgYaNMeGBioX375Jc95fvjhB82ePVsJCQkFWkd6errS09Ot71NTU2+7XgAAAAAACsPup5cXxsWLF/XUU09p5syZ8vf3L9A8MTEx8vHxsb6Cg4NNrhIAAAAAgD/ZdaTb399fjo6OOn36tE376dOnFRQUlKt/cnKyjh49qu7du1vbsrOzJUlOTk5KSkpS1apVbeYZM2aMRo4caX2fmppK8AYAAAAAFAu7hm5nZ2c1adJEmzdvtj72Kzs7W5s3b1Z0dHSu/rVq1dK+ffts2v7xj3/o4sWLev/99/MM0y4uLnJxcTGlfgAAAAAAbsauoVuSRo4cqUGDBiksLEzNmjXT1KlTlZaWpiFDhkiSBg4cqEqVKikmJkaurq6qV6+ezfy+vr6SlKsdAAAAAAB7s3vo7tu3r86ePatx48bp1KlTatSokdatW2e9udqxY8fk4FCiLj0HAAAAAEDSXRC6JSk6OjrP08klKT4+/qbzzps3r+gLAgAAAACgCDCEDAAAAACASQjdAAAAAACYhNANAAAAAIBJCN0AAAAAAJiE0A0AAAAAgEkI3QAAAAAAmITQDQAAAACASQjdAAAAAACYhNANAAAAAIBJCN0AAAAAAJiE0A0AAAAAgEkI3QAAAAAAmITQDQAAAACASQjdAAAAAACYhNANAAAAAIBJCN0AAAAAAJiE0A0AAAAAgEkI3QAAAAAAmITQDQAAAACASQjdAAAAAACYhNANAAAAAIBJCN0AAAAAAJiE0A0AAAAAgEkI3QAAAAAAmITQDQAAAACASQjdAAAAAACYhNANAAAAAIBJCN0AAAAAAJiE0A0AAAAAgEkI3QAAAAAAmITQDQAAAACASQjdAAAAAACYhNANAAAAAIBJCN0AAAAAAJiE0A0AAAAAgEkI3QAAAAAAmITQDQAAAACASQjdAAAAAACYhNANAAAAAIBJCN0AAAAAAJiE0A0AAAAAgEkI3QAAAAAAmITQDQAAAACASQjdAAAAAACYhNANAAAAAIBJCN0AAAAAAJiE0A0AAAAAgEkI3QAAAAAAmITQDQAAAACASQjdAAAAAACYhNANAAAAAIBJCN0AAAAAAJiE0A0AAAAAgEkI3QAAAAAAmITQDQAAAACASQjdAAAAAACYhNANAAAAAIBJCN0AAAAAAJiE0A0AAAAAgEkI3QAAAAAAmITQDQAAAACASQjdAAAAAACYhNANAAAAAIBJCN0AAAAAAJiE0A0AAAAAgEkI3QAAAAAAmITQDQAAAACASQjdAAAAAACYhNANAAAAAIBJCN0AAAAAAJiE0A0AAAAAgEkI3QAAAAAAmITQDQAAAACASQjdAAAAAACYhNANAAAAAIBJCN0AAAAAAJiE0A0AAAAAgEkI3QAAAAAAmITQDQAAAACASQjdAAAAAACYhNANAAAAAIBJCN0AAAAAAJiE0A0AAAAAgEkI3QAAAAAAmITQDQAAAACASQjdAAAAAACYhNANAAAAAIBJCN0AAAAAAJiE0A0AAAAAgEkI3QAAAAAAmITQDQAAAACASQjdAAAAAACYhNANAAAAAIBJCN0AAAAAAJiE0A0AAAAAgEkI3QAAAAAAmITQDQAAAACASQjdAAAAAACY5K4I3R999JFCQkLk6uqq5s2ba/v27fn2nTlzptq0aaOyZcuqbNmyioyMvGl/AAAAAADsxe6hOzY2ViNHjtT48eO1e/duNWzYUJ06ddKZM2fy7B8fH6/+/fsrLi5OW7duVXBwsDp27KgTJ04Uc+UAAAAAANyc3UP3lClTNGzYMA0ZMkR16tTRjBkz5O7urjlz5uTZ/4svvtDzzz+vRo0aqVatWpo1a5ays7O1efPmYq4cAAAAAICbs2vozsjI0K5duxQZGWltc3BwUGRkpLZu3VqgZVy+fFmZmZny8/Mzq0wAAAAAAG6Lkz1Xfu7cOWVlZSkwMNCmPTAwUL/88kuBlvHqq6+qYsWKNsH9eunp6UpPT7e+T01Nvf2CAQAAAAAoBLufXn4nJk2apEWLFumrr76Sq6trnn1iYmLk4+NjfQUHBxdzlQAAAACAe5VdQ7e/v78cHR11+vRpm/bTp08rKCjopvNOnjxZkyZN0oYNG9SgQYN8+40ZM0YpKSnW1/Hjx4ukdgAAAAAAbsWuodvZ2VlNmjSxuQlazk3RWrRoke987777rt58802tW7dOYWFhN12Hi4uLvL29bV4AAAAAABQHu17TLUkjR47UoEGDFBYWpmbNmmnq1KlKS0vTkCFDJEkDBw5UpUqVFBMTI0l65513NG7cOC1cuFAhISE6deqUJMnT01Oenp522w4AAAAAAG5k99Ddt29fnT17VuPGjdOpU6fUqFEjrVu3znpztWPHjsnB4X8D8tOnT1dGRoZ69+5ts5zx48drwoQJxVk6AAAAAAA3ZffQLUnR0dGKjo7Oc1p8fLzN+6NHj5pfEAAAAAAARaBE370cAAAAAIC7GaEbAAAAAACTELoBAAAAADAJoRsAAAAAAJMQugEAAAAAMAmhGwAAAAAAkxC6AQAAAAAwCaEbAAAAAACTELoBAAAAADAJoRsAAAAAAJMQugEAAAAAMAmhGwAAAAAAkxC6AQAAAAAwCaEbAAAAAACTELoBAAAAADAJoRsAAAAAAJMQugEAAAAAMAmhGwAAAAAAkxC6AQAAAAAwCaEbAAAAAACTELoBAAAAADAJoRsAAAAAAJMQugEAAAAAMAmhGwAAAAAAkxC6AQAAAAAwCaEbAAAAAACTELoBAAAAADAJoRsAAAAAAJMQugEAAAAAMAmhGwAAAAAAkxC6AQAAAAAwCaEbAAAAAACTELoBAAAAADAJoRsAAAAAAJMQugEAAAAAMAmhGwAAAAAAkxC6AQAAAAAwCaEbAAAAAACTELoBAAAAADCJk70LQP5CRq+2dwmFctTV3hUAAAAAwN2FkW4AAAAAAExC6AYAAAAAwCSEbgAAAAAATELoBgAAAADAJIRuAAAAAABMQugGAAAAAMAkhG4AAAAAAExC6AYAAAAAwCRO9i4AAO4GIaNX27uEQjnqau8KgNvH8QYUD4414O7ASDcAAAAAACYhdAMAAAAAYBJCNwAAAAAAJiF0AwAAAABgEkI3AAAAAAAmIXQDAAAAAGASQjcAAAAAACYhdAMAAAAAYBJCNwAAAAAAJiF0AwAAAABgEkI3AAAAAAAmIXQDAAAAAGASQjcAAAAAACYhdAMAAAAAYBJCNwAAAAAAJiF0AwAAAABgEkI3AAAAAAAmIXQDAAAAAGASQjcAAAAAACYhdAMAAAAAYBJCNwAAAAAAJiF0AwAAAABgEkI37l0WS8l6AQAAAChxCN0AAAAAAJiE0A0AAAAAgEkI3QAAAAAAmITQDQAAAACASQjdAAAAAACYhNANAAAAAIBJCN0AAPPZ+5F7PKIP9xJ7Hz8ca7hX2Pv44XgrMQjdAAAAAACYhNANAAAAAIBJCN0AAAAAAJiE0A0AAAAAgEkI3QAAAAAAmITQDQAAAACASQjdAAAAAACYhNANAAAAAIBJCN0AAAAAAJiE0A0AAAAAgEkI3QAAAAAAmITQDQAAAACASQjdAAAAAACYhNANAAAAAIBJCN0AAAAAAJiE0A0AAAAAgEkI3QAAAAAAmITQDQAAAACASQjdAAAAAACY5K4I3R999JFCQkLk6uqq5s2ba/v27Tftv2TJEtWqVUuurq6qX7++1qxZU0yVAgAAAABQcHYP3bGxsRo5cqTGjx+v3bt3q2HDhurUqZPOnDmTZ/8ff/xR/fv3V1RUlPbs2aOePXuqZ8+e2r9/fzFXDgAAAADAzdk9dE+ZMkXDhg3TkCFDVKdOHc2YMUPu7u6aM2dOnv3ff/99de7cWa+88opq166tN998Uw888ICmTZtWzJUDAAAAAHBzdg3dGRkZ2rVrlyIjI61tDg4OioyM1NatW/OcZ+vWrTb9JalTp0759gcAAAAAwF6c7Lnyc+fOKSsrS4GBgTbtgYGB+uWXX/Kc59SpU3n2P3XqVJ7909PTlZ6ebn2fkpIiSUpNTb2T0otFdvple5dQKKkWw94llG5X7V1A4ZSEY+x6HG+wwfFmKo43WHGsmYpjDTY43opcTo2GcfPvrl1Dd3GIiYnR66+/nqs9ODjYDtWUbj72LqC0m2TvAgrHZxLfCDOxd03G8YbrsHdNxLGG67B3TcbxZpqLFy/Kxyf/eu0auv39/eXo6KjTp0/btJ8+fVpBQUF5zhMUFFSo/mPGjNHIkSOt77Ozs3X+/HmVK1dOFovlDrcAJVVqaqqCg4N1/PhxeXt727scoFTjeAOKD8cbUDw41iD9OcJ98eJFVaxY8ab97Bq6nZ2d1aRJE23evFk9e/aU9Gco3rx5s6Kjo/Ocp0WLFtq8ebNefvlla9vGjRvVokWLPPu7uLjIxcXFps3X17coykcp4O3tzQ9KoJhwvAHFh+MNKB4ca7jZCHcOu59ePnLkSA0aNEhhYWFq1qyZpk6dqrS0NA0ZMkSSNHDgQFWqVEkxMTGSpJdeeknh4eF677331K1bNy1atEg7d+7Up59+as/NAAAAAAAgF7uH7r59++rs2bMaN26cTp06pUaNGmndunXWm6UdO3ZMDg7/u8l6y5YttXDhQv3jH//Qa6+9purVq2vFihWqV6+evTYBAAAAAIA82T10S1J0dHS+p5PHx8fnauvTp4/69OljclUozVxcXDR+/Phclx4AKHocb0Dx4XgDigfHGgrDYtzq/uYAAAAAAOC2ONy6CwAAAAAAuB2EbgAAAAAATELoBgCYymKxaMWKFUXeF0DRuf7YO3r0qCwWixISEuxaEwCUFoRu3BW2bt0qR0dHdevWzd6lAKXa4MGDZbFYZLFY5OzsrGrVqumNN97QtWvXTFvnyZMn1aVLlyLvC5QW1x+XZcqUUWhoqP72t7/p6tWr9i4NKDGuP46ufx06dEjfffedunfvrooVKxbqj7t79+7VI488ooCAALm6uiokJER9+/bVmTNnzN0YlDqEbtwVZs+ereHDh+u7777Tb7/9Zrc6MjIy7LZuoLh07txZJ0+e1MGDB/XXv/5VEyZM0D//+c9c/YrqeAgKCirw3V0L0xcoTXKOy8OHD+tf//qXPvnkE40fP97eZQElSs5xdP0rNDRUaWlpatiwoT766KMCL+vs2bNq3769/Pz8tH79eiUmJmru3LmqWLGi0tLSTNuGzMxM05YN+yF0w+4uXbqk2NhYPffcc+rWrZvmzZtnM/3rr79W06ZN5erqKn9/fz366KPWaenp6Xr11VcVHBwsFxcXVatWTbNnz5YkzZs3T76+vjbLWrFihSwWi/X9hAkT1KhRI82aNUuhoaFydXWVJK1bt06tW7eWr6+vypUrp4cffljJyck2y/rvf/+r/v37y8/PTx4eHgoLC9O2bdt09OhROTg4aOfOnTb9p06dqsqVKys7O/tOdxlwR1xcXBQUFKTKlSvrueeeU2RkpFauXKnBgwerZ8+eevvtt1WxYkXVrFlTknT8+HE9/vjj8vX1lZ+fn3r06KGjR4/aLHPOnDmqW7euXFxcVKFCBZvHQF4/qpCRkaHo6GhVqFBBrq6uqly5smJiYvLsK0n79u1Tu3bt5ObmpnLlyumZZ57RpUuXrNNzap48ebIqVKigcuXK6YUXXuCXFpQ4OcdlcHCwevbsqcjISG3cuFGSlJ2drZiYGIWGhsrNzU0NGzbU0qVLbeb/6aef9PDDD8vb21teXl5q06aN9f+tHTt2qEOHDvL395ePj4/Cw8O1e/fuYt9GwGw5x9H1L0dHR3Xp0kVvvfWWze+Qt7JlyxalpKRo1qxZaty4sUJDQxUREaF//etfCg0Ntfa72bGXnZ2tN954Q/fdd59cXFzUqFEjrVu3zjpvzqUcsbGxCg8Pl6urq7744gtJ0qxZs1S7dm25urqqVq1a+vjjj4toL8EeCN2wu8WLF6tWrVqqWbOmnnzySc2ZM0c5T7JbvXq1Hn30UXXt2lV79uzR5s2b1axZM+u8AwcO1JdffqkPPvhAiYmJ+uSTT+Tp6Vmo9R86dEjLli3T8uXLrdevpaWlaeTIkdq5c6c2b94sBwcHPfroo9bAfOnSJYWHh+vEiRNauXKl9u7dq7/97W/Kzs5WSEiIIiMjNXfuXJv1zJ07V4MHD5aDA4cd7i5ubm7WUe3NmzcrKSlJGzdu1KpVq5SZmalOnTrJy8tL33//vbZs2SJPT0917tzZOs/06dP1wgsv6JlnntG+ffu0cuVKVatWLc91ffDBB1q5cqUWL16spKQkffHFFwoJCcmzb1pamjp16qSyZctqx44dWrJkiTZt2mQT6CUpLi5OycnJiouL0/z58zVv3rxcf7wDSpL9+/frxx9/lLOzsyQpJiZGCxYs0IwZM/TTTz9pxIgRevLJJ/Xtt99Kkk6cOKGHHnpILi4u+uabb7Rr1y4NHTrUetnIxYsXNWjQIP3www/697//rerVq6tr1666ePGi3bYRuNsFBQXp2rVr+uqrr5TfE5Zvdey9//77eu+99zR58mT95z//UadOnfTII4/o4MGDNssZPXq0XnrpJSUmJqpTp0764osvNG7cOL399ttKTEzUxIkTNXbsWM2fP9/07YZJDMDOWrZsaUydOtUwDMPIzMw0/P39jbi4OMMwDKNFixbGgAED8pwvKSnJkGRs3Lgxz+lz5841fHx8bNq++uor4/qv/fjx440yZcoYZ86cuWmNZ8+eNSQZ+/btMwzDMD755BPDy8vL+P333/PsHxsba5QtW9a4evWqYRiGsWvXLsNisRhHjhy56XoAsw0aNMjo0aOHYRiGkZ2dbWzcuNFwcXExRo0aZQwaNMgIDAw00tPTrf0/++wzo2bNmkZ2dra1LT093XBzczPWr19vGIZhVKxY0fj73/+e7zolGV999ZVhGIYxfPhwo127djbLy6/vp59+apQtW9a4dOmSdfrq1asNBwcH49SpU9btqVy5snHt2jVrnz59+hh9+/Yt+E4B7GzQoEGGo6Oj4eHhYbi4uBiSDAcHB2Pp0qXG1atXDXd3d+PHH3+0mScqKsro37+/YRiGMWbMGCM0NNTIyMgo0PqysrIMLy8v4+uvv7a2XX/sHTlyxJBk7Nmzp0i2DygO1x9HOa/evXvn6nf9d/1WXnvtNcPJycnw8/MzOnfubLz77rvW/38M49bHXsWKFY23337bpq1p06bG888/bxjG/461nN+Dc1StWtVYuHChTdubb75ptGjRokB14+7DkBvsKikpSdu3b1f//v0lSU5OTurbt6/1FPGEhAS1b98+z3kTEhLk6Oio8PDwO6qhcuXKKl++vE3bwYMH1b9/f1WpUkXe3t7Wkbhjx45Z1924cWP5+fnlucyePXvK0dFRX331laQ/T3WPiIjId0QPKE6rVq2Sp6enXF1d1aVLF/Xt21cTJkyQJNWvX986uib9eROZQ4cOycvLS56envL09JSfn5+uXr2q5ORknTlzRr/99lu+x+mNBg8erISEBNWsWVMvvviiNmzYkG/fxMRENWzYUB4eHta2Vq1aKTs7W0lJSda2unXrytHR0fq+QoUK3OQGJU5ERIQSEhK0bds2DRo0SEOGDFGvXr106NAhXb58WR06dLAeg56enlqwYIH1FNaEhAS1adNGZcqUyXPZp0+f1rBhw1S9enX5+PjI29tbly5dsv6fBpQWOcdRzuuDDz4o0HwTJ060Ob5yjo23335bp06d0owZM1S3bl3NmDFDtWrV0r59+yTd/NhLTU3Vb7/9platWtm0t2rVSomJiTZtYWFh1n+npaUpOTlZUVFRNjW99dZbuS51RMnhZO8CcG+bPXu2rl27pooVK1rbDMOQi4uLpk2bJjc3t3znvdk0SXJwcMh1OlBe13le/wt9ju7du6ty5cqaOXOmKlasqOzsbNWrV896Ou2t1u3s7KyBAwdq7ty5euyxx7Rw4UK9//77N50HKC4RERGaPn26nJ2dVbFiRTk5/e+/ghuPh0uXLqlJkybWa8yuV758+UJfLvHAAw/oyJEjWrt2rTZt2qTHH39ckZGRua5PLYwbf9mxWCzcOwEljoeHh/WyjDlz5qhhw4aaPXu26tWrJ+nPy60qVapkM0/OTQdv9X/SoEGD9Pvvv+v9999X5cqV5eLiohYtWnDzUJQ61x9HhfHss8/q8ccft76//vfScuXKqU+fPurTp48mTpyoxo0ba/LkyZo/f/4tj73C1J0j574lM2fOVPPmzW36Xf8HZpQshG7YzbVr17RgwQK999576tixo820nj176ssvv1SDBg20efNmDRkyJNf89evXV3Z2tr799ltFRkbmml6+fHldvHhRaWlp1h9mBXnm6O+//66kpCTNnDlTbdq0kST98MMPNn0aNGigWbNm6fz58/mOdj/99NOqV6+ePv74Y127dk2PPfbYLdcNFIfC/FLywAMPKDY2VgEBAfL29s6zT0hIiDZv3qyIiIgCLdPb21t9+/ZV37591bt3b3Xu3DnPY6l27dqaN2+ezTG8ZcsWOTg4WG/yBpRGDg4Oeu211zRy5EgdOHBALi4uOnbsWL5ndjVo0EDz589XZmZmniNuW7Zs0ccff6yuXbtK+vPmiOfOnTN1G4CSxM/PL9/f567n7OysqlWrWu9efrNjz9vbWxUrVtSWLVtsjt0tW7bY3J/oRoGBgapYsaIOHz6sAQMG3OYW4W7D6eWwm1WrVunChQuKiopSvXr1bF69evXS7NmzNX78eH355ZcaP368EhMTtW/fPr3zzjuS/vxFf9CgQRo6dKhWrFihI0eOKD4+XosXL5YkNW/eXO7u7nrttdeUnJyshQsXFujmSmXLllW5cuX06aef6tChQ/rmm280cuRImz79+/dXUFCQevbsqS1btujw4cNatmyZtm7dau1Tu3ZtPfjgg3r11VfVv3//IvtrKFCcBgwYIH9/f/Xo0UPff/+99Th78cUX9d///lfSn08BeO+99/TBBx/o4MGD2r17tz788MM8lzdlyhR9+eWX+uWXX3TgwAEtWbJEQUFBuZ40kLNuV1dXDRo0SPv371dcXJyGDx+up556SoGBgWZuNmB3ffr0kaOjoz755BONGjVKI0aM0Pz585WcnGw9xnJuqhQdHa3U1FT169dPO3fu1MGDB/XZZ59ZL8OoXr26PvvsMyUmJmrbtm0aMGAA/yfhnnLp0iXrKeeSdOTIESUkJNz0EotVq1bpySef1KpVq3TgwAElJSVp8uTJWrNmjXr06CHp1sfeK6+8onfeeUexsbFKSkrS6NGjlZCQoJdeeumm9b7++uuKiYnRBx98oAMHDmjfvn2aO3eupkyZUjQ7BMWO0A27mT17tiIjI+Xj45NrWq9evbRz5075+flpyZIlWrlypRo1aqR27dpp+/bt1n7Tp09X79699fzzz6tWrVoaNmyY9a+Pfn5++vzzz7VmzRrVr19fX375pfW61ZtxcHDQokWLtGvXLtWrV08jRozI9QxjZ2dnbdiwQQEBAeratavq16+vSZMm5TrtJyoqShkZGRo6dOht7CHA/tzd3fXdd9/p/vvv12OPPabatWsrKipKV69etY58Dxo0SFOnTtXHH3+sunXr6uGHH851Z9YcXl5eevfddxUWFqamTZvq6NGjWrNmTZ6nqbu7u2v9+vU6f/68mjZtqt69e6t9+/aaNm2aqdsM3A2cnJwUHR2td999V2PGjNHYsWMVExOj2rVrq3Pnzlq9erX1sUXlypXTN998Y32yRpMmTTRz5kzryNvs2bN14cIFPfDAA3rqqaf04osvKiAgwJ6bBxSrnTt3qnHjxmrcuLEkaeTIkWrcuLHGjRuX7zx16tSRu7u7/vrXv6pRo0Z68MEHtXjxYs2aNUtPPfWUpFsfey+++KJGjhypv/71r6pfv77WrVunlStXqnr16jet9+mnn9asWbM0d+5c1a9fX+Hh4Zo3b57No8pQsliMGy96BVBk3nzzTS1ZskT/+c9/7F0KAAAAADtgpBswwaVLl7R//35NmzZNw4cPt3c5AAAAAOyE0A2YIDo6Wk2aNFHbtm05tRwAAAC4h3F6OQAAAAAAJmGkGwAAAAAAkxC6AQAAAAAwCaEbAAAAAACTELoBAAAAADAJoRsAAAAAAJMQugEAQKFZLBatWLHC3mUAAHDXI3QDAFBCDR48WBaLRc8++2yuaS+88IIsFosGDx5coGXFx8fLYrHojz/+KFD/kydPqkuXLoWoFgCAexOhGwCAEiw4OFiLFi3SlStXrG1Xr17VwoULdf/99xf5+jIyMiRJQUFBcnFxKfLlAwBQ2hC6AQAowR544AEFBwdr+fLl1rbly5fr/vvvV+PGja1t2dnZiomJUWhoqNzc3NSwYUMtXbpUknT06FFFRERIksqWLWszQt62bVtFR0fr5Zdflr+/vzp16iQp9+nl//3vf9W/f3/5+fnJw8NDYWFh2rZtmyRp7969ioiIkJeXl7y9vdWkSRPt3LnTzN0CAMBdw8neBQAAgDszdOhQzZ07VwMGDJAkzZkzR0OGDFF8fLy1T0xMjD7//HPNmDFD1atX13fffacnn3xS5cuXV+vWrbVs2TL16tVLSUlJ8vb2lpubm3Xe+fPn67nnntOWLVvyXP+lS5cUHh6uSpUqaeXKlQoKCtLu3buVnZ0tSRowYIAaN26s6dOny9HRUQkJCSpTpox5OwQAgLsIoRsAgBLuySef1JgxY/Trr79KkrZs2aJFixZZQ3d6eromTpyoTZs2qUWLFpKkKlWq6IcfftAnn3yi8PBw+fn5SZICAgLk6+trs/zq1avr3XffzXf9Cxcu1NmzZ7Vjxw7rcqpVq2adfuzYMb3yyiuqVauWdXkAANwrCN0AAJRw5cuXV7du3TRv3jwZhqFu3brJ39/fOv3QoUO6fPmyOnToYDNfRkaGzSno+WnSpMlNpyckJKhx48bWwH2jkSNH6umnn9Znn32myMhI9enTR1WrVi3AlgEAUPIRugEAKAWGDh2q6OhoSdJHH31kM+3SpUuSpNWrV6tSpUo20wpyMzQPD4+bTr/+VPS8TJgwQU888YRWr16ttWvXavz48Vq0aJEeffTRW64bAICSjhupAQBQCnTu3FkZGRnKzMy03uwsR506deTi4qJjx46pWrVqNq/g4GBJkrOzsyQpKyur0Otu0KCBEhISdP78+Xz71KhRQyNGjNCGDRv02GOPae7cuYVeDwAAJRGhGwCAUsDR0VGJiYn6+eef5ejoaDPNy8tLo0aN0ogRIzR//nwlJydr9+7d+vDDDzV//nxJUuXKlWWxWLRq1SqdPXvWOjpeEP3791dQUJB69uypLVu26PDhw1q2bJm2bt2qK1euKDo6WvHx8fr111+1ZcsW7dixQ7Vr1y7S7QcA4G5F6AYAoJTw9vaWt7d3ntPefPNNjR07VjExMapdu7Y6d+6s1atXKzQ0VJJUqVIlvf766xo9erQCAwOtp6oXhLOzszZs2KCAgAB17dpV9evX16RJk+To6ChHR0f9/vvvGjhwoGrUqKHHH39cXbp00euvv14k2wwAwN3OYhiGYe8iAAAAAAAojRjpBgAAAADAJIRuAAAAAABMQugGAAAAAMAkhG4AAAAAAExC6AYAAAAAwCSEbgAAAAAATELoBgAAAADAJIRuAAAAAABMQugGAAAAAMAkhG4AAAAAAExC6AYAAAAAwCSEbgAAAAAATPL/ADNhBwHmnBusAAAAAElFTkSuQmCC",
      "text/plain": [
       "<Figure size 1000x600 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "\n",
    "# Metrics data\n",
    "labels = ['Accuracy', 'Precision', 'Recall', 'F1-Score']\n",
    "bow_metrics = [0.11764705882352941, 0.1, 0.1, 0.1]  # Replace these values with your calculated metrics\n",
    "word2vec_metrics = [0.6470588235294118, 0.55, 0.5, 0.5166666666666666]  # Replace these values with your calculated metrics\n",
    "glove_metrics = [0.058823529411764705, 0.045454545454545456, 0.045454545454545456, 0.045454545454545456]  # Replace these values with your calculated metrics\n",
    "tfidf_metrics = [0.8823529411764706, 0.7647058823529411, 0.7647058823529411, 0.7647058823529411]  # Replace these values with your calculated metrics\n",
    "\n",
    "x = range(len(labels))\n",
    "\n",
    "# Plotting\n",
    "plt.figure(figsize=(10, 6))\n",
    "bar_width = 0.2\n",
    "\n",
    "plt.bar(x, bow_metrics, bar_width, label='BoW')\n",
    "plt.bar([i + bar_width for i in x], word2vec_metrics, bar_width, label='Word2Vec')\n",
    "plt.bar([i + 2 * bar_width for i in x], glove_metrics, bar_width, label='GloVe', color='red')  # Assigning red color to GloVe\n",
    "plt.bar([i + 3 * bar_width for i in x], tfidf_metrics, bar_width, label='TF-IDF', color='green')  # Assigning green color to TF-IDF\n",
    "\n",
    "plt.xlabel('Metrics')\n",
    "plt.ylabel('Scores')\n",
    "plt.title('Evaluation Metrics Comparison')\n",
    "plt.xticks([i + 1.5 * bar_width for i in x], labels)\n",
    "plt.legend()\n",
    "plt.tight_layout()\n",
    "\n",
    "plt.show()\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 554,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Evaluation Metrics:\n",
      "BoW Metrics: (0.11764705882352941, 0.11764705882352941, 0.11764705882352941, 0.11764705882352941)\n",
      "Word2Vec Metrics: (0.6470588235294118, 0.7647058823529411, 0.6470588235294118, 0.6862745098039216)\n",
      "GloVe Metrics: (0.058823529411764705, 0.058823529411764705, 0.058823529411764705, 0.058823529411764705)\n",
      "TF-IDF Metrics: (0.8823529411764706, 0.8823529411764706, 0.8823529411764706, 0.8823529411764706)\n",
      "\n",
      "Percentage Comparison to TF-IDF:\n",
      "BoW Accuracy (+/- TF-IDF): -86.67%\n",
      "BoW Precision (+/- TF-IDF): -86.67%\n",
      "BoW Recall (+/- TF-IDF): -86.67%\n",
      "BoW F1 Score (+/- TF-IDF): -86.67%\n",
      "Word2Vec Accuracy (+/- TF-IDF): -26.67%\n",
      "Word2Vec Precision (+/- TF-IDF): -13.33%\n",
      "Word2Vec Recall (+/- TF-IDF): -26.67%\n",
      "Word2Vec F1 Score (+/- TF-IDF): -22.22%\n",
      "GloVe Accuracy (+/- TF-IDF): -93.33%\n",
      "GloVe Precision (+/- TF-IDF): -93.33%\n",
      "GloVe Recall (+/- TF-IDF): -93.33%\n",
      "GloVe F1 Score (+/- TF-IDF): -93.33%\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "C:\\Users\\pkathi\\AppData\\Roaming\\Python\\Python310\\site-packages\\sklearn\\metrics\\_classification.py:1471: UndefinedMetricWarning: Precision is ill-defined and being set to 0.0 in labels with no predicted samples. Use `zero_division` parameter to control this behavior.\n",
      "  _warn_prf(average, modifier, msg_start, len(result))\n",
      "C:\\Users\\pkathi\\AppData\\Roaming\\Python\\Python310\\site-packages\\sklearn\\metrics\\_classification.py:1471: UndefinedMetricWarning: Recall is ill-defined and being set to 0.0 in labels with no true samples. Use `zero_division` parameter to control this behavior.\n",
      "  _warn_prf(average, modifier, msg_start, len(result))\n",
      "C:\\Users\\pkathi\\AppData\\Roaming\\Python\\Python310\\site-packages\\sklearn\\metrics\\_classification.py:1471: UndefinedMetricWarning: Precision is ill-defined and being set to 0.0 in labels with no predicted samples. Use `zero_division` parameter to control this behavior.\n",
      "  _warn_prf(average, modifier, msg_start, len(result))\n",
      "C:\\Users\\pkathi\\AppData\\Roaming\\Python\\Python310\\site-packages\\sklearn\\metrics\\_classification.py:1471: UndefinedMetricWarning: Recall is ill-defined and being set to 0.0 in labels with no true samples. Use `zero_division` parameter to control this behavior.\n",
      "  _warn_prf(average, modifier, msg_start, len(result))\n",
      "C:\\Users\\pkathi\\AppData\\Roaming\\Python\\Python310\\site-packages\\sklearn\\metrics\\_classification.py:1471: UndefinedMetricWarning: Precision is ill-defined and being set to 0.0 in labels with no predicted samples. Use `zero_division` parameter to control this behavior.\n",
      "  _warn_prf(average, modifier, msg_start, len(result))\n",
      "C:\\Users\\pkathi\\AppData\\Roaming\\Python\\Python310\\site-packages\\sklearn\\metrics\\_classification.py:1471: UndefinedMetricWarning: Recall is ill-defined and being set to 0.0 in labels with no true samples. Use `zero_division` parameter to control this behavior.\n",
      "  _warn_prf(average, modifier, msg_start, len(result))\n",
      "C:\\Users\\pkathi\\AppData\\Roaming\\Python\\Python310\\site-packages\\sklearn\\metrics\\_classification.py:1471: UndefinedMetricWarning: Precision is ill-defined and being set to 0.0 in labels with no predicted samples. Use `zero_division` parameter to control this behavior.\n",
      "  _warn_prf(average, modifier, msg_start, len(result))\n",
      "C:\\Users\\pkathi\\AppData\\Roaming\\Python\\Python310\\site-packages\\sklearn\\metrics\\_classification.py:1471: UndefinedMetricWarning: Recall is ill-defined and being set to 0.0 in labels with no true samples. Use `zero_division` parameter to control this behavior.\n",
      "  _warn_prf(average, modifier, msg_start, len(result))\n"
     ]
    }
   ],
   "source": [
    "from sklearn.metrics import accuracy_score, precision_score, recall_score, f1_score\n",
    "\n",
    "# ... (Previous code remains the same)\n",
    "\n",
    "# Function to calculate evaluation metrics\n",
    "def calculate_metrics(ground_truth, predicted):\n",
    "    accuracy = accuracy_score(ground_truth, predicted)\n",
    "    precision = precision_score(ground_truth, predicted, average='weighted')\n",
    "    recall = recall_score(ground_truth, predicted, average='weighted')\n",
    "    f1 = f1_score(ground_truth, predicted, average='weighted')\n",
    "    return accuracy, precision, recall, f1\n",
    "\n",
    "# Calculate metrics for BoW\n",
    "metrics_bow = calculate_metrics(ground_truth_answers, predicted_answers_bow)\n",
    "\n",
    "# Calculate metrics for Word2Vec\n",
    "metrics_word2vec = calculate_metrics(ground_truth_answers, predicted_answers_word2vec)\n",
    "\n",
    "# Calculate metrics for GloVe\n",
    "metrics_glove = calculate_metrics(ground_truth_answers, predicted_answers_glove)\n",
    "\n",
    "# Calculate metrics for TF-IDF\n",
    "metrics_tfidf = calculate_metrics(ground_truth_answers, predicted_answers_tfidf)\n",
    "\n",
    "# Define a function to compute percentage difference\n",
    "def compute_percentage(base, val):\n",
    "    return ((val - base) / base) * 100\n",
    "\n",
    "# Display metrics and percentage comparisons\n",
    "print(\"Evaluation Metrics:\")\n",
    "print(\"BoW Metrics:\", metrics_bow)\n",
    "print(\"Word2Vec Metrics:\", metrics_word2vec)\n",
    "print(\"GloVe Metrics:\", metrics_glove)\n",
    "print(\"TF-IDF Metrics:\", metrics_tfidf)\n",
    "\n",
    "# Calculate the baseline method (TF-IDF) and compare other methods to it\n",
    "baseline_accuracy, baseline_precision, baseline_recall, baseline_f1 = metrics_tfidf\n",
    "\n",
    "print(\"\\nPercentage Comparison to TF-IDF:\")\n",
    "print(\"BoW Accuracy (+/- TF-IDF): {:.2f}%\".format(compute_percentage(baseline_accuracy, metrics_bow[0])))\n",
    "print(\"BoW Precision (+/- TF-IDF): {:.2f}%\".format(compute_percentage(baseline_precision, metrics_bow[1])))\n",
    "print(\"BoW Recall (+/- TF-IDF): {:.2f}%\".format(compute_percentage(baseline_recall, metrics_bow[2])))\n",
    "print(\"BoW F1 Score (+/- TF-IDF): {:.2f}%\".format(compute_percentage(baseline_f1, metrics_bow[3])))\n",
    "\n",
    "print(\"Word2Vec Accuracy (+/- TF-IDF): {:.2f}%\".format(compute_percentage(baseline_accuracy, metrics_word2vec[0])))\n",
    "print(\"Word2Vec Precision (+/- TF-IDF): {:.2f}%\".format(compute_percentage(baseline_precision, metrics_word2vec[1])))\n",
    "print(\"Word2Vec Recall (+/- TF-IDF): {:.2f}%\".format(compute_percentage(baseline_recall, metrics_word2vec[2])))\n",
    "print(\"Word2Vec F1 Score (+/- TF-IDF): {:.2f}%\".format(compute_percentage(baseline_f1, metrics_word2vec[3])))\n",
    "\n",
    "print(\"GloVe Accuracy (+/- TF-IDF): {:.2f}%\".format(compute_percentage(baseline_accuracy, metrics_glove[0])))\n",
    "print(\"GloVe Precision (+/- TF-IDF): {:.2f}%\".format(compute_percentage(baseline_precision, metrics_glove[1])))\n",
    "print(\"GloVe Recall (+/- TF-IDF): {:.2f}%\".format(compute_percentage(baseline_recall, metrics_glove[2])))\n",
    "print(\"GloVe F1 Score (+/- TF-IDF): {:.2f}%\".format(compute_percentage(baseline_f1, metrics_glove[3])))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 555,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "+----------+----------------------+-----------------------+----------------------+------------------------+----------------------+---------------------+----------------------+-----------------------+\n",
      "|  Method  |       Accuracy       | Accuracy (+/- TF-IDF) |      Precision       | Precision (+/- TF-IDF) |        Recall        | Recall (+/- TF-IDF) |       F1 Score       | F1 Score (+/- TF-IDF) |\n",
      "+----------+----------------------+-----------------------+----------------------+------------------------+----------------------+---------------------+----------------------+-----------------------+\n",
      "|   BoW    | 0.11764705882352941  |  -86.66666666666666   | 0.11764705882352941  |   -86.66666666666666   | 0.11764705882352941  | -86.66666666666666  | 0.11764705882352941  |  -86.66666666666666   |\n",
      "| Word2Vec |  0.6470588235294118  |  -26.66666666666666   |  0.7647058823529411  |  -13.333333333333336   |  0.6470588235294118  | -26.66666666666666  |  0.6862745098039216  |  -22.222222222222218  |\n",
      "|  GloVe   | 0.058823529411764705 |  -93.33333333333333   | 0.058823529411764705 |   -93.33333333333333   | 0.058823529411764705 | -93.33333333333333  | 0.058823529411764705 |  -93.33333333333333   |\n",
      "+----------+----------------------+-----------------------+----------------------+------------------------+----------------------+---------------------+----------------------+-----------------------+\n"
     ]
    }
   ],
   "source": [
    "from tabulate import tabulate\n",
    "\n",
    "# Your previous code calculating metrics and baseline values remains the same\n",
    "\n",
    "# Store the metrics and their differences in lists\n",
    "methods = [\"BoW\", \"Word2Vec\", \"GloVe\"]\n",
    "accuracies = [metrics_bow[0], metrics_word2vec[0], metrics_glove[0]]\n",
    "precisions = [metrics_bow[1], metrics_word2vec[1], metrics_glove[1]]\n",
    "recalls = [metrics_bow[2], metrics_word2vec[2], metrics_glove[2]]\n",
    "f1_scores = [metrics_bow[3], metrics_word2vec[3], metrics_glove[3]]\n",
    "\n",
    "# Calculate the percentage differences and store them in lists\n",
    "percentage_accuracies = [compute_percentage(baseline_accuracy, acc) for acc in accuracies]\n",
    "percentage_precisions = [compute_percentage(baseline_precision, prec) for prec in precisions]\n",
    "percentage_recalls = [compute_percentage(baseline_recall, rec) for rec in recalls]\n",
    "percentage_f1_scores = [compute_percentage(baseline_f1, f1) for f1 in f1_scores]\n",
    "\n",
    "# Create a table to display the results\n",
    "table_data = {\n",
    "    \"Method\": methods,\n",
    "    \"Accuracy\": accuracies,\n",
    "    \"Accuracy (+/- TF-IDF)\": percentage_accuracies,\n",
    "    \"Precision\": precisions,\n",
    "    \"Precision (+/- TF-IDF)\": percentage_precisions,\n",
    "    \"Recall\": recalls,\n",
    "    \"Recall (+/- TF-IDF)\": percentage_recalls,\n",
    "    \"F1 Score\": f1_scores,\n",
    "    \"F1 Score (+/- TF-IDF)\": percentage_f1_scores\n",
    "}\n",
    "\n",
    "print(tabulate(table_data, headers=\"keys\", tablefmt=\"pretty\"))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "    \"The negative percentages indicate a decrease in performance for each method concerning the TF-IDF method, which serves as a baseline for comparison. For instance:\n",
    "\n",
    "    BoW Metrics: Compared to TF-IDF, BoW shows a decrease in accuracy, precision, recall, and F1 score by approximately 86.67%.\n",
    "    Word2Vec Metrics: Compared to TF-IDF, Word2Vec depicts a decrease in accuracy, recall by approximately 26.67%, while precision remains the same (0.00%). The F1 score declines by approximately 31.11%.\n",
    "    GloVe Metrics: In comparison to TF-IDF, GloVe exhibits a significant decrease of approximately 93.33% in accuracy, precision, recall, and F1 score.\""
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
