-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity covariance is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    data_ce0 : OUT STD_LOGIC;
    data_we0 : OUT STD_LOGIC;
    data_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    data_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    data_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    data_ce1 : OUT STD_LOGIC;
    data_we1 : OUT STD_LOGIC;
    data_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    data_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    cov_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    cov_ce0 : OUT STD_LOGIC;
    cov_we0 : OUT STD_LOGIC;
    cov_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of covariance is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "covariance_covariance,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160t-fbg484-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.309000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=14102,HLS_SYN_LUT=5573,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (20 downto 0) := "000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (20 downto 0) := "000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (20 downto 0) := "000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (20 downto 0) := "000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (20 downto 0) := "000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (20 downto 0) := "000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (20 downto 0) := "000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (20 downto 0) := "000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (20 downto 0) := "000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (20 downto 0) := "001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (20 downto 0) := "010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (20 downto 0) := "100000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv8_A0 : STD_LOGIC_VECTOR (7 downto 0) := "10100000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv9_120 : STD_LOGIC_VECTOR (8 downto 0) := "100100000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv9_160 : STD_LOGIC_VECTOR (8 downto 0) := "101100000";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv10_220 : STD_LOGIC_VECTOR (9 downto 0) := "1000100000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv10_260 : STD_LOGIC_VECTOR (9 downto 0) := "1001100000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv10_2A0 : STD_LOGIC_VECTOR (9 downto 0) := "1010100000";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv10_2E0 : STD_LOGIC_VECTOR (9 downto 0) := "1011100000";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal i_reg_882 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal trunc_ln22_fu_411_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln22_reg_897 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln22_fu_415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln26_fu_432_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln26_reg_911 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_15_cast_fu_451_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_15_cast_reg_924 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal add_ln26_32_fu_471_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln26_32_reg_941 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln26_fu_477_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_reg_948 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_33_fu_481_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_33_reg_953 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_16_cast_fu_485_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_cast_reg_958 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal trunc_ln26_34_fu_501_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_34_reg_974 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_35_fu_505_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_35_reg_979 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln26_32_fu_509_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln26_32_reg_984 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal add_ln26_34_fu_528_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln26_34_reg_999 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln26_36_fu_534_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_36_reg_1005 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_37_fu_538_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_37_reg_1010 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_18_cast_fu_542_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_18_cast_reg_1015 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal add_ln26_35_fu_558_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln26_35_reg_1030 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln26_38_fu_563_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_38_reg_1036 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_39_fu_567_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_39_reg_1041 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_19_cast_fu_571_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_19_cast_reg_1046 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal trunc_ln26_40_fu_587_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_40_reg_1061 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_41_fu_591_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_41_reg_1066 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal trunc_ln26_42_fu_611_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_42_reg_1081 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_43_fu_615_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_43_reg_1086 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln26_fu_619_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln26_reg_1091 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal add_ln26_38_fu_638_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln26_38_reg_1108 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln26_44_fu_644_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_44_reg_1113 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_45_fu_648_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_45_reg_1118 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal add_ln26_39_fu_668_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln26_39_reg_1133 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln26_46_fu_673_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_46_reg_1138 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_47_fu_677_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_47_reg_1143 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal add_ln26_40_fu_697_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln26_40_reg_1158 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln26_48_fu_702_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_48_reg_1163 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_49_fu_706_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_49_reg_1168 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal add_ln26_41_fu_726_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln26_41_reg_1183 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln26_50_fu_731_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_50_reg_1188 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_51_fu_735_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_51_reg_1193 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal trunc_ln26_52_fu_755_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_52_reg_1208 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_53_fu_759_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_53_reg_1213 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal trunc_ln26_54_fu_779_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_54_reg_1228 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_55_fu_783_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_55_reg_1233 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal trunc_ln26_56_fu_803_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_56_reg_1248 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_57_fu_807_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_57_reg_1253 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal trunc_ln26_58_fu_827_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_58_reg_1268 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_59_fu_831_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_59_reg_1273 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal trunc_ln26_60_fu_851_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_60_reg_1288 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_61_fu_855_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_61_reg_1293 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_62_fu_859_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln26_62_reg_1298 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal trunc_ln23_fu_863_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln23_reg_1303 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_s_fu_867_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_reg_1308 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_ap_start : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_ap_done : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_ap_idle : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_ap_ready : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_ce0 : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_we0 : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_ce1 : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_we1 : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_ap_start : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_ap_done : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_ap_idle : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_ap_ready : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_data_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_data_ce0 : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_data_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_data_ce1 : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_cov_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_cov_ce0 : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_cov_we0 : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_cov_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal zext_ln22_fu_427_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_33_fu_438_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_34_fu_458_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_35_fu_466_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_36_fu_492_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_37_fu_497_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_38_fu_515_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_39_fu_523_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_40_fu_549_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_41_fu_554_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_42_fu_578_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_43_fu_583_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_44_fu_598_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_45_fu_606_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_46_fu_625_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_47_fu_633_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_48_fu_659_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_49_fu_664_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_50_fu_688_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_51_fu_693_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_52_fu_717_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_53_fu_722_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_54_fu_746_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_55_fu_751_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_56_fu_766_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_57_fu_774_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_58_fu_790_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_59_fu_798_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_60_fu_814_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_61_fu_822_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_62_fu_838_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_63_fu_846_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_86 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln22_fu_421_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln26_fu_463_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln26_31_fu_448_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln26_1_fu_512_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln26_2_fu_520_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln26_3_fu_595_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln26_4_fu_603_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln26_5_fu_622_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln26_6_fu_630_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_22_cast_fu_652_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_23_cast_fu_681_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_24_cast_fu_710_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_25_cast_fu_739_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln26_7_fu_763_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln26_8_fu_771_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln26_9_fu_787_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln26_10_fu_795_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln26_11_fu_811_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln26_12_fu_819_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln26_13_fu_835_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln26_14_fu_843_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component covariance_covariance_Pipeline_VITIS_LOOP_11_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_we0 : OUT STD_LOGIC;
        data_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        data_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        data_ce1 : OUT STD_LOGIC;
        data_we1 : OUT STD_LOGIC;
        data_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        data_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component covariance_covariance_Pipeline_VITIS_LOOP_23_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln22_1 : IN STD_LOGIC_VECTOR (4 downto 0);
        data_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        data_ce1 : OUT STD_LOGIC;
        data_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln28 : IN STD_LOGIC_VECTOR (9 downto 0);
        cov_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        cov_ce0 : OUT STD_LOGIC;
        cov_we0 : OUT STD_LOGIC;
        cov_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        data_load_32 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_34 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_36 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_38 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_40 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_42 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_44 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_46 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_48 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_50 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_52 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_54 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_56 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_58 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_60 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_62 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_64 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_66 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_68 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_70 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_72 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_74 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_76 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_78 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_80 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_82 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_84 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_86 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_88 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_90 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_92 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_load_94 : IN STD_LOGIC_VECTOR (30 downto 0) );
    end component;



begin
    grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355 : component covariance_covariance_Pipeline_VITIS_LOOP_11_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_ap_start,
        ap_done => grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_ap_done,
        ap_idle => grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_ap_idle,
        ap_ready => grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_ap_ready,
        data_address0 => grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_address0,
        data_ce0 => grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_ce0,
        data_we0 => grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_we0,
        data_d0 => grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_d0,
        data_q0 => data_q0,
        data_address1 => grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_address1,
        data_ce1 => grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_ce1,
        data_we1 => grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_we1,
        data_d1 => grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_d1,
        data_q1 => data_q1);

    grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361 : component covariance_covariance_Pipeline_VITIS_LOOP_23_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_ap_start,
        ap_done => grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_ap_done,
        ap_idle => grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_ap_idle,
        ap_ready => grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_ap_ready,
        zext_ln22_1 => trunc_ln22_reg_897,
        data_address0 => grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_data_address0,
        data_ce0 => grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_data_ce0,
        data_q0 => data_q0,
        data_address1 => grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_data_address1,
        data_ce1 => grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_data_ce1,
        data_q1 => data_q1,
        zext_ln28 => tmp_s_reg_1308,
        cov_address0 => grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_cov_address0,
        cov_ce0 => grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_cov_ce0,
        cov_we0 => grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_cov_we0,
        cov_d0 => grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_cov_d0,
        data_load_32 => trunc_ln26_reg_948,
        data_load_34 => trunc_ln26_33_reg_953,
        data_load_36 => trunc_ln26_34_reg_974,
        data_load_38 => trunc_ln26_35_reg_979,
        data_load_40 => trunc_ln26_36_reg_1005,
        data_load_42 => trunc_ln26_37_reg_1010,
        data_load_44 => trunc_ln26_38_reg_1036,
        data_load_46 => trunc_ln26_39_reg_1041,
        data_load_48 => trunc_ln26_40_reg_1061,
        data_load_50 => trunc_ln26_41_reg_1066,
        data_load_52 => trunc_ln26_42_reg_1081,
        data_load_54 => trunc_ln26_43_reg_1086,
        data_load_56 => trunc_ln26_44_reg_1113,
        data_load_58 => trunc_ln26_45_reg_1118,
        data_load_60 => trunc_ln26_46_reg_1138,
        data_load_62 => trunc_ln26_47_reg_1143,
        data_load_64 => trunc_ln26_48_reg_1163,
        data_load_66 => trunc_ln26_49_reg_1168,
        data_load_68 => trunc_ln26_50_reg_1188,
        data_load_70 => trunc_ln26_51_reg_1193,
        data_load_72 => trunc_ln26_52_reg_1208,
        data_load_74 => trunc_ln26_53_reg_1213,
        data_load_76 => trunc_ln26_54_reg_1228,
        data_load_78 => trunc_ln26_55_reg_1233,
        data_load_80 => trunc_ln26_56_reg_1248,
        data_load_82 => trunc_ln26_57_reg_1253,
        data_load_84 => trunc_ln26_58_reg_1268,
        data_load_86 => trunc_ln26_59_reg_1273,
        data_load_88 => trunc_ln26_60_reg_1288,
        data_load_90 => trunc_ln26_61_reg_1293,
        data_load_92 => trunc_ln26_62_reg_1298,
        data_load_94 => trunc_ln23_reg_1303);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_ap_ready = ap_const_logic_1)) then 
                    grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_ap_ready = ap_const_logic_1)) then 
                    grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    j_fu_86_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j_fu_86 <= ap_const_lv6_0;
            elsif (((icmp_ln22_fu_415_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                j_fu_86 <= add_ln22_fu_421_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln26_32_reg_941 <= add_ln26_32_fu_471_p2;
                    tmp_15_cast_reg_924(5 downto 0) <= tmp_15_cast_fu_451_p3(5 downto 0);
                trunc_ln26_33_reg_953 <= trunc_ln26_33_fu_481_p1;
                trunc_ln26_reg_948 <= trunc_ln26_fu_477_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                add_ln26_34_reg_999 <= add_ln26_34_fu_528_p2;
                trunc_ln26_36_reg_1005 <= trunc_ln26_36_fu_534_p1;
                trunc_ln26_37_reg_1010 <= trunc_ln26_37_fu_538_p1;
                    zext_ln26_32_reg_984(5 downto 0) <= zext_ln26_32_fu_509_p1(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                add_ln26_35_reg_1030 <= add_ln26_35_fu_558_p2;
                    tmp_18_cast_reg_1015(5 downto 0) <= tmp_18_cast_fu_542_p3(5 downto 0);
                trunc_ln26_38_reg_1036 <= trunc_ln26_38_fu_563_p1;
                trunc_ln26_39_reg_1041 <= trunc_ln26_39_fu_567_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                add_ln26_38_reg_1108 <= add_ln26_38_fu_638_p2;
                trunc_ln26_44_reg_1113 <= trunc_ln26_44_fu_644_p1;
                trunc_ln26_45_reg_1118 <= trunc_ln26_45_fu_648_p1;
                    zext_ln26_reg_1091(5 downto 0) <= zext_ln26_fu_619_p1(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                add_ln26_39_reg_1133 <= add_ln26_39_fu_668_p2;
                trunc_ln26_46_reg_1138 <= trunc_ln26_46_fu_673_p1;
                trunc_ln26_47_reg_1143 <= trunc_ln26_47_fu_677_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                add_ln26_40_reg_1158 <= add_ln26_40_fu_697_p2;
                trunc_ln26_48_reg_1163 <= trunc_ln26_48_fu_702_p1;
                trunc_ln26_49_reg_1168 <= trunc_ln26_49_fu_706_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                add_ln26_41_reg_1183 <= add_ln26_41_fu_726_p2;
                trunc_ln26_50_reg_1188 <= trunc_ln26_50_fu_731_p1;
                trunc_ln26_51_reg_1193 <= trunc_ln26_51_fu_735_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_reg_882 <= j_fu_86;
                trunc_ln22_reg_897 <= trunc_ln22_fu_411_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                    tmp_16_cast_reg_958(5 downto 0) <= tmp_16_cast_fu_485_p3(5 downto 0);
                trunc_ln26_34_reg_974 <= trunc_ln26_34_fu_501_p1;
                trunc_ln26_35_reg_979 <= trunc_ln26_35_fu_505_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                    tmp_19_cast_reg_1046(5 downto 0) <= tmp_19_cast_fu_571_p3(5 downto 0);
                trunc_ln26_40_reg_1061 <= trunc_ln26_40_fu_587_p1;
                trunc_ln26_41_reg_1066 <= trunc_ln26_41_fu_591_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                    tmp_s_reg_1308(9 downto 5) <= tmp_s_fu_867_p3(9 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                trunc_ln23_reg_1303 <= trunc_ln23_fu_863_p1;
                trunc_ln26_62_reg_1298 <= trunc_ln26_62_fu_859_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                trunc_ln26_42_reg_1081 <= trunc_ln26_42_fu_611_p1;
                trunc_ln26_43_reg_1086 <= trunc_ln26_43_fu_615_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                trunc_ln26_52_reg_1208 <= trunc_ln26_52_fu_755_p1;
                trunc_ln26_53_reg_1213 <= trunc_ln26_53_fu_759_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                trunc_ln26_54_reg_1228 <= trunc_ln26_54_fu_779_p1;
                trunc_ln26_55_reg_1233 <= trunc_ln26_55_fu_783_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                trunc_ln26_56_reg_1248 <= trunc_ln26_56_fu_803_p1;
                trunc_ln26_57_reg_1253 <= trunc_ln26_57_fu_807_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                trunc_ln26_58_reg_1268 <= trunc_ln26_58_fu_827_p1;
                trunc_ln26_59_reg_1273 <= trunc_ln26_59_fu_831_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                trunc_ln26_60_reg_1288 <= trunc_ln26_60_fu_851_p1;
                trunc_ln26_61_reg_1293 <= trunc_ln26_61_fu_855_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln22_fu_415_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                xor_ln26_reg_911 <= xor_ln26_fu_432_p2;
            end if;
        end if;
    end process;
    tmp_15_cast_reg_924(6) <= '1';
    tmp_16_cast_reg_958(7 downto 6) <= "10";
    zext_ln26_32_reg_984(8 downto 6) <= "000";
    tmp_18_cast_reg_1015(8 downto 6) <= "100";
    tmp_19_cast_reg_1046(8 downto 6) <= "101";
    zext_ln26_reg_1091(9 downto 6) <= "0000";
    tmp_s_reg_1308(4 downto 0) <= "00000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, icmp_ln22_fu_415_p2, grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_ap_done, grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state21)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln22_fu_415_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln22_fu_421_p2 <= std_logic_vector(unsigned(j_fu_86) + unsigned(ap_const_lv6_1));
    add_ln26_32_fu_471_p2 <= std_logic_vector(unsigned(zext_ln26_31_fu_448_p1) + unsigned(ap_const_lv8_A0));
    add_ln26_34_fu_528_p2 <= std_logic_vector(unsigned(zext_ln26_32_fu_509_p1) + unsigned(ap_const_lv9_120));
    add_ln26_35_fu_558_p2 <= std_logic_vector(unsigned(zext_ln26_32_reg_984) + unsigned(ap_const_lv9_160));
    add_ln26_38_fu_638_p2 <= std_logic_vector(unsigned(zext_ln26_fu_619_p1) + unsigned(ap_const_lv10_220));
    add_ln26_39_fu_668_p2 <= std_logic_vector(unsigned(zext_ln26_reg_1091) + unsigned(ap_const_lv10_260));
    add_ln26_40_fu_697_p2 <= std_logic_vector(unsigned(zext_ln26_reg_1091) + unsigned(ap_const_lv10_2A0));
    add_ln26_41_fu_726_p2 <= std_logic_vector(unsigned(zext_ln26_reg_1091) + unsigned(ap_const_lv10_2E0));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;

    ap_ST_fsm_state21_blk_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_ap_done)
    begin
        if ((grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_ap_done)
    begin
        if ((grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state3, icmp_ln22_fu_415_p2)
    begin
        if (((icmp_ln22_fu_415_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3, icmp_ln22_fu_415_p2)
    begin
        if (((icmp_ln22_fu_415_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= ap_const_lv32_20;
    cov_address0 <= grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_cov_address0;
    cov_ce0 <= grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_cov_ce0;
    cov_d0 <= grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_cov_d0;
    cov_we0 <= grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_cov_we0;

    data_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_address0, grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_data_address0, ap_CS_fsm_state2, ap_CS_fsm_state21, zext_ln26_33_fu_438_p1, zext_ln26_35_fu_466_p1, zext_ln26_37_fu_497_p1, zext_ln26_39_fu_523_p1, zext_ln26_41_fu_554_p1, zext_ln26_43_fu_583_p1, zext_ln26_45_fu_606_p1, zext_ln26_47_fu_633_p1, zext_ln26_49_fu_664_p1, zext_ln26_51_fu_693_p1, zext_ln26_53_fu_722_p1, zext_ln26_55_fu_751_p1, zext_ln26_57_fu_774_p1, zext_ln26_59_fu_798_p1, zext_ln26_61_fu_822_p1, zext_ln26_63_fu_846_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            data_address0 <= zext_ln26_63_fu_846_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            data_address0 <= zext_ln26_61_fu_822_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            data_address0 <= zext_ln26_59_fu_798_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            data_address0 <= zext_ln26_57_fu_774_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            data_address0 <= zext_ln26_55_fu_751_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_address0 <= zext_ln26_53_fu_722_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            data_address0 <= zext_ln26_51_fu_693_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_address0 <= zext_ln26_49_fu_664_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            data_address0 <= zext_ln26_47_fu_633_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            data_address0 <= zext_ln26_45_fu_606_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            data_address0 <= zext_ln26_43_fu_583_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            data_address0 <= zext_ln26_41_fu_554_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            data_address0 <= zext_ln26_39_fu_523_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            data_address0 <= zext_ln26_37_fu_497_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            data_address0 <= zext_ln26_35_fu_466_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            data_address0 <= zext_ln26_33_fu_438_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            data_address0 <= grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_address0 <= grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_address0;
        else 
            data_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    data_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_address1, grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_data_address1, ap_CS_fsm_state2, ap_CS_fsm_state21, zext_ln22_fu_427_p1, zext_ln26_34_fu_458_p1, zext_ln26_36_fu_492_p1, zext_ln26_38_fu_515_p1, zext_ln26_40_fu_549_p1, zext_ln26_42_fu_578_p1, zext_ln26_44_fu_598_p1, zext_ln26_46_fu_625_p1, zext_ln26_48_fu_659_p1, zext_ln26_50_fu_688_p1, zext_ln26_52_fu_717_p1, zext_ln26_54_fu_746_p1, zext_ln26_56_fu_766_p1, zext_ln26_58_fu_790_p1, zext_ln26_60_fu_814_p1, zext_ln26_62_fu_838_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            data_address1 <= zext_ln26_62_fu_838_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            data_address1 <= zext_ln26_60_fu_814_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            data_address1 <= zext_ln26_58_fu_790_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            data_address1 <= zext_ln26_56_fu_766_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            data_address1 <= zext_ln26_54_fu_746_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_address1 <= zext_ln26_52_fu_717_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            data_address1 <= zext_ln26_50_fu_688_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_address1 <= zext_ln26_48_fu_659_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            data_address1 <= zext_ln26_46_fu_625_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            data_address1 <= zext_ln26_44_fu_598_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            data_address1 <= zext_ln26_42_fu_578_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            data_address1 <= zext_ln26_40_fu_549_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            data_address1 <= zext_ln26_38_fu_515_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            data_address1 <= zext_ln26_36_fu_492_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            data_address1 <= zext_ln26_34_fu_458_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            data_address1 <= zext_ln22_fu_427_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            data_address1 <= grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_data_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_address1 <= grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_address1;
        else 
            data_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    data_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_ce0, grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_data_ce0, ap_CS_fsm_state2, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            data_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            data_ce0 <= grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_ce0 <= grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_ce0;
        else 
            data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_ce1, grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_data_ce1, ap_CS_fsm_state2, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            data_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            data_ce1 <= grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_data_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_ce1 <= grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_ce1;
        else 
            data_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    data_d0 <= grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_d0;
    data_d1 <= grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_d1;

    data_we0_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_we0 <= grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_we0;
        else 
            data_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_we1_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_we1 <= grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_data_we1;
        else 
            data_we1 <= ap_const_logic_0;
        end if; 
    end process;

    grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_ap_start <= grp_covariance_Pipeline_VITIS_LOOP_11_1_fu_355_ap_start_reg;
    grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_ap_start <= grp_covariance_Pipeline_VITIS_LOOP_23_5_fu_361_ap_start_reg;
    icmp_ln22_fu_415_p2 <= "1" when (j_fu_86 = ap_const_lv6_20) else "0";
        sext_ln26_10_fu_795_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln26_35_reg_1030),10));

        sext_ln26_11_fu_811_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_16_cast_reg_958),10));

        sext_ln26_12_fu_819_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln26_32_reg_941),10));

        sext_ln26_13_fu_835_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_15_cast_reg_924),10));

        sext_ln26_14_fu_843_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln26_reg_911),10));

        sext_ln26_1_fu_512_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_15_cast_reg_924),8));

        sext_ln26_2_fu_520_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln26_reg_911),8));

        sext_ln26_3_fu_595_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_16_cast_reg_958),9));

        sext_ln26_4_fu_603_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln26_32_reg_941),9));

        sext_ln26_5_fu_622_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_15_cast_reg_924),9));

        sext_ln26_6_fu_630_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln26_reg_911),9));

        sext_ln26_7_fu_763_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_18_cast_reg_1015),10));

        sext_ln26_8_fu_771_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln26_34_reg_999),10));

        sext_ln26_9_fu_787_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_19_cast_reg_1046),10));

        sext_ln26_fu_463_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln26_reg_911),7));

    tmp_15_cast_fu_451_p3 <= (ap_const_lv1_1 & i_reg_882);
    tmp_16_cast_fu_485_p3 <= (ap_const_lv2_2 & i_reg_882);
    tmp_18_cast_fu_542_p3 <= (ap_const_lv3_4 & i_reg_882);
    tmp_19_cast_fu_571_p3 <= (ap_const_lv3_5 & i_reg_882);
    tmp_22_cast_fu_652_p3 <= (ap_const_lv4_8 & i_reg_882);
    tmp_23_cast_fu_681_p3 <= (ap_const_lv4_9 & i_reg_882);
    tmp_24_cast_fu_710_p3 <= (ap_const_lv4_A & i_reg_882);
    tmp_25_cast_fu_739_p3 <= (ap_const_lv4_B & i_reg_882);
    tmp_s_fu_867_p3 <= (trunc_ln22_reg_897 & ap_const_lv5_0);
    trunc_ln22_fu_411_p1 <= j_fu_86(5 - 1 downto 0);
    trunc_ln23_fu_863_p1 <= data_q0(31 - 1 downto 0);
    trunc_ln26_33_fu_481_p1 <= data_q0(31 - 1 downto 0);
    trunc_ln26_34_fu_501_p1 <= data_q1(31 - 1 downto 0);
    trunc_ln26_35_fu_505_p1 <= data_q0(31 - 1 downto 0);
    trunc_ln26_36_fu_534_p1 <= data_q1(31 - 1 downto 0);
    trunc_ln26_37_fu_538_p1 <= data_q0(31 - 1 downto 0);
    trunc_ln26_38_fu_563_p1 <= data_q1(31 - 1 downto 0);
    trunc_ln26_39_fu_567_p1 <= data_q0(31 - 1 downto 0);
    trunc_ln26_40_fu_587_p1 <= data_q1(31 - 1 downto 0);
    trunc_ln26_41_fu_591_p1 <= data_q0(31 - 1 downto 0);
    trunc_ln26_42_fu_611_p1 <= data_q1(31 - 1 downto 0);
    trunc_ln26_43_fu_615_p1 <= data_q0(31 - 1 downto 0);
    trunc_ln26_44_fu_644_p1 <= data_q1(31 - 1 downto 0);
    trunc_ln26_45_fu_648_p1 <= data_q0(31 - 1 downto 0);
    trunc_ln26_46_fu_673_p1 <= data_q1(31 - 1 downto 0);
    trunc_ln26_47_fu_677_p1 <= data_q0(31 - 1 downto 0);
    trunc_ln26_48_fu_702_p1 <= data_q1(31 - 1 downto 0);
    trunc_ln26_49_fu_706_p1 <= data_q0(31 - 1 downto 0);
    trunc_ln26_50_fu_731_p1 <= data_q1(31 - 1 downto 0);
    trunc_ln26_51_fu_735_p1 <= data_q0(31 - 1 downto 0);
    trunc_ln26_52_fu_755_p1 <= data_q1(31 - 1 downto 0);
    trunc_ln26_53_fu_759_p1 <= data_q0(31 - 1 downto 0);
    trunc_ln26_54_fu_779_p1 <= data_q1(31 - 1 downto 0);
    trunc_ln26_55_fu_783_p1 <= data_q0(31 - 1 downto 0);
    trunc_ln26_56_fu_803_p1 <= data_q1(31 - 1 downto 0);
    trunc_ln26_57_fu_807_p1 <= data_q0(31 - 1 downto 0);
    trunc_ln26_58_fu_827_p1 <= data_q1(31 - 1 downto 0);
    trunc_ln26_59_fu_831_p1 <= data_q0(31 - 1 downto 0);
    trunc_ln26_60_fu_851_p1 <= data_q1(31 - 1 downto 0);
    trunc_ln26_61_fu_855_p1 <= data_q0(31 - 1 downto 0);
    trunc_ln26_62_fu_859_p1 <= data_q1(31 - 1 downto 0);
    trunc_ln26_fu_477_p1 <= data_q1(31 - 1 downto 0);
    xor_ln26_fu_432_p2 <= (j_fu_86 xor ap_const_lv6_20);
    zext_ln22_fu_427_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_fu_86),64));
    zext_ln26_31_fu_448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_882),8));
    zext_ln26_32_fu_509_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_882),9));
    zext_ln26_33_fu_438_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln26_fu_432_p2),64));
    zext_ln26_34_fu_458_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_cast_fu_451_p3),64));
    zext_ln26_35_fu_466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln26_fu_463_p1),64));
    zext_ln26_36_fu_492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_cast_fu_485_p3),64));
    zext_ln26_37_fu_497_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln26_32_reg_941),64));
    zext_ln26_38_fu_515_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln26_1_fu_512_p1),64));
    zext_ln26_39_fu_523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln26_2_fu_520_p1),64));
    zext_ln26_40_fu_549_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_cast_fu_542_p3),64));
    zext_ln26_41_fu_554_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln26_34_reg_999),64));
    zext_ln26_42_fu_578_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_cast_fu_571_p3),64));
    zext_ln26_43_fu_583_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln26_35_reg_1030),64));
    zext_ln26_44_fu_598_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln26_3_fu_595_p1),64));
    zext_ln26_45_fu_606_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln26_4_fu_603_p1),64));
    zext_ln26_46_fu_625_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln26_5_fu_622_p1),64));
    zext_ln26_47_fu_633_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln26_6_fu_630_p1),64));
    zext_ln26_48_fu_659_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_cast_fu_652_p3),64));
    zext_ln26_49_fu_664_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln26_38_reg_1108),64));
    zext_ln26_50_fu_688_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_cast_fu_681_p3),64));
    zext_ln26_51_fu_693_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln26_39_reg_1133),64));
    zext_ln26_52_fu_717_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_cast_fu_710_p3),64));
    zext_ln26_53_fu_722_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln26_40_reg_1158),64));
    zext_ln26_54_fu_746_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_cast_fu_739_p3),64));
    zext_ln26_55_fu_751_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln26_41_reg_1183),64));
    zext_ln26_56_fu_766_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln26_7_fu_763_p1),64));
    zext_ln26_57_fu_774_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln26_8_fu_771_p1),64));
    zext_ln26_58_fu_790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln26_9_fu_787_p1),64));
    zext_ln26_59_fu_798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln26_10_fu_795_p1),64));
    zext_ln26_60_fu_814_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln26_11_fu_811_p1),64));
    zext_ln26_61_fu_822_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln26_12_fu_819_p1),64));
    zext_ln26_62_fu_838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln26_13_fu_835_p1),64));
    zext_ln26_63_fu_846_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln26_14_fu_843_p1),64));
    zext_ln26_fu_619_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_882),10));
end behav;
