// Seed: 2364684531
module module_0 #(
    parameter id_1 = 32'd7
);
  wire _id_1;
  ;
  parameter id_2 = 1'd0;
  logic [7:0][id_1 : 1] id_3 = |id_3[id_1==id_1];
  integer id_4;
  wor id_5 = -1;
  logic id_6;
  ;
  parameter real id_7 = id_2[-1][1];
  assign id_6[-1] = id_4[-1];
  assign id_1 = id_2;
  wire id_8 = id_5, id_9 = id_3, id_10 = id_4;
  assign id_9 = id_6;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output reg id_1;
  module_0 modCall_1 ();
  initial id_1 = -1;
endmodule
