# vsim -c sim_risc16ba -l sim_risc16ba.log -wlf sim_risc16ba.wlf -do "add wave -r /sim_risc16ba/risc16ba_inst/* /sim_risc16ba/mem; run -all" 
# Start time: 14:11:21 on Feb 25,2021
# Loading sv_std.std
# Loading work.sim_risc16ba
# Loading work.risc16ba
# Loading work.reg_file
# Loading work.alu16
# add wave -r /sim_risc16ba/risc16ba_inst/* /sim_risc16ba/mem
# (vsim-4077) Logging very large object: /sim_risc16ba/mem
#  run -all
# ==== clock: 1030 ====
#  if_pc:001c if_ir:0010010000000001
#  rf_pc:001a rf_ir:0000010001110001 rf_treg1:0000 rf_treg2:7fa2 rf_immediate:0071
#  ex_ir:0000001100100100 ex_result:7fa2
#  daddr:7fa2 ddin:0000 ddout:xxxx doe:1 dwe0:0 dwe1:0
#  iaddr:001c idin:0470 ioe:1
#  alu_ain:0000 alu_bin:7fa2 alu_op:0001 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 8000 7f00 c000 00a2 0000 0000 0000 0000
#  mem[c000-c007]: xx xx xx xx xx xx xx xx
#  mem[c008-c00f]: xx xx xx xx xx xx xx xx
#  mem[c010-c017]: xx xx xx xx xx xx xx xx
#  mem[c018-c01f]: xx xx xx xx xx xx xx xx
#  mem[c020-c027]: xx xx xx xx xx xx xx xx
#  mem[c028-c02f]: xx xx xx xx xx xx xx xx
#  mem[c030-c037]: xx xx xx xx xx xx xx xx
# 
# ** Note: $finish    : sim_risc16ba_s.sv(65)
#    Time: 41240 ns  Iteration: 0  Instance: /sim_risc16ba
# End time: 14:11:21 on Feb 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
