* Z:\mnt\design.r\spice\examples\ADP5072.asc
R2 N002 0 4.75k
R1 OUT1 N002 66.5k
R6 N010 0 50k
C5 N009 N010 2n
L1 IN N001 6.8
D1 N001 OUT1 MBRS140
C1 OUT1 0 5
Rload1 OUT1 0 200
C4 N008 0 1
V1 IN 0 5
R5 N007 N008 15.8k
R4 OUT2 N007 115k
L2 N005 0 6.8
D2 OUT2 N005 MBRS140
C3 OUT2 0 5
Rload2 OUT2 0 200
R3 N004 0 50k
C2 N003 N004 2n
XU1 NC_01 IN N009 IN N001 MP_02 N003 N002 NC_03 0 MP_04 N006 N007 0 MP_05 IN IN N008 N005 ADP5072 CL1=1.1 CS1=151.83m Ron1=175m CL2=0.6 CS2=151.83m Ron2=350m SS=1
R7 N006 0 268k
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 4.5m startup
.lib ADP5072.sub
.backanno
.end
