

================================================================
== Vitis HLS Report for 'streamingDataCommutor_complex_ap_fixed_25_11_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:43:12 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.408 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                   Type                   |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |       11|       12|  44.000 ns|  48.000 ns|   10|   10|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_231_1  |       11|       11|         3|          1|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fftOutData_local2, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fftOutData_local, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%br_ln231 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 7 'br' 'br_ln231' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.14>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %codeRepl, i1 0, void %._crit_edge5, i1 1, void"   --->   Operation 8 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%t59 = phi i4 0, void %codeRepl, i4 %t, void %._crit_edge5, i4 0, void"   --->   Operation 9 'phi' 't59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %.split, void %rewind_init"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fftOutData_local2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fftOutData_local, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln231 = br void %.split" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 13 'br' 'br_ln231' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 16 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%fifo_has_next_sample = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i256P0A, i256 %fftOutData_local, i32 1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 17 'nbreadreq' 'fifo_has_next_sample' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 8> <FIFO>
ST_2 : Operation 18 [1/1] (0.70ns)   --->   "%t = add i4 %t59, i4 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 18 'add' 't' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln237 = br i1 %fifo_has_next_sample, void, void %.critedge254" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:237]   --->   Operation 19 'br' 'br_ln237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%delay_line_stall_6_load = load i1 %delay_line_stall_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:281]   --->   Operation 20 'load' 'delay_line_stall_6_load' <Predicate = (!fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.38ns)   --->   "%br_ln281 = br i1 %delay_line_stall_6_load, void %._crit_edge6, void %._crit_edge5" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:281]   --->   Operation 21 'br' 'br_ln281' <Predicate = (!fifo_has_next_sample)> <Delay = 0.38>
ST_2 : Operation 22 [1/1] (1.14ns)   --->   "%fftOutData_local_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fftOutData_local" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'fftOutData_local_read' <Predicate = (fifo_has_next_sample)> <Delay = 1.14> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 8> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%temp_tagged_input_triangle_delay_input_sample_M_real_V_0 = trunc i256 %fftOutData_local_read" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'trunc' 'temp_tagged_input_triangle_delay_input_sample_M_real_V_0' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%temp_tagged_input_triangle_delay_input_sample_M_imag_V_0 = partselect i25 @_ssdm_op_PartSelect.i25.i256.i32.i32, i256 %fftOutData_local_read, i32 32, i32 56" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'partselect' 'temp_tagged_input_triangle_delay_input_sample_M_imag_V_0' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%temp_tagged_input_triangle_delay_input_sample_M_real_V_1 = partselect i25 @_ssdm_op_PartSelect.i25.i256.i32.i32, i256 %fftOutData_local_read, i32 64, i32 88" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'partselect' 'temp_tagged_input_triangle_delay_input_sample_M_real_V_1' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%temp_tagged_input_triangle_delay_input_sample_M_imag_V_1 = partselect i25 @_ssdm_op_PartSelect.i25.i256.i32.i32, i256 %fftOutData_local_read, i32 96, i32 120" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'partselect' 'temp_tagged_input_triangle_delay_input_sample_M_imag_V_1' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%temp_tagged_input_triangle_delay_input_sample_M_real_V_2 = partselect i25 @_ssdm_op_PartSelect.i25.i256.i32.i32, i256 %fftOutData_local_read, i32 128, i32 152" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'partselect' 'temp_tagged_input_triangle_delay_input_sample_M_real_V_2' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%temp_tagged_input_triangle_delay_input_sample_M_imag_V_2 = partselect i25 @_ssdm_op_PartSelect.i25.i256.i32.i32, i256 %fftOutData_local_read, i32 160, i32 184" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'partselect' 'temp_tagged_input_triangle_delay_input_sample_M_imag_V_2' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%temp_tagged_input_triangle_delay_input_sample_M_real_V_3 = partselect i25 @_ssdm_op_PartSelect.i25.i256.i32.i32, i256 %fftOutData_local_read, i32 192, i32 216" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'partselect' 'temp_tagged_input_triangle_delay_input_sample_M_real_V_3' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%temp_tagged_input_triangle_delay_input_sample_M_imag_V_3 = partselect i25 @_ssdm_op_PartSelect.i25.i256.i32.i32, i256 %fftOutData_local_read, i32 224, i32 248" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'partselect' 'temp_tagged_input_triangle_delay_input_sample_M_imag_V_3' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%control_count_V_6_load = load i2 %control_count_V_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:241]   --->   Operation 31 'load' 'control_count_V_6_load' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln241 = store i2 %control_count_V_6_load, i2 %control_bits_V_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:241]   --->   Operation 32 'store' 'store_ln241' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.43ns)   --->   "%add_ln870 = add i2 %control_count_V_6_load, i2 1"   --->   Operation 33 'add' 'add_ln870' <Predicate = (fifo_has_next_sample)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln252 = store i2 %add_ln870, i2 %control_count_V_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:252]   --->   Operation 34 'store' 'store_ln252' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sample_in_read_count_V_6_load = load i2 %sample_in_read_count_V_6"   --->   Operation 35 'load' 'sample_in_read_count_V_6_load' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.43ns)   --->   "%add_ln870_4 = add i2 %sample_in_read_count_V_6_load, i2 1"   --->   Operation 36 'add' 'add_ln870_4' <Predicate = (fifo_has_next_sample)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.34ns)   --->   "%icmp_ln256 = icmp_ne  i2 %sample_in_read_count_V_6_load, i2 3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:256]   --->   Operation 37 'icmp' 'icmp_ln256' <Predicate = (fifo_has_next_sample)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln870 = store i2 %add_ln870_4, i2 %sample_in_read_count_V_6"   --->   Operation 38 'store' 'store_ln870' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln258 = store i1 %icmp_ln256, i1 %delay_line_stall_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:258]   --->   Operation 39 'store' 'store_ln258' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln281 = br void %._crit_edge6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:281]   --->   Operation 40 'br' 'br_ln281' <Predicate = (fifo_has_next_sample)> <Delay = 0.38>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln310 = br void %._crit_edge5" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:310]   --->   Operation 41 'br' 'br_ln310' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.65ns)   --->   "%icmp_ln231 = icmp_eq  i4 %t59, i4 9" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 42 'icmp' 'icmp_ln231' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln231 = br i1 %icmp_ln231, void %rewind_header, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 43 'br' 'br_ln231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln316 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:316]   --->   Operation 44 'br' 'br_ln316' <Predicate = (icmp_ln231)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_valid_0 = phi i1 1, void %.critedge254, i1 0, void"   --->   Operation 45 'phi' 'temp_tagged_mux_chain_input_valid_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0 = phi i25 %temp_tagged_input_triangle_delay_input_sample_M_imag_V_3, void %.critedge254, i25 0, void"   --->   Operation 46 'phi' 'temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0 = phi i25 %temp_tagged_input_triangle_delay_input_sample_M_imag_V_2, void %.critedge254, i25 0, void"   --->   Operation 47 'phi' 'temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0 = phi i25 %temp_tagged_input_triangle_delay_input_sample_M_imag_V_1, void %.critedge254, i25 0, void"   --->   Operation 48 'phi' 'temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_imag_V_0 = phi i25 %temp_tagged_input_triangle_delay_input_sample_M_imag_V_0, void %.critedge254, i25 0, void"   --->   Operation 49 'phi' 'temp_tagged_mux_chain_input_sample_M_imag_V_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0 = phi i25 %temp_tagged_input_triangle_delay_input_sample_M_real_V_3, void %.critedge254, i25 0, void"   --->   Operation 50 'phi' 'temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0 = phi i25 %temp_tagged_input_triangle_delay_input_sample_M_real_V_2, void %.critedge254, i25 0, void"   --->   Operation 51 'phi' 'temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0 = phi i25 %temp_tagged_input_triangle_delay_input_sample_M_real_V_1, void %.critedge254, i25 0, void"   --->   Operation 52 'phi' 'temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_real_V_0 = phi i25 %temp_tagged_input_triangle_delay_input_sample_M_real_V_0, void %.critedge254, i25 0, void"   --->   Operation 53 'phi' 'temp_tagged_mux_chain_input_sample_M_real_V_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_03_i = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i1.i25.i25, i1 %temp_tagged_mux_chain_input_valid_0, i25 %temp_tagged_input_triangle_delay_input_sample_M_imag_V_3_0, i25 %temp_tagged_input_triangle_delay_input_sample_M_real_V_3_0"   --->   Operation 54 'bitconcatenate' 'p_03_i' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.61ns)   --->   "%p_06_i = memshiftread i51 @_ssdm_op_MemShiftRead.[3 x i51]P0A, i51 2, i51 %p_03_i, i1 1"   --->   Operation 55 'memshiftread' 'p_06_i' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 51> <Depth = 3> <ShiftMem>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_real_V_3 = trunc i51 %p_06_i"   --->   Operation 56 'trunc' 'temp_tagged_mux_chain_input_sample_M_real_V_3' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_imag_V_3 = partselect i25 @_ssdm_op_PartSelect.i25.i51.i32.i32, i51 %p_06_i, i32 25, i32 49"   --->   Operation 57 'partselect' 'temp_tagged_mux_chain_input_sample_M_imag_V_3' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_valid_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %p_06_i, i32 50"   --->   Operation 58 'bitselect' 'temp_tagged_mux_chain_input_valid_3' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_04_i = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i1.i25.i25, i1 %temp_tagged_mux_chain_input_valid_0, i25 %temp_tagged_input_triangle_delay_input_sample_M_imag_V_2_0, i25 %temp_tagged_input_triangle_delay_input_sample_M_real_V_2_0"   --->   Operation 59 'bitconcatenate' 'p_04_i' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.61ns)   --->   "%p_07_i = memshiftread i51 @_ssdm_op_MemShiftRead.[2 x i51]P0A, i51 1, i51 %p_04_i, i1 1"   --->   Operation 60 'memshiftread' 'p_07_i' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 51> <Depth = 2> <ShiftMem>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_real_V_2 = trunc i51 %p_07_i"   --->   Operation 61 'trunc' 'temp_tagged_mux_chain_input_sample_M_real_V_2' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_imag_V_2 = partselect i25 @_ssdm_op_PartSelect.i25.i51.i32.i32, i51 %p_07_i, i32 25, i32 49"   --->   Operation 62 'partselect' 'temp_tagged_mux_chain_input_sample_M_imag_V_2' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_valid_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %p_07_i, i32 50"   --->   Operation 63 'bitselect' 'temp_tagged_mux_chain_input_valid_2' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_05_i = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i1.i25.i25, i1 %temp_tagged_mux_chain_input_valid_0, i25 %temp_tagged_input_triangle_delay_input_sample_M_imag_V_1_0, i25 %temp_tagged_input_triangle_delay_input_sample_M_real_V_1_0"   --->   Operation 64 'bitconcatenate' 'p_05_i' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.61ns)   --->   "%p_0_i = memshiftread i51 @_ssdm_op_MemShiftRead.[1 x i51]P0A, i51 0, i51 %p_05_i, i1 1"   --->   Operation 65 'memshiftread' 'p_0_i' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 51> <Depth = 1> <ShiftMem>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_real_V_1 = trunc i51 %p_0_i"   --->   Operation 66 'trunc' 'temp_tagged_mux_chain_input_sample_M_real_V_1' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_imag_V_1 = partselect i25 @_ssdm_op_PartSelect.i25.i51.i32.i32, i51 %p_0_i, i32 25, i32 49"   --->   Operation 67 'partselect' 'temp_tagged_mux_chain_input_sample_M_imag_V_1' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_valid_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %p_0_i, i32 50"   --->   Operation 68 'bitselect' 'temp_tagged_mux_chain_input_valid_1' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%control_bits_V_6_load = load i2 %control_bits_V_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:285]   --->   Operation 69 'load' 'control_bits_V_6_load' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i2 %control_bits_V_6_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:66]   --->   Operation 70 'zext' 'zext_ln66' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.61ns)   --->   "%DataOut = memshiftread i32 @_ssdm_op_MemShiftRead.[1 x i32]P0A, i32 0, i32 %zext_ln66, i1 1"   --->   Operation 71 'memshiftread' 'DataOut' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 1> <ShiftMem>
ST_3 : Operation 72 [1/1] (0.45ns)   --->   "%temp_tagged_output_triangle_input_sample_M_real_V_0 = mux i25 @_ssdm_op_Mux.ap_auto.4i25.i2, i25 %temp_tagged_mux_chain_input_sample_M_real_V_0, i25 %temp_tagged_mux_chain_input_sample_M_real_V_1, i25 %temp_tagged_mux_chain_input_sample_M_real_V_2, i25 %temp_tagged_mux_chain_input_sample_M_real_V_3, i2 %control_bits_V_6_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 72 'mux' 'temp_tagged_output_triangle_input_sample_M_real_V_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.45ns)   --->   "%temp_tagged_output_triangle_input_sample_M_imag_V_0 = mux i25 @_ssdm_op_Mux.ap_auto.4i25.i2, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_0, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_1, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_2, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_3, i2 %control_bits_V_6_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 73 'mux' 'temp_tagged_output_triangle_input_sample_M_imag_V_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.45ns)   --->   "%temp_tagged_output_triangle_input_valid_0 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %temp_tagged_mux_chain_input_valid_0, i1 %temp_tagged_mux_chain_input_valid_1, i1 %temp_tagged_mux_chain_input_valid_2, i1 %temp_tagged_mux_chain_input_valid_3, i2 %control_bits_V_6_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 74 'mux' 'temp_tagged_output_triangle_input_valid_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln316 = trunc i32 %DataOut"   --->   Operation 75 'trunc' 'trunc_ln316' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln66_7 = zext i2 %trunc_ln316" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:66]   --->   Operation 76 'zext' 'zext_ln66_7' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.61ns)   --->   "%DataOut_11 = memshiftread i32 @_ssdm_op_MemShiftRead.[1 x i32]P0A, i32 0, i32 %zext_ln66_7, i1 1"   --->   Operation 77 'memshiftread' 'DataOut_11' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 1> <ShiftMem>
ST_3 : Operation 78 [1/1] (0.45ns)   --->   "%temp_tagged_output_triangle_input_sample_M_real_V_1 = mux i25 @_ssdm_op_Mux.ap_auto.4i25.i2, i25 %temp_tagged_mux_chain_input_sample_M_real_V_0, i25 %temp_tagged_mux_chain_input_sample_M_real_V_1, i25 %temp_tagged_mux_chain_input_sample_M_real_V_2, i25 %temp_tagged_mux_chain_input_sample_M_real_V_3, i2 %trunc_ln316" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 78 'mux' 'temp_tagged_output_triangle_input_sample_M_real_V_1' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.45ns)   --->   "%temp_tagged_output_triangle_input_sample_M_imag_V_1 = mux i25 @_ssdm_op_Mux.ap_auto.4i25.i2, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_0, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_1, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_2, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_3, i2 %trunc_ln316" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 79 'mux' 'temp_tagged_output_triangle_input_sample_M_imag_V_1' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.45ns)   --->   "%temp_tagged_output_triangle_input_valid_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %temp_tagged_mux_chain_input_valid_0, i1 %temp_tagged_mux_chain_input_valid_1, i1 %temp_tagged_mux_chain_input_valid_2, i1 %temp_tagged_mux_chain_input_valid_3, i2 %trunc_ln316" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 80 'mux' 'temp_tagged_output_triangle_input_valid_1' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln316_6 = trunc i32 %DataOut_11"   --->   Operation 81 'trunc' 'trunc_ln316_6' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln66_8 = zext i2 %trunc_ln316_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:66]   --->   Operation 82 'zext' 'zext_ln66_8' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.61ns)   --->   "%DataOut_12 = memshiftread i32 @_ssdm_op_MemShiftRead.[1 x i32]P0A, i32 0, i32 %zext_ln66_8, i1 1"   --->   Operation 83 'memshiftread' 'DataOut_12' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 1> <ShiftMem>
ST_3 : Operation 84 [1/1] (0.45ns)   --->   "%temp_tagged_output_triangle_input_sample_M_real_V_2 = mux i25 @_ssdm_op_Mux.ap_auto.4i25.i2, i25 %temp_tagged_mux_chain_input_sample_M_real_V_0, i25 %temp_tagged_mux_chain_input_sample_M_real_V_1, i25 %temp_tagged_mux_chain_input_sample_M_real_V_2, i25 %temp_tagged_mux_chain_input_sample_M_real_V_3, i2 %trunc_ln316_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 84 'mux' 'temp_tagged_output_triangle_input_sample_M_real_V_2' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.45ns)   --->   "%temp_tagged_output_triangle_input_sample_M_imag_V_2 = mux i25 @_ssdm_op_Mux.ap_auto.4i25.i2, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_0, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_1, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_2, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_3, i2 %trunc_ln316_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 85 'mux' 'temp_tagged_output_triangle_input_sample_M_imag_V_2' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.45ns)   --->   "%temp_tagged_output_triangle_input_valid_2 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %temp_tagged_mux_chain_input_valid_0, i1 %temp_tagged_mux_chain_input_valid_1, i1 %temp_tagged_mux_chain_input_valid_2, i1 %temp_tagged_mux_chain_input_valid_3, i2 %trunc_ln316_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 86 'mux' 'temp_tagged_output_triangle_input_valid_2' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i32 %DataOut_12" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79]   --->   Operation 87 'trunc' 'trunc_ln79' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.45ns)   --->   "%temp_tagged_output_triangle_input_sample_M_real_V_3 = mux i25 @_ssdm_op_Mux.ap_auto.4i25.i2, i25 %temp_tagged_mux_chain_input_sample_M_real_V_0, i25 %temp_tagged_mux_chain_input_sample_M_real_V_1, i25 %temp_tagged_mux_chain_input_sample_M_real_V_2, i25 %temp_tagged_mux_chain_input_sample_M_real_V_3, i2 %trunc_ln79" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79]   --->   Operation 88 'mux' 'temp_tagged_output_triangle_input_sample_M_real_V_3' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.45ns)   --->   "%temp_tagged_output_triangle_input_sample_M_imag_V_3 = mux i25 @_ssdm_op_Mux.ap_auto.4i25.i2, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_0, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_1, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_2, i25 %temp_tagged_mux_chain_input_sample_M_imag_V_3, i2 %trunc_ln79" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79]   --->   Operation 89 'mux' 'temp_tagged_output_triangle_input_sample_M_imag_V_3' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.45ns)   --->   "%temp_tagged_output_triangle_input_valid_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %temp_tagged_mux_chain_input_valid_0, i1 %temp_tagged_mux_chain_input_valid_1, i1 %temp_tagged_mux_chain_input_valid_2, i1 %temp_tagged_mux_chain_input_valid_3, i2 %trunc_ln79" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79]   --->   Operation 90 'mux' 'temp_tagged_output_triangle_input_valid_3' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%p_i = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i1.i25.i25, i1 %temp_tagged_output_triangle_input_valid_0, i25 %temp_tagged_output_triangle_input_sample_M_imag_V_0, i25 %temp_tagged_output_triangle_input_sample_M_real_V_0"   --->   Operation 91 'bitconcatenate' 'p_i' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.61ns)   --->   "%p_18_i = memshiftread i51 @_ssdm_op_MemShiftRead.[3 x i51]P0A, i51 2, i51 %p_i, i1 1"   --->   Operation 92 'memshiftread' 'p_18_i' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 51> <Depth = 3> <ShiftMem>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%commuted_output_sample_M_real_V_0 = trunc i51 %p_18_i"   --->   Operation 93 'trunc' 'commuted_output_sample_M_real_V_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%commuted_output_sample_M_imag_V_0 = partselect i25 @_ssdm_op_PartSelect.i25.i51.i32.i32, i51 %p_18_i, i32 25, i32 49"   --->   Operation 94 'partselect' 'commuted_output_sample_M_imag_V_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln297_8)   --->   "%commuted_output_valid_0 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %p_18_i, i32 50"   --->   Operation 95 'bitselect' 'commuted_output_valid_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%p_19_i = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i1.i25.i25, i1 %temp_tagged_output_triangle_input_valid_1, i25 %temp_tagged_output_triangle_input_sample_M_imag_V_1, i25 %temp_tagged_output_triangle_input_sample_M_real_V_1"   --->   Operation 96 'bitconcatenate' 'p_19_i' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.61ns)   --->   "%p_20_i = memshiftread i51 @_ssdm_op_MemShiftRead.[2 x i51]P0A, i51 1, i51 %p_19_i, i1 1"   --->   Operation 97 'memshiftread' 'p_20_i' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 51> <Depth = 2> <ShiftMem>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%commuted_output_sample_M_real_V_1 = trunc i51 %p_20_i"   --->   Operation 98 'trunc' 'commuted_output_sample_M_real_V_1' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%commuted_output_sample_M_imag_V_1 = partselect i25 @_ssdm_op_PartSelect.i25.i51.i32.i32, i51 %p_20_i, i32 25, i32 49"   --->   Operation 99 'partselect' 'commuted_output_sample_M_imag_V_1' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln297_8)   --->   "%commuted_output_valid_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %p_20_i, i32 50"   --->   Operation 100 'bitselect' 'commuted_output_valid_1' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%p_21_i = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i1.i25.i25, i1 %temp_tagged_output_triangle_input_valid_2, i25 %temp_tagged_output_triangle_input_sample_M_imag_V_2, i25 %temp_tagged_output_triangle_input_sample_M_real_V_2"   --->   Operation 101 'bitconcatenate' 'p_21_i' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.61ns)   --->   "%p_0_i5 = memshiftread i51 @_ssdm_op_MemShiftRead.[1 x i51]P0A, i51 0, i51 %p_21_i, i1 1"   --->   Operation 102 'memshiftread' 'p_0_i5' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 51> <Depth = 1> <ShiftMem>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%commuted_output_sample_M_real_V_2 = trunc i51 %p_0_i5"   --->   Operation 103 'trunc' 'commuted_output_sample_M_real_V_2' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%commuted_output_sample_M_imag_V_2 = partselect i25 @_ssdm_op_PartSelect.i25.i51.i32.i32, i51 %p_0_i5, i32 25, i32 49"   --->   Operation 104 'partselect' 'commuted_output_sample_M_imag_V_2' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln297_8)   --->   "%commuted_output_valid_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %p_0_i5, i32 50"   --->   Operation 105 'bitselect' 'commuted_output_valid_2' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln297_8)   --->   "%and_ln297 = and i1 %commuted_output_valid_0, i1 %commuted_output_valid_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:297]   --->   Operation 106 'and' 'and_ln297' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln297_8)   --->   "%and_ln297_7 = and i1 %commuted_output_valid_2, i1 %temp_tagged_output_triangle_input_valid_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:297]   --->   Operation 107 'and' 'and_ln297_7' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln297_8 = and i1 %and_ln297_7, i1 %and_ln297" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:297]   --->   Operation 108 'and' 'and_ln297_8' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln297 = br i1 %and_ln297_8, void %.critedge260, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:297]   --->   Operation 109 'br' 'br_ln297' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.14>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i249 @_ssdm_op_BitConcatenate.i249.i25.i7.i25.i7.i25.i7.i25.i7.i25.i7.i25.i7.i25.i7.i25, i25 %temp_tagged_output_triangle_input_sample_M_imag_V_3, i7 0, i25 %temp_tagged_output_triangle_input_sample_M_real_V_3, i7 0, i25 %commuted_output_sample_M_imag_V_2, i7 0, i25 %commuted_output_sample_M_real_V_2, i7 0, i25 %commuted_output_sample_M_imag_V_1, i7 0, i25 %commuted_output_sample_M_real_V_1, i7 0, i25 %commuted_output_sample_M_imag_V_0, i7 0, i25 %commuted_output_sample_M_real_V_0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 110 'bitconcatenate' 'tmp' <Predicate = (!delay_line_stall_6_load & and_ln297_8) | (fifo_has_next_sample & and_ln297_8)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i249 %tmp" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 111 'zext' 'zext_ln174' <Predicate = (!delay_line_stall_6_load & and_ln297_8) | (fifo_has_next_sample & and_ln297_8)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (1.14ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fftOutData_local2, i256 %zext_ln174" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'write' 'write_ln174' <Predicate = (!delay_line_stall_6_load & and_ln297_8) | (fifo_has_next_sample & and_ln297_8)> <Delay = 1.14> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 8> <FIFO>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln309 = br void %.critedge260" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:309]   --->   Operation 113 'br' 'br_ln309' <Predicate = (!delay_line_stall_6_load & and_ln297_8) | (fifo_has_next_sample & and_ln297_8)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%return_ln316 = return void @_ssdm_op_Return" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:316]   --->   Operation 114 'return' 'return_ln316' <Predicate = (icmp_ln231)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [11]  (0.387 ns)

 <State 2>: 1.14ns
The critical path consists of the following:
	fifo read operation ('fftOutData_local_read', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'fftOutData_local' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [29]  (1.14 ns)

 <State 3>: 2.41ns
The critical path consists of the following:
	'load' operation ('DataIn', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:285) on static variable 'control_bits_V_6' [73]  (0 ns)
	'memshiftread' operation ('DataOut') [75]  (0.611 ns)
	'memshiftread' operation ('DataOut') [81]  (0.611 ns)
	'memshiftread' operation ('DataOut') [87]  (0.611 ns)
	'mux' operation ('temp_tagged_output_triangle_input.valid[3]', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79) [94]  (0.453 ns)
	'and' operation ('and_ln297_7', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:297) [111]  (0 ns)
	'and' operation ('and_ln297_8', /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:297) [112]  (0.122 ns)

 <State 4>: 1.14ns
The critical path consists of the following:
	fifo write operation ('write_ln174', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'fftOutData_local2' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [117]  (1.14 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
