Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.51 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.51 secs
 
--> Reading design: MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED"
Output Format                      : NGC
Target Device                      : xc6slx150-3-fgg900

---- Source Options
Top Module Name                    : MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\RegisteredMultiplier.v" into library work
Parsing module <RegisteredMultiplier>.
Analyzing Verilog file "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MultiplyAdd.v" into library work
Parsing module <MultiplyAdd>.
Analyzing Verilog file "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\DotProduct_Systolic_2.v" into library work
Parsing module <DotProduct_Systolic_2>.
Analyzing Verilog file "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\DotProduct_9_S2E_HRx5_C2_A0.v" into library work
Parsing module <DotProduct_9_S2E_HRx5_C2_A0>.
Analyzing Verilog file "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixVectorMultiply_5_9_2PR_S2E_HRx5_C2_A0_VL.v" into library work
Parsing module <MatrixVectorMultiply_5_9_2PR_S2E_HRx5_C2_A0_VL>.
Analyzing Verilog file "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\SItoSoE_9_HRx5_IL_OR.v" into library work
Parsing module <SItoSoE_9_HRx5_IL_OR>.
Analyzing Verilog file "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_S2E_HRx5_C2_A0_CL_RL.v" into library work
Parsing module <MatrixMatrixMultiply_5_9_5_2PR_2PC_S2E_HRx5_C2_A0_CL_RL>.
Analyzing Verilog file "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" into library work
Parsing module <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR>.
Analyzing Verilog file "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED.v" into library work
Parsing module <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.

Elaborating module <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR(IN_WIDTH=11,INPUT_REG_DEPTH=1,MULT_PIPE_DEPTH=0)>.

Elaborating module <SItoSoE_9_HRx5_IL_OR(IN_WIDTH=11)>.
WARNING:HDLCompiler:413 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\SItoSoE_9_HRx5_IL_OR.v" Line 34: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\SItoSoE_9_HRx5_IL_OR.v" Line 81: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 38: Assignment to A0NISS ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 39: Size mismatch in connection of port <inSeries>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 39: Assignment to A0IS ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 43: Assignment to A0S2outReady ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 44: Size mismatch in connection of port <outSeries>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 44: Assignment to A0outSeries ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 46: Assignment to A0S1earlyOutReady ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 47: Assignment to A0S2earlyOutReady ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 54: Assignment to A1NISS ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 55: Size mismatch in connection of port <inSeries>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 55: Assignment to A1IS ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 58: Assignment to A1outReady ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 59: Assignment to A1S2outReady ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 60: Size mismatch in connection of port <outSeries>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 60: Assignment to A1outSeries ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 62: Assignment to A1S1earlyOutReady ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 63: Assignment to A1S2earlyOutReady ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 72: Assignment to B0NISS ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 73: Size mismatch in connection of port <inSeries>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 73: Assignment to B0IS ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 77: Assignment to B0S2outReady ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 78: Size mismatch in connection of port <outSeries>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 78: Assignment to B0outSeries ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 80: Assignment to B0S1earlyOutReady ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 81: Assignment to B0S2earlyOutReady ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 88: Assignment to B1NISS ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 89: Size mismatch in connection of port <inSeries>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 89: Assignment to B1IS ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 92: Assignment to B1outReady ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 93: Assignment to B1S2outReady ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 94: Size mismatch in connection of port <outSeries>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 94: Assignment to B1outSeries ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 96: Assignment to B1S1earlyOutReady ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 97: Assignment to B1S2earlyOutReady ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 116: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 130: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 144: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <MatrixMatrixMultiply_5_9_5_2PR_2PC_S2E_HRx5_C2_A0_CL_RL(IN_WIDTH=11,INPUT_REG_DEPTH=1,MULT_PIPE_DEPTH=0)>.

Elaborating module <MatrixVectorMultiply_5_9_2PR_S2E_HRx5_C2_A0_VL(IN_WIDTH=11,INPUT_REG_DEPTH=1,MULT_PIPE_DEPTH=0)>.

Elaborating module <DotProduct_9_S2E_HRx5_C2_A0(IN_WIDTH=11,INPUT_REG_DEPTH=1,MULT_PIPE_DEPTH=0)>.

Elaborating module <DotProduct_Systolic_2(IN_WIDTH=11,INPUT_REG_DEPTH=1,MULT_PIPE_DEPTH=0)>.

Elaborating module <RegisteredMultiplier(IN_WIDTH=11,INPUT_REG_DEPTH=1,MULT_PIPE_DEPTH=0)>.
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\DotProduct_Systolic_2.v" Line 25: Assignment to MOR0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\DotProduct_Systolic_2.v" Line 27: Assignment to eMOR0 ignored, since the identifier is never used

Elaborating module <MultiplyAdd(IN_M_WIDTH=11,IN_A_WIDTH=22,OUT_WIDTH=23,INPUT_REG_DEPTH=1,MULT_PIPE_DEPTH=0)>.
WARNING:HDLCompiler:413 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\DotProduct_9_S2E_HRx5_C2_A0.v" Line 48: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\DotProduct_9_S2E_HRx5_C2_A0.v" Line 90: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixVectorMultiply_5_9_2PR_S2E_HRx5_C2_A0_VL.v" Line 44: Assignment to newInSeriesStart1 ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixVectorMultiply_5_9_2PR_S2E_HRx5_C2_A0_VL.v" Line 45: Size mismatch in connection of port <inSeries>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixVectorMultiply_5_9_2PR_S2E_HRx5_C2_A0_VL.v" Line 45: Assignment to inSeries1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixVectorMultiply_5_9_2PR_S2E_HRx5_C2_A0_VL.v" Line 65: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixVectorMultiply_5_9_2PR_S2E_HRx5_C2_A0_VL.v" Line 129: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_S2E_HRx5_C2_A0_CL_RL.v" Line 61: Assignment to newInSeriesStart1 ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_S2E_HRx5_C2_A0_CL_RL.v" Line 62: Size mismatch in connection of port <inSeries>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_S2E_HRx5_C2_A0_CL_RL.v" Line 62: Assignment to inSeries1 ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_S2E_HRx5_C2_A0_CL_RL.v" Line 63: Size mismatch in connection of port <rowSetInNo>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_S2E_HRx5_C2_A0_CL_RL.v" Line 63: Assignment to rowSetInNo1 ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_S2E_HRx5_C2_A0_CL_RL.v" Line 70: Size mismatch in connection of port <rowSetOutNo>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_S2E_HRx5_C2_A0_CL_RL.v" Line 70: Assignment to LLrowSetOutNo1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_S2E_HRx5_C2_A0_CL_RL.v" Line 93: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_S2E_HRx5_C2_A0_CL_RL.v" Line 274: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 153: Assignment to MMNewInSeriesStart ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 154: Size mismatch in connection of port <inSeries>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 154: Assignment to MMInSeries ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 155: Size mismatch in connection of port <rowSetInNo>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 155: Assignment to MMRowSetInNo ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 156: Size mismatch in connection of port <columnSetInNo>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" Line 156: Assignment to MMColumnSetInNo ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
    Related source file is "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED.v".
        IN_WIDTH = 11
        INPUT_REG_DEPTH = 1
        MULT_PIPE_DEPTH = 0
    Found 1-bit register for signal <enable_R>.
    Found 1-bit register for signal <newInSeriesStart>.
    Found 3-bit register for signal <inSeries>.
    Found 2-bit register for signal <rowSetInNo>.
    Found 2-bit register for signal <columnSetInNo>.
    Found 1-bit register for signal <inReady_R>.
    Found 11-bit register for signal <AE0R0_R>.
    Found 11-bit register for signal <AE1R0_R>.
    Found 11-bit register for signal <AE2R0_R>.
    Found 11-bit register for signal <AE3R0_R>.
    Found 11-bit register for signal <AE4R0_R>.
    Found 11-bit register for signal <AE5R0_R>.
    Found 11-bit register for signal <AE6R0_R>.
    Found 11-bit register for signal <AE7R0_R>.
    Found 11-bit register for signal <AE8R0_R>.
    Found 11-bit register for signal <AE0R1_R>.
    Found 11-bit register for signal <AE1R1_R>.
    Found 11-bit register for signal <AE2R1_R>.
    Found 11-bit register for signal <AE3R1_R>.
    Found 11-bit register for signal <AE4R1_R>.
    Found 11-bit register for signal <AE5R1_R>.
    Found 11-bit register for signal <AE6R1_R>.
    Found 11-bit register for signal <AE7R1_R>.
    Found 11-bit register for signal <AE8R1_R>.
    Found 11-bit register for signal <BE0C0_R>.
    Found 11-bit register for signal <BE1C0_R>.
    Found 11-bit register for signal <BE2C0_R>.
    Found 11-bit register for signal <BE3C0_R>.
    Found 11-bit register for signal <BE4C0_R>.
    Found 11-bit register for signal <BE5C0_R>.
    Found 11-bit register for signal <BE6C0_R>.
    Found 11-bit register for signal <BE7C0_R>.
    Found 11-bit register for signal <BE8C0_R>.
    Found 11-bit register for signal <BE0C1_R>.
    Found 11-bit register for signal <BE1C1_R>.
    Found 11-bit register for signal <BE2C1_R>.
    Found 11-bit register for signal <BE3C1_R>.
    Found 11-bit register for signal <BE4C1_R>.
    Found 11-bit register for signal <BE5C1_R>.
    Found 11-bit register for signal <BE6C1_R>.
    Found 11-bit register for signal <BE7C1_R>.
    Found 11-bit register for signal <BE8C1_R>.
    Found 1-bit register for signal <C0R0EReady>.
    Found 1-bit register for signal <C0R1EReady>.
    Found 1-bit register for signal <C1R0EReady>.
    Found 1-bit register for signal <C1R1EReady>.
    Found 2-bit register for signal <rowSetOutNo>.
    Found 2-bit register for signal <columnSetOutNo>.
    Found 26-bit register for signal <EC0R0>.
    Found 26-bit register for signal <EC0R1>.
    Found 26-bit register for signal <EC1R0>.
    Found 26-bit register for signal <EC1R1>.
    Found 1-bit register for signal <earlyC0R0EReady>.
    Found 1-bit register for signal <earlyC0R1EReady>.
    Found 1-bit register for signal <earlyC1R0EReady>.
    Found 1-bit register for signal <earlyC1R1EReady>.
    Found 1-bit register for signal <reset_R>.
    Summary:
	inferred 523 D-type flip-flop(s).
Unit <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED> synthesized.

Synthesizing Unit <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR>.
    Related source file is "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v".
        IN_WIDTH = 11
        INPUT_REG_DEPTH = 1
        MULT_PIPE_DEPTH = 0
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 36: Output port <inSeries> of the instance <SItSoEA0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 36: Output port <outSeries> of the instance <SItSoEA0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 36: Output port <newInSeriesStart> of the instance <SItSoEA0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 36: Output port <O1OutReady> of the instance <SItSoEA0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 36: Output port <O0earlyOutReady> of the instance <SItSoEA0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 36: Output port <O1earlyOutReady> of the instance <SItSoEA0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 52: Output port <inSeries> of the instance <SItSoEA1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 52: Output port <outSeries> of the instance <SItSoEA1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 52: Output port <newInSeriesStart> of the instance <SItSoEA1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 52: Output port <O0OutReady> of the instance <SItSoEA1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 52: Output port <O1OutReady> of the instance <SItSoEA1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 52: Output port <O0earlyOutReady> of the instance <SItSoEA1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 52: Output port <O1earlyOutReady> of the instance <SItSoEA1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 70: Output port <inSeries> of the instance <SItSoEB0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 70: Output port <outSeries> of the instance <SItSoEB0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 70: Output port <newInSeriesStart> of the instance <SItSoEB0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 70: Output port <O1OutReady> of the instance <SItSoEB0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 70: Output port <O0earlyOutReady> of the instance <SItSoEB0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 70: Output port <O1earlyOutReady> of the instance <SItSoEB0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 86: Output port <inSeries> of the instance <SItSoEB1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 86: Output port <outSeries> of the instance <SItSoEB1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 86: Output port <newInSeriesStart> of the instance <SItSoEB1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 86: Output port <O0OutReady> of the instance <SItSoEB1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 86: Output port <O1OutReady> of the instance <SItSoEB1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 86: Output port <O0earlyOutReady> of the instance <SItSoEB1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 86: Output port <O1earlyOutReady> of the instance <SItSoEB1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 152: Output port <inSeries> of the instance <MMM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 152: Output port <rowSetInNo> of the instance <MMM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 152: Output port <columnSetInNo> of the instance <MMM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR.v" line 152: Output port <newInSeriesStart> of the instance <MMM> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <newInSeriesStartI>.
    Found 2-bit register for signal <rowSetInNo>.
    Found 2-bit register for signal <columnSetInNo>.
    Found 3-bit register for signal <inSeries>.
    Found 3-bit adder for signal <inSeries[2]_GND_2_o_add_7_OUT> created at line 116.
    Found 2-bit adder for signal <rowSetInNo[1]_GND_2_o_add_15_OUT> created at line 130.
    Found 2-bit adder for signal <columnSetInNo[1]_GND_2_o_add_24_OUT> created at line 144.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR> synthesized.

Synthesizing Unit <SItoSoE_9_HRx5_IL_OR>.
    Related source file is "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\SItoSoE_9_HRx5_IL_OR.v".
        IN_WIDTH = 11
    Found 3-bit register for signal <inSeries>.
    Found 11-bit register for signal <A2l>.
    Found 11-bit register for signal <A3l>.
    Found 11-bit register for signal <A4l>.
    Found 11-bit register for signal <A5l>.
    Found 11-bit register for signal <A6l>.
    Found 11-bit register for signal <A7l>.
    Found 11-bit register for signal <A8l>.
    Found 11-bit register for signal <O0>.
    Found 11-bit register for signal <O1>.
    Found 1-bit register for signal <O0OutReady>.
    Found 1-bit register for signal <O1OutReady>.
    Found 3-bit register for signal <outSeries>.
    Found 1-bit register for signal <newInSeriesStart>.
    Found 3-bit adder for signal <inSeries[2]_GND_3_o_add_8_OUT> created at line 34.
    Found 3-bit adder for signal <outSeries[2]_GND_3_o_add_47_OUT> created at line 81.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 108 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <SItoSoE_9_HRx5_IL_OR> synthesized.

Synthesizing Unit <MatrixMatrixMultiply_5_9_5_2PR_2PC_S2E_HRx5_C2_A0_CL_RL>.
    Related source file is "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_S2E_HRx5_C2_A0_CL_RL.v".
        IN_WIDTH = 11
        INPUT_REG_DEPTH = 1
        MULT_PIPE_DEPTH = 0
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_S2E_HRx5_C2_A0_CL_RL.v" line 60: Output port <inSeries> of the instance <MVM_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_S2E_HRx5_C2_A0_CL_RL.v" line 60: Output port <rowSetInNo> of the instance <MVM_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_S2E_HRx5_C2_A0_CL_RL.v" line 60: Output port <rowSetOutNo> of the instance <MVM_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixMatrixMultiply_5_9_5_2PR_2PC_S2E_HRx5_C2_A0_CL_RL.v" line 60: Output port <newInSeriesStart> of the instance <MVM_1> is unconnected or connected to loadless signal.
    Found 11-bit register for signal <LAE8R4>.
    Found 11-bit register for signal <LAE6R4>.
    Found 11-bit register for signal <LAE7R4>.
    Found 11-bit register for signal <LAE4R4>.
    Found 11-bit register for signal <LAE5R4>.
    Found 11-bit register for signal <LAE2R4>.
    Found 11-bit register for signal <LAE3R4>.
    Found 11-bit register for signal <LAE0R4>.
    Found 11-bit register for signal <LAE1R4>.
    Found 11-bit register for signal <LAE8R2>.
    Found 11-bit register for signal <LAE8R3>.
    Found 11-bit register for signal <LAE6R2>.
    Found 11-bit register for signal <LAE7R2>.
    Found 11-bit register for signal <LAE6R3>.
    Found 11-bit register for signal <LAE7R3>.
    Found 11-bit register for signal <LAE4R2>.
    Found 11-bit register for signal <LAE5R2>.
    Found 11-bit register for signal <LAE4R3>.
    Found 11-bit register for signal <LAE5R3>.
    Found 11-bit register for signal <LAE2R2>.
    Found 11-bit register for signal <LAE3R2>.
    Found 11-bit register for signal <LAE2R3>.
    Found 11-bit register for signal <LAE3R3>.
    Found 11-bit register for signal <LAE0R2>.
    Found 11-bit register for signal <LAE1R2>.
    Found 11-bit register for signal <LAE0R3>.
    Found 11-bit register for signal <LAE1R3>.
    Found 11-bit register for signal <LAE8R0>.
    Found 11-bit register for signal <LAE8R1>.
    Found 11-bit register for signal <LAE6R0>.
    Found 11-bit register for signal <LAE7R0>.
    Found 11-bit register for signal <LAE6R1>.
    Found 11-bit register for signal <LAE7R1>.
    Found 11-bit register for signal <LAE4R0>.
    Found 11-bit register for signal <LAE5R0>.
    Found 11-bit register for signal <LAE4R1>.
    Found 11-bit register for signal <LAE5R1>.
    Found 11-bit register for signal <LAE2R0>.
    Found 11-bit register for signal <LAE3R0>.
    Found 11-bit register for signal <LAE2R1>.
    Found 11-bit register for signal <LAE3R1>.
    Found 11-bit register for signal <LAE0R0>.
    Found 11-bit register for signal <LAE1R0>.
    Found 11-bit register for signal <LAE0R1>.
    Found 11-bit register for signal <LAE1R1>.
    Found 2-bit register for signal <columnSetOutNo>.
    Found 2-bit register for signal <columnSetInNo>.
    Found 2-bit adder for signal <columnSetInNo[1]_GND_4_o_add_8_OUT> created at line 93.
    Found 2-bit adder for signal <columnSetOutNo[1]_GND_4_o_add_307_OUT> created at line 274.
    Found 11-bit 7-to-1 multiplexer for signal <inSeries[2]_GND_4_o_wide_mux_286_OUT> created at line 178.
    Found 11-bit 5-to-1 multiplexer for signal <inSeries[2]_GND_4_o_wide_mux_287_OUT> created at line 178.
    Found 11-bit 7-to-1 multiplexer for signal <inSeries[2]_GND_4_o_wide_mux_288_OUT> created at line 178.
    Found 11-bit 5-to-1 multiplexer for signal <inSeries[2]_GND_4_o_wide_mux_289_OUT> created at line 178.
    Found 11-bit 7-to-1 multiplexer for signal <inSeries[2]_GND_4_o_wide_mux_290_OUT> created at line 206.
    Found 11-bit 5-to-1 multiplexer for signal <inSeries[2]_GND_4_o_wide_mux_291_OUT> created at line 206.
    Found 11-bit 7-to-1 multiplexer for signal <inSeries[2]_GND_4_o_wide_mux_292_OUT> created at line 206.
    Found 11-bit 5-to-1 multiplexer for signal <inSeries[2]_GND_4_o_wide_mux_293_OUT> created at line 206.
    Found 11-bit 7-to-1 multiplexer for signal <inSeries[2]_GND_4_o_wide_mux_294_OUT> created at line 234.
    Found 11-bit 5-to-1 multiplexer for signal <inSeries[2]_GND_4_o_wide_mux_295_OUT> created at line 234.
    Found 11-bit 4-to-1 multiplexer for signal <rowSetInNo[1]_GND_4_o_wide_mux_296_OUT> created at line 176.
    Found 11-bit 4-to-1 multiplexer for signal <rowSetInNo[1]_GND_4_o_wide_mux_297_OUT> created at line 176.
    Found 11-bit 3-to-1 multiplexer for signal <rowSetInNo[1]_GND_4_o_wide_mux_298_OUT> created at line 176.
    Found 11-bit 3-to-1 multiplexer for signal <rowSetInNo[1]_GND_4_o_wide_mux_299_OUT> created at line 176.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 499 D-type flip-flop(s).
	inferred  20 Multiplexer(s).
Unit <MatrixMatrixMultiply_5_9_5_2PR_2PC_S2E_HRx5_C2_A0_CL_RL> synthesized.

Synthesizing Unit <MatrixVectorMultiply_5_9_2PR_S2E_HRx5_C2_A0_VL>.
    Related source file is "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixVectorMultiply_5_9_2PR_S2E_HRx5_C2_A0_VL.v".
        IN_WIDTH = 11
        INPUT_REG_DEPTH = 1
        MULT_PIPE_DEPTH = 0
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixVectorMultiply_5_9_2PR_S2E_HRx5_C2_A0_VL.v" line 43: Output port <inSeries> of the instance <DP_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MatrixVectorMultiply_5_9_2PR_S2E_HRx5_C2_A0_VL.v" line 43: Output port <newInSeriesStart> of the instance <DP_1> is unconnected or connected to loadless signal.
    Found 11-bit register for signal <LVE8>.
    Found 11-bit register for signal <LVE6>.
    Found 11-bit register for signal <LVE7>.
    Found 11-bit register for signal <LVE4>.
    Found 11-bit register for signal <LVE5>.
    Found 11-bit register for signal <LVE2>.
    Found 11-bit register for signal <LVE3>.
    Found 11-bit register for signal <LVE0>.
    Found 11-bit register for signal <LVE1>.
    Found 2-bit register for signal <rowSetOutNo>.
    Found 2-bit register for signal <rowSetInNo>.
    Found 2-bit adder for signal <rowSetInNo[1]_GND_5_o_add_4_OUT> created at line 65.
    Found 2-bit adder for signal <rowSetOutNo[1]_GND_5_o_add_73_OUT> created at line 129.
    Found 11-bit 7-to-1 multiplexer for signal <inSeries[2]_GND_5_o_wide_mux_67_OUT> created at line 96.
    Found 11-bit 5-to-1 multiplexer for signal <inSeries[2]_GND_5_o_wide_mux_68_OUT> created at line 96.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 103 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <MatrixVectorMultiply_5_9_2PR_S2E_HRx5_C2_A0_VL> synthesized.

Synthesizing Unit <DotProduct_9_S2E_HRx5_C2_A0>.
    Related source file is "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\DotProduct_9_S2E_HRx5_C2_A0.v".
        IN_WIDTH = 11
        INPUT_REG_DEPTH = 1
        MULT_PIPE_DEPTH = 0
    Found 3-bit register for signal <inSeries>.
    Found 3-bit register for signal <outSeries>.
    Found 26-bit register for signal <DPps>.
    Found 1-bit register for signal <outReady>.
    Found 26-bit register for signal <DP>.
    Found 1-bit register for signal <earlyOutReady>.
    Found 1-bit register for signal <newInSeriesStart>.
    Found 3-bit adder for signal <inSeries[2]_GND_6_o_add_2_OUT> created at line 48.
    Found 26-bit adder for signal <DPps[25]_DPpart[22]_add_15_OUT> created at line 77.
    Found 3-bit adder for signal <outSeries[2]_GND_6_o_add_21_OUT> created at line 90.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  61 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <DotProduct_9_S2E_HRx5_C2_A0> synthesized.

Synthesizing Unit <DotProduct_Systolic_2>.
    Related source file is "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\DotProduct_Systolic_2.v".
        IN_WIDTH = 11
        INPUT_REG_DEPTH = 1
        MULT_PIPE_DEPTH = 0
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\DotProduct_Systolic_2.v" line 22: Output port <outReady> of the instance <Mult0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\DotProduct_Systolic_2.v" line 22: Output port <earlyOutReady> of the instance <Mult0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DotProduct_Systolic_2> synthesized.

Synthesizing Unit <RegisteredMultiplier>.
    Related source file is "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\RegisteredMultiplier.v".
        IN_WIDTH = 11
        INPUT_REG_DEPTH = 1
        MULT_PIPE_DEPTH = 0
    Found 11-bit register for signal <B0r<0>>.
    Found 1-bit register for signal <OR>.
    Found 11-bit register for signal <A0r<0>>.
    Found 11x11-bit multiplier for signal <DP> created at line 68.
    Summary:
	inferred   1 Multiplier(s).
	inferred  23 D-type flip-flop(s).
Unit <RegisteredMultiplier> synthesized.

Synthesizing Unit <MultiplyAdd>.
    Related source file is "D:\Thesis_Results_MatrixMatrixMultiply_SI_8\CPU_Core0\MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR - Copy\MultiplyAdd.v".
        IN_M_WIDTH = 11
        IN_A_WIDTH = 22
        OUT_WIDTH = 23
        INPUT_REG_DEPTH = 1
        MULT_PIPE_DEPTH = 0
    Found 11-bit register for signal <Br<1>>.
    Found 23-bit register for signal <RES>.
    Found 2-bit register for signal <OR>.
    Found 11-bit register for signal <Ar<1>>.
    Found 23-bit adder for signal <C[21]_Ar[1][10]_add_2_OUT> created at line 80.
    Found 11x11-bit multiplier for signal <Ar[1][10]_Br[1][10]_MuLt_1_OUT> created at line 80.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
Unit <MultiplyAdd> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 8
 11x11-bit multiplier                                  : 8
# Adders/Subtractors                                   : 33
 2-bit adder                                           : 8
 23-bit adder                                          : 4
 26-bit adder                                          : 4
 3-bit adder                                           : 17
# Registers                                            : 242
 1-bit register                                        : 41
 11-bit register                                       : 151
 2-bit register                                        : 16
 23-bit register                                       : 4
 26-bit register                                       : 12
 3-bit register                                        : 18
# Multiplexers                                         : 92
 11-bit 2-to-1 multiplexer                             : 48
 11-bit 3-to-1 multiplexer                             : 2
 11-bit 4-to-1 multiplexer                             : 2
 11-bit 5-to-1 multiplexer                             : 7
 11-bit 7-to-1 multiplexer                             : 7
 2-bit 2-to-1 multiplexer                              : 6
 26-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DotProduct_9_S2E_HRx5_C2_A0>.
The following registers are absorbed into counter <inSeries>: 1 register on signal <inSeries>.
The following registers are absorbed into counter <outSeries>: 1 register on signal <outSeries>.
Unit <DotProduct_9_S2E_HRx5_C2_A0> synthesized (advanced).

Synthesizing (advanced) Unit <MatrixMatrixMultiply_5_9_5_2PR_2PC_S2E_HRx5_C2_A0_CL_RL>.
The following registers are absorbed into counter <columnSetOutNo>: 1 register on signal <columnSetOutNo>.
The following registers are absorbed into counter <columnSetInNo>: 1 register on signal <columnSetInNo>.
Unit <MatrixMatrixMultiply_5_9_5_2PR_2PC_S2E_HRx5_C2_A0_CL_RL> synthesized (advanced).

Synthesizing (advanced) Unit <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR>.
The following registers are absorbed into counter <columnSetInNo>: 1 register on signal <columnSetInNo>.
The following registers are absorbed into counter <rowSetInNo>: 1 register on signal <rowSetInNo>.
The following registers are absorbed into counter <inSeries>: 1 register on signal <inSeries>.
Unit <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR> synthesized (advanced).

Synthesizing (advanced) Unit <MatrixVectorMultiply_5_9_2PR_S2E_HRx5_C2_A0_VL>.
The following registers are absorbed into counter <rowSetOutNo>: 1 register on signal <rowSetOutNo>.
The following registers are absorbed into counter <rowSetInNo>: 1 register on signal <rowSetInNo>.
Unit <MatrixVectorMultiply_5_9_2PR_S2E_HRx5_C2_A0_VL> synthesized (advanced).

Synthesizing (advanced) Unit <MultiplyAdd>.
	Multiplier <Mmult_Ar[1][10]_Br[1][10]_MuLt_1_OUT> in block <MultiplyAdd> and adder/subtractor <Madd_C[21]_Ar[1][10]_add_2_OUT> in block <MultiplyAdd> are combined into a MAC<Maddsub_Ar[1][10]_Br[1][10]_MuLt_1_OUT>.
	The following registers are also absorbed by the MAC: <RES> in block <MultiplyAdd>.
Unit <MultiplyAdd> synthesized (advanced).

Synthesizing (advanced) Unit <SItoSoE_9_HRx5_IL_OR>.
The following registers are absorbed into counter <inSeries>: 1 register on signal <inSeries>.
The following registers are absorbed into counter <outSeries>: 1 register on signal <outSeries>.
Unit <SItoSoE_9_HRx5_IL_OR> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 4
 11x11-to-23-bit MAC                                   : 4
# Multipliers                                          : 4
 11x11-bit multiplier                                  : 4
# Adders/Subtractors                                   : 4
 26-bit adder                                          : 4
# Counters                                             : 25
 2-bit up counter                                      : 8
 3-bit up counter                                      : 17
# Registers                                            : 2029
 Flip-Flops                                            : 2029
# Multiplexers                                         : 70
 11-bit 2-to-1 multiplexer                             : 48
 11-bit 3-to-1 multiplexer                             : 2
 11-bit 4-to-1 multiplexer                             : 2
 11-bit 5-to-1 multiplexer                             : 7
 11-bit 7-to-1 multiplexer                             : 7
 26-bit 2-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED> ...

Optimizing unit <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR> ...

Optimizing unit <SItoSoE_9_HRx5_IL_OR> ...

Optimizing unit <MatrixMatrixMultiply_5_9_5_2PR_2PC_S2E_HRx5_C2_A0_CL_RL> ...

Optimizing unit <MatrixVectorMultiply_5_9_2PR_S2E_HRx5_C2_A0_VL> ...

Optimizing unit <DotProduct_9_S2E_HRx5_C2_A0> ...
WARNING:Xst:2677 - Node <Rinst/SItSoEB1/outSeries_2> of sequential type is unconnected in block <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
WARNING:Xst:2677 - Node <Rinst/SItSoEB1/outSeries_1> of sequential type is unconnected in block <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
WARNING:Xst:2677 - Node <Rinst/SItSoEB1/outSeries_0> of sequential type is unconnected in block <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
WARNING:Xst:2677 - Node <Rinst/SItSoEB1/O1OutReady> of sequential type is unconnected in block <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
WARNING:Xst:2677 - Node <Rinst/SItSoEB1/O0OutReady> of sequential type is unconnected in block <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
WARNING:Xst:2677 - Node <Rinst/SItSoEB1/newInSeriesStart> of sequential type is unconnected in block <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
WARNING:Xst:2677 - Node <Rinst/SItSoEB0/outSeries_2> of sequential type is unconnected in block <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
WARNING:Xst:2677 - Node <Rinst/SItSoEB0/outSeries_1> of sequential type is unconnected in block <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
WARNING:Xst:2677 - Node <Rinst/SItSoEB0/outSeries_0> of sequential type is unconnected in block <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
WARNING:Xst:2677 - Node <Rinst/SItSoEB0/O1OutReady> of sequential type is unconnected in block <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
WARNING:Xst:2677 - Node <Rinst/SItSoEB0/newInSeriesStart> of sequential type is unconnected in block <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
WARNING:Xst:2677 - Node <Rinst/SItSoEA1/outSeries_2> of sequential type is unconnected in block <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
WARNING:Xst:2677 - Node <Rinst/SItSoEA1/outSeries_1> of sequential type is unconnected in block <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
WARNING:Xst:2677 - Node <Rinst/SItSoEA1/outSeries_0> of sequential type is unconnected in block <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
WARNING:Xst:2677 - Node <Rinst/SItSoEA1/O1OutReady> of sequential type is unconnected in block <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
WARNING:Xst:2677 - Node <Rinst/SItSoEA1/O0OutReady> of sequential type is unconnected in block <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
WARNING:Xst:2677 - Node <Rinst/SItSoEA1/newInSeriesStart> of sequential type is unconnected in block <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
WARNING:Xst:2677 - Node <Rinst/SItSoEA0/outSeries_2> of sequential type is unconnected in block <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
WARNING:Xst:2677 - Node <Rinst/SItSoEA0/outSeries_1> of sequential type is unconnected in block <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
WARNING:Xst:2677 - Node <Rinst/SItSoEA0/outSeries_0> of sequential type is unconnected in block <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
WARNING:Xst:2677 - Node <Rinst/SItSoEA0/O1OutReady> of sequential type is unconnected in block <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
WARNING:Xst:2677 - Node <Rinst/SItSoEA0/newInSeriesStart> of sequential type is unconnected in block <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
WARNING:Xst:2677 - Node <Rinst/MMM/MVM_1/rowSetOutNo_1> of sequential type is unconnected in block <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
WARNING:Xst:2677 - Node <Rinst/MMM/MVM_1/rowSetOutNo_0> of sequential type is unconnected in block <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
WARNING:Xst:2677 - Node <Rinst/MMM/MVM_0/DP_1/newInSeriesStart> of sequential type is unconnected in block <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
WARNING:Xst:2677 - Node <Rinst/MMM/MVM_0/DP_0/newInSeriesStart> of sequential type is unconnected in block <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
WARNING:Xst:2677 - Node <Rinst/MMM/MVM_1/DP_1/newInSeriesStart> of sequential type is unconnected in block <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
WARNING:Xst:2677 - Node <Rinst/MMM/MVM_1/DP_0/newInSeriesStart> of sequential type is unconnected in block <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED>.
INFO:Xst:2261 - The FF/Latch <Rinst/SItSoEB1/inSeries_0> in Unit <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED> is equivalent to the following FF/Latch, which will be removed : <Rinst/SItSoEB0/inSeries_0> 
INFO:Xst:2261 - The FF/Latch <Rinst/SItSoEB1/inSeries_1> in Unit <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED> is equivalent to the following FF/Latch, which will be removed : <Rinst/SItSoEB0/inSeries_1> 
INFO:Xst:2261 - The FF/Latch <Rinst/SItSoEB1/inSeries_2> in Unit <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED> is equivalent to the following FF/Latch, which will be removed : <Rinst/SItSoEB0/inSeries_2> 
INFO:Xst:2261 - The FF/Latch <Rinst/SItSoEA1/inSeries_0> in Unit <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED> is equivalent to the following FF/Latch, which will be removed : <Rinst/SItSoEA0/inSeries_0> 
INFO:Xst:2261 - The FF/Latch <Rinst/SItSoEA1/inSeries_1> in Unit <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED> is equivalent to the following FF/Latch, which will be removed : <Rinst/SItSoEA0/inSeries_1> 
INFO:Xst:2261 - The FF/Latch <Rinst/SItSoEA1/inSeries_2> in Unit <MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED> is equivalent to the following FF/Latch, which will be removed : <Rinst/SItSoEA0/inSeries_2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1886
 Flip-Flops                                            : 1886

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MatrixMatrixMultiply_5_9_5_2PR_2PC_SI_HRx5_C2_A0_IL_CL_RL_MR_REGISTERED.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1094
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 130
#      LUT3                        : 149
#      LUT4                        : 31
#      LUT5                        : 142
#      LUT6                        : 433
#      MUXCY                       : 100
#      VCC                         : 1
#      XORCY                       : 104
# FlipFlops/Latches                : 1886
#      FD                          : 527
#      FDE                         : 1195
#      FDR                         : 4
#      FDRE                        : 159
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 523
#      IBUF                        : 399
#      OBUF                        : 124
# DSPs                             : 8
#      DSP48A1                     : 8

Device utilization summary:
---------------------------

Selected Device : 6slx150fgg900-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1886  out of  184304     1%  
 Number of Slice LUTs:                  888  out of  92152     0%  
    Number used as Logic:               888  out of  92152     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2405
   Number with an unused Flip Flop:     519  out of   2405    21%  
   Number with an unused LUT:          1517  out of   2405    63%  
   Number of fully used LUT-FF pairs:   369  out of   2405    15%  
   Number of unique control sets:        57

IO Utilization: 
 Number of IOs:                         524
 Number of bonded IOBs:                 524  out of    576    90%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      8  out of    180     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1894  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.148ns (Maximum Frequency: 122.730MHz)
   Minimum input arrival time before clock: 1.903ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.148ns (frequency: 122.730MHz)
  Total number of paths / destination ports: 29265 / 3505
-------------------------------------------------------------------------
Delay:               8.148ns (Levels of Logic = 0)
  Source:            Rinst/MMM/MVM_0/DP_1/DPE/Mult0/Mmult_DP (DSP)
  Destination:       Rinst/MMM/MVM_0/DP_1/DPE/MA1/Maddsub_Ar[1][10]_Br[1][10]_MuLt_1_OUT (DSP)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Rinst/MMM/MVM_0/DP_1/DPE/Mult0/Mmult_DP to Rinst/MMM/MVM_0/DP_1/DPE/MA1/Maddsub_Ar[1][10]_Br[1][10]_MuLt_1_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->PCOUT47    1   6.743   0.000  Rinst/MMM/MVM_0/DP_1/DPE/Mult0/Mmult_DP (Rinst/MMM/MVM_0/DP_1/DPE/Mult0/Mmult_DP_PCOUT_to_MA1/Maddsub_Ar[1][10]_Br[1][10]_MuLt_1_OUT_PCIN_47)
     DSP48A1:PCIN47            1.405          Rinst/MMM/MVM_0/DP_1/DPE/MA1/Maddsub_Ar[1][10]_Br[1][10]_MuLt_1_OUT
    ----------------------------------------
    Total                      8.148ns (8.148ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 399 / 399
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            AE0R0<0> (PAD)
  Destination:       AE0R0_R_0 (FF)
  Destination Clock: clk rising

  Data Path: AE0R0<0> to AE0R0_R_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  AE0R0_0_IBUF (AE0R0_0_IBUF)
     FD:D                      0.102          AE0R0_R_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 124 / 124
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            inSeries_2 (FF)
  Destination:       inSeries<2> (PAD)
  Source Clock:      clk rising

  Data Path: inSeries_2 to inSeries<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  inSeries_2 (inSeries_2)
     OBUF:I->O                 2.571          inSeries_2_OBUF (inSeries<2>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.148|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 19.93 secs
 
--> 

Total memory usage is 265544 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   92 (   0 filtered)
Number of infos    :   44 (   0 filtered)

