Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : self_attention_top_K_MACRO_COLUMN2_K_MACRO_ROW64_V_MACRO_COLUMN32_V_MACRO_ROW4
Version: O-2018.06-SP5-5
Date   : Mon Jun 30 03:12:06 2025
****************************************


Library(s) Used:

    tcbn28hpcplusbwp30p140hvtssg0p81v125c (File: /yuhome/cunsuan/yangjiaqi/Digital_code/m3d_self_attention_500MHz_deisgn_space/lib/tcbn28hpcplusbwp30p140hvtssg0p81v125c.db)


Operating Conditions: ssg0p81v125c   Library: tcbn28hpcplusbwp30p140hvtssg0p81v125c
Wire Load Model Mode: segmented

Design        Wire Load Model            Library
------------------------------------------------
self_attention_top_K_MACRO_COLUMN2_K_MACRO_ROW64_V_MACRO_COLUMN32_V_MACRO_ROW4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
GEMV_shared_block1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_CMP_STAGES_PER_REG2_PARALLEL_ROW16_MACRO_DATA_WIDTH32 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
M3D_unshared_block1_MACRO_COLUMN2_MACRO_ROW64_BANK_COLUMN64_BANK_ROW1024_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_Q_BUF_ADDR_WIDTH1_COMPUTE_CYCLE9_BANK_NUM9_log2_MACRO_ROW6_log2_MACRO_COLUMN1_PARALLEL_ROW16_MACRO_DATA_WIDTH32_MACROS_ADDR_WIDTH7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
M3D_unshared_block1_MACRO_COLUMN32_MACRO_ROW4_BANK_COLUMN1024_BANK_ROW64_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_Q_BUF_ADDR_WIDTH5_COMPUTE_CYCLE9_BANK_NUM9_log2_MACRO_ROW2_log2_MACRO_COLUMN5_PARALLEL_ROW16_MACRO_DATA_WIDTH32_MACROS_ADDR_WIDTH7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
GEMV_shared_block2_BANK_DATA_WIDTH512_BANK_NUM9_MACRO_DATA_WIDTH32_ROUND128_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
M3D_unshared_block2_MACRO_ROW64_MACRO_COLUMN2_MACROS_ADDR_WIDTH7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16_Q_BUF_ADDR_WIDTH1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
M3D_unshared_block2_MACRO_ROW4_MACRO_COLUMN32_MACROS_ADDR_WIDTH7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16_Q_BUF_ADDR_WIDTH5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
softmax_block2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_COL32_BANK_COL1024 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
softmax_block3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
write_controller_INPUT_WIDTH256_INPUT_NUM1_OUTPUT_NUM4_OUTPUT_RAM_WIDTH1024_OUTPUT_RAM_DEPTH4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
weight_write_control_BANK_DATA_WIDTH512_BANK_NUM9_MACROS_ADDR_WIDTH7_MACRO_COLUMN2_MACRO_ROW64 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmIn_control_MACRO_DATA_WIDTH32_COMPUTE_CYCLE9_MACROS_ADDR_WIDTH7_BANK_DATA_WIDTH512_BANK_NUM9_MACRO_ROW64_MACRO_COLUMN2_COL_BLOCK_SIZE16_Q_BUF_ADDR_WIDTH1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_31 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
q_cache_control_MACRO_ROW64_Q_BUF_ADDR_WIDTH1_MACRO_DATA_WIDTH32_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_COL_BLOCK_SIZE16_log2_COL_BLOCK_SIZE4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH288_DEPTH2_log2_DEPTH1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH2_log2_DEPTH1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
DRAM_banks_MACROS_ADDR_WIDTH7_BANK_DATA_WIDTH512_BANK_NUM9_MACRO_DATA_WIDTH32_COL_BLOCK_SIZE16_MACRO_COLUMN2_MACRO_ROW64 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
weight_write_control_BANK_DATA_WIDTH512_BANK_NUM9_MACROS_ADDR_WIDTH7_MACRO_COLUMN32_MACRO_ROW4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmIn_control_MACRO_DATA_WIDTH32_COMPUTE_CYCLE9_MACROS_ADDR_WIDTH7_BANK_DATA_WIDTH512_BANK_NUM9_MACRO_ROW4_MACRO_COLUMN32_COL_BLOCK_SIZE16_Q_BUF_ADDR_WIDTH5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
q_cache_control_MACRO_ROW4_Q_BUF_ADDR_WIDTH5_MACRO_DATA_WIDTH32_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_COL_BLOCK_SIZE16_log2_COL_BLOCK_SIZE4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH288_DEPTH32_log2_DEPTH5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH32_log2_DEPTH5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
DRAM_banks_MACROS_ADDR_WIDTH7_BANK_DATA_WIDTH512_BANK_NUM9_MACRO_DATA_WIDTH32_COL_BLOCK_SIZE16_MACRO_COLUMN32_MACRO_ROW4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
Accumulation_top_BANK_DATA_WIDTH512_BANK_NUM9_MACRO_DATA_WIDTH32_COL_BLOCK_SIZE16_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_34 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
reciprocal_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_33 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
Xn_cal_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_17 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_18 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_19 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_20 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_21 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_22 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_23 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_24 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_25 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_26 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_27 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_28 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_29 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_30 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_17 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_18 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_19 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_20 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_21 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_22 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_23 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_24 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_25 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_26 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_27 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_28 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_29 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_30 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_31 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_32 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c


Global Operating Voltage = 0.81 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
self_attention_top_K_MACRO_COLUMN2_K_MACRO_ROW64_V_MACRO_COLUMN32_V_MACRO_ROW4  230.285   74.897 1.68e+06  306.861 100.0
  write_controller_inst (write_controller_INPUT_WIDTH256_INPUT_NUM1_OUTPUT_NUM4_OUTPUT_RAM_WIDTH1024_OUTPUT_RAM_DEPTH4)    0.000    2.563 5.21e+04    2.615   0.9
    FIFO_3__u_data_sync_fifo (sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_0)    0.000    0.640 1.30e+04    0.653   0.2
      fifo_ram (sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_0)    0.000    0.634 1.29e+04    0.647   0.2
    FIFO_2__u_data_sync_fifo (sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_1)    0.000    0.640 1.30e+04    0.653   0.2
      fifo_ram (sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_1)    0.000    0.634 1.29e+04    0.647   0.2
    FIFO_1__u_data_sync_fifo (sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_2)    0.000    0.640 1.30e+04    0.653   0.2
      fifo_ram (sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_2)    0.000    0.634 1.29e+04    0.647   0.2
    FIFO_0__u_data_sync_fifo (sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_3)    0.000    0.640 1.30e+04    0.653   0.2
      fifo_ram (sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_3)    0.000    0.634 1.29e+04    0.647   0.2
  softmax_block3_inst (softmax_block3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16)    0.000    0.752 1.33e+04    0.765   0.2
    fp_mul_single_cycle_inst (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_3)    0.000 2.09e-02 1.53e+03 2.25e-02   0.0
  softmax_block2_inst (softmax_block2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_COL32_BANK_COL1024)  114.836    0.299 9.68e+03  115.145  37.5
    reciprocal_inst (reciprocal_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16) 3.48e-03    0.224 6.57e+03    0.234   0.1
      xn_cal_inst (Xn_cal_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16) 8.92e-04    0.111 4.39e+03    0.116   0.0
        fp_mul_single_cycle_1 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_0) 1.97e-04 2.12e-02 1.23e+03 2.26e-02   0.0
        fp_add_single_cycle_0 (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 4.40e-05 2.11e-02 1.47e+03 2.27e-02   0.0
        fp_mul_single_cycle_0 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_1) 6.49e-04 2.24e-02 1.22e+03 2.43e-02   0.0
      add_inst (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 1.05e-03 2.42e-02  572.558 2.58e-02   0.0
      fp_mul_single_cycle_inst_0 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_2) 7.01e-04 1.49e-02  271.897 1.58e-02   0.0
    u_fp_add_single_cycle_0 (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_34) 1.18e-02 4.24e-02 2.58e+03 5.68e-02   0.0
  V_M3D_unshared_block2 (M3D_unshared_block2_MACRO_ROW4_MACRO_COLUMN32_MACROS_ADDR_WIDTH7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16_Q_BUF_ADDR_WIDTH5) 1.22e-03    0.850 4.94e+04    0.901   0.3
    macro_column_accumulation_15__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 7.64e-05 5.22e-02 3.09e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 7.64e-05 2.20e-02 2.51e+03 2.46e-02   0.0
    macro_column_accumulation_14__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 7.64e-05 5.22e-02 3.07e+03 5.53e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 7.64e-05 2.20e-02 2.49e+03 2.46e-02   0.0
    macro_column_accumulation_13__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 7.64e-05 5.22e-02 3.10e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 7.64e-05 2.20e-02 2.52e+03 2.46e-02   0.0
    macro_column_accumulation_12__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 7.64e-05 5.22e-02 3.09e+03 5.53e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 7.64e-05 2.20e-02 2.49e+03 2.46e-02   0.0
    macro_column_accumulation_11__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 7.64e-05 5.22e-02 3.08e+03 5.53e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 7.64e-05 2.20e-02 2.50e+03 2.46e-02   0.0
    macro_column_accumulation_10__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 7.64e-05 5.22e-02 3.05e+03 5.53e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 7.64e-05 2.20e-02 2.46e+03 2.45e-02   0.0
    macro_column_accumulation_9__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 7.64e-05 5.22e-02 3.09e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8) 7.64e-05 2.20e-02 2.50e+03 2.46e-02   0.0
    macro_column_accumulation_8__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 7.64e-05 5.22e-02 3.05e+03 5.53e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9) 7.64e-05 2.20e-02 2.48e+03 2.46e-02   0.0
    macro_column_accumulation_7__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8) 7.64e-05 5.22e-02 3.02e+03 5.53e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10) 7.64e-05 2.20e-02 2.45e+03 2.45e-02   0.0
    macro_column_accumulation_6__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9) 7.64e-05 5.22e-02 3.10e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11) 7.64e-05 2.20e-02 2.53e+03 2.46e-02   0.0
    macro_column_accumulation_5__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10) 7.64e-05 5.22e-02 3.06e+03 5.53e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12) 7.64e-05 2.20e-02 2.48e+03 2.46e-02   0.0
    macro_column_accumulation_4__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11) 7.64e-05 5.22e-02 3.02e+03 5.53e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13) 7.64e-05 2.20e-02 2.45e+03 2.45e-02   0.0
    macro_column_accumulation_3__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12) 7.64e-05 5.22e-02 3.01e+03 5.53e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14) 7.64e-05 2.20e-02 2.42e+03 2.45e-02   0.0
    macro_column_accumulation_2__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13) 7.64e-05 5.22e-02 3.11e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15) 7.64e-05 2.20e-02 2.53e+03 2.46e-02   0.0
    macro_column_accumulation_1__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14) 7.64e-05 5.22e-02 3.04e+03 5.53e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_16) 7.64e-05 2.20e-02 2.46e+03 2.45e-02   0.0
    macro_column_accumulation_0__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15) 7.64e-05 5.22e-02 3.09e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_17) 7.64e-05 2.20e-02 2.51e+03 2.46e-02   0.0
  K_M3D_unshared_block2 (M3D_unshared_block2_MACRO_ROW64_MACRO_COLUMN2_MACROS_ADDR_WIDTH7_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16_Q_BUF_ADDR_WIDTH1) 2.97e-03    0.773 4.83e+04    0.824   0.3
    macro_column_accumulation_15__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 1.87e-04 4.77e-02 3.14e+03 5.10e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_18) 1.87e-04 2.22e-02 2.69e+03 2.51e-02   0.0
    macro_column_accumulation_14__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 1.82e-04 4.77e-02 2.93e+03 5.08e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_19) 1.82e-04 2.22e-02 2.48e+03 2.49e-02   0.0
    macro_column_accumulation_13__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 1.80e-04 4.77e-02 2.96e+03 5.08e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_20) 1.80e-04 2.22e-02 2.52e+03 2.49e-02   0.0
    macro_column_accumulation_12__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 1.82e-04 4.77e-02 3.01e+03 5.09e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_21) 1.82e-04 2.22e-02 2.57e+03 2.50e-02   0.0
    macro_column_accumulation_11__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 1.85e-04 4.77e-02 3.01e+03 5.09e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_22) 1.85e-04 2.22e-02 2.57e+03 2.50e-02   0.0
    macro_column_accumulation_10__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 1.80e-04 4.77e-02 2.99e+03 5.09e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_23) 1.80e-04 2.22e-02 2.55e+03 2.49e-02   0.0
    macro_column_accumulation_9__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 1.82e-04 4.77e-02 3.00e+03 5.09e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_24) 1.82e-04 2.22e-02 2.55e+03 2.49e-02   0.0
    macro_column_accumulation_8__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 1.83e-04 4.77e-02 2.99e+03 5.09e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_25) 1.83e-04 2.22e-02 2.55e+03 2.49e-02   0.0
    macro_column_accumulation_7__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8) 1.83e-04 4.77e-02 2.95e+03 5.08e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_26) 1.83e-04 2.22e-02 2.51e+03 2.49e-02   0.0
    macro_column_accumulation_6__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9) 1.80e-04 4.77e-02 2.98e+03 5.09e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_27) 1.80e-04 2.22e-02 2.53e+03 2.49e-02   0.0
    macro_column_accumulation_5__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10) 1.90e-04 4.77e-02 3.14e+03 5.10e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_28) 1.90e-04 2.22e-02 2.70e+03 2.51e-02   0.0
    macro_column_accumulation_4__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11) 1.84e-04 4.77e-02 3.07e+03 5.10e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_29) 1.84e-04 2.22e-02 2.62e+03 2.50e-02   0.0
    macro_column_accumulation_3__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12) 1.85e-04 4.77e-02 2.98e+03 5.09e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_30) 1.85e-04 2.22e-02 2.53e+03 2.49e-02   0.0
    macro_column_accumulation_2__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13) 1.82e-04 4.78e-02 2.96e+03 5.09e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_31) 1.82e-04 2.23e-02 2.52e+03 2.50e-02   0.0
    macro_column_accumulation_1__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14) 1.82e-04 4.77e-02 2.93e+03 5.08e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_32) 1.82e-04 2.22e-02 2.48e+03 2.49e-02   0.0
    macro_column_accumulation_0__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15) 1.82e-04 4.77e-02 2.95e+03 5.08e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_33) 1.82e-04 2.22e-02 2.51e+03 2.49e-02   0.0
  GEMV_shared_block2_inst (GEMV_shared_block2_BANK_DATA_WIDTH512_BANK_NUM9_MACRO_DATA_WIDTH32_ROUND128_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9) 7.20e-02   13.212 2.98e+05   13.583   4.4
    bf16_combination_block_15__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 4.63e-04 7.09e-02 2.27e+03 7.36e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_0) 1.19e-05 1.29e-05  225.076 2.50e-04   0.0
    bf16_combination_block_14__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 4.61e-04 7.10e-02 2.26e+03 7.38e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_1) 1.44e-05 1.24e-05  229.420 2.56e-04   0.0
    bf16_combination_block_13__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 4.60e-04 7.13e-02 2.27e+03 7.40e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_2) 1.13e-05 1.28e-05  230.203 2.54e-04   0.0
    bf16_combination_block_12__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 4.65e-04 7.13e-02 2.33e+03 7.41e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_3) 1.33e-05 1.50e-05  254.373 2.83e-04   0.0
    bf16_combination_block_11__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 4.65e-04 7.13e-02 2.33e+03 7.41e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_4) 1.43e-05 1.58e-05  259.739 2.90e-04   0.0
    bf16_combination_block_10__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 4.63e-04 7.13e-02 2.34e+03 7.41e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_5) 1.13e-05 1.35e-05  246.810 2.72e-04   0.0
    bf16_combination_block_9__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 4.62e-04 7.13e-02 2.30e+03 7.40e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_6) 1.12e-05 1.15e-05  240.625 2.63e-04   0.0
    bf16_combination_block_8__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 4.65e-04 6.91e-02 2.25e+03 7.18e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_7) 1.61e-05 1.39e-05  256.554 2.87e-04   0.0
    bf16_combination_block_7__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8) 4.65e-04 7.13e-02 2.32e+03 7.41e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_8) 1.39e-05 1.52e-05  254.868 2.84e-04   0.0
    bf16_combination_block_6__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9) 4.63e-04 7.13e-02 2.30e+03 7.40e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_9) 1.22e-05 1.27e-05  229.674 2.55e-04   0.0
    bf16_combination_block_5__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10) 4.60e-04 7.18e-02 2.29e+03 7.45e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_10) 1.03e-05 1.23e-05  220.264 2.43e-04   0.0
    bf16_combination_block_4__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11) 4.64e-04 6.94e-02 2.22e+03 7.21e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_11) 1.26e-05 1.18e-05  235.368 2.60e-04   0.0
    bf16_combination_block_3__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12) 4.64e-04 7.11e-02 2.33e+03 7.39e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_12) 1.44e-05 1.48e-05  265.803 2.95e-04   0.0
    bf16_combination_block_2__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13) 4.63e-04 7.06e-02 2.29e+03 7.33e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_13) 1.36e-05 1.35e-05  238.300 2.65e-04   0.0
    bf16_combination_block_1__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14) 4.59e-04 7.00e-02 2.23e+03 7.27e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_14) 1.45e-05 1.29e-05  233.985 2.61e-04   0.0
    bf16_combination_block_0__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15) 4.64e-04 7.10e-02 2.29e+03 7.38e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_15) 1.32e-05 1.44e-05  258.628 2.86e-04   0.0
    u_Accumulation_top (Accumulation_top_BANK_DATA_WIDTH512_BANK_NUM9_MACRO_DATA_WIDTH32_COL_BLOCK_SIZE16_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128) 6.45e-02   12.078 2.62e+05   12.405   4.0
      bit_serial_accumulation_15__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_0) 1.02e-03 5.04e-02 1.80e+03 5.32e-02   0.0
      bit_serial_accumulation_14__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_1) 1.02e-03 5.04e-02 1.78e+03 5.32e-02   0.0
      bit_serial_accumulation_13__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_2) 1.00e-03 5.04e-02 1.78e+03 5.32e-02   0.0
      bit_serial_accumulation_12__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_3) 1.02e-03 5.04e-02 1.80e+03 5.32e-02   0.0
      bit_serial_accumulation_11__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_4) 1.02e-03 5.04e-02 1.78e+03 5.32e-02   0.0
      bit_serial_accumulation_10__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_5) 1.00e-03 5.04e-02 1.78e+03 5.32e-02   0.0
      bit_serial_accumulation_9__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_6) 1.00e-03 5.04e-02 1.78e+03 5.32e-02   0.0
      bit_serial_accumulation_8__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_7) 1.02e-03 5.04e-02 1.79e+03 5.32e-02   0.0
      bit_serial_accumulation_7__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_8) 1.01e-03 5.04e-02 1.79e+03 5.32e-02   0.0
      bit_serial_accumulation_6__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_9) 1.03e-03 5.04e-02 1.80e+03 5.32e-02   0.0
      bit_serial_accumulation_5__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_10) 1.01e-03 5.04e-02 1.78e+03 5.32e-02   0.0
      bit_serial_accumulation_4__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_11) 1.02e-03 5.04e-02 1.78e+03 5.32e-02   0.0
      bit_serial_accumulation_3__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_12) 1.02e-03 5.04e-02 1.79e+03 5.32e-02   0.0
      bit_serial_accumulation_2__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_13) 1.01e-03 5.04e-02 1.78e+03 5.32e-02   0.0
      bit_serial_accumulation_1__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_14) 1.02e-03 5.04e-02 1.79e+03 5.32e-02   0.0
      bit_serial_accumulation_0__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND128_15) 1.02e-03 5.04e-02 1.78e+03 5.32e-02   0.0
      adder_tree_15__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_0) 3.02e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_14__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_1) 3.02e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_13__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_2) 3.02e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_12__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_3) 3.02e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_11__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_4) 3.02e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_10__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_5) 3.02e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_9__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_6) 3.02e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_8__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_7) 3.02e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_7__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_8) 3.02e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_6__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_9) 3.02e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_5__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_10) 3.02e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_4__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_11) 3.02e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_3__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_12) 3.02e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_2__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_13) 3.02e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_1__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_14) 3.02e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_0__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_15) 3.02e-03    0.705 1.46e+04    0.722   0.2
  V_M3D_unshared_block1 (M3D_unshared_block1_MACRO_COLUMN32_MACRO_ROW4_BANK_COLUMN1024_BANK_ROW64_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_Q_BUF_ADDR_WIDTH5_COMPUTE_CYCLE9_BANK_NUM9_log2_MACRO_ROW2_log2_MACRO_COLUMN5_PARALLEL_ROW16_MACRO_DATA_WIDTH32_MACROS_ADDR_WIDTH7) 4.01e-02   33.090 6.60e+05   33.790  11.0
    u_dram_banks (DRAM_banks_MACROS_ADDR_WIDTH7_BANK_DATA_WIDTH512_BANK_NUM9_MACRO_DATA_WIDTH32_COL_BLOCK_SIZE16_MACRO_COLUMN32_MACRO_ROW4)    0.000 1.41e-03   26.127 1.43e-03   0.0
    u_q_buf_exp (center_buf_DATA_WIDTH8_DEPTH32_log2_DEPTH5) 2.82e-04    0.338 6.33e+03    0.345   0.1
    u_q_buf_mantissa (center_buf_DATA_WIDTH288_DEPTH32_log2_DEPTH5) 1.24e-02   11.827 2.60e+05   12.099   3.9
    q_cache_control_inst (q_cache_control_MACRO_ROW4_Q_BUF_ADDR_WIDTH5_MACRO_DATA_WIDTH32_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_COL_BLOCK_SIZE16_log2_COL_BLOCK_SIZE4) 3.52e-04    0.419 4.41e+03    0.424   0.1
    genblk1_15__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_0) 1.70e-03    1.280 2.42e+04    1.306   0.4
    genblk1_14__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_1) 1.67e-03    1.280 2.42e+04    1.306   0.4
    genblk1_13__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_2) 1.70e-03    1.280 2.42e+04    1.306   0.4
    genblk1_12__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_3) 1.69e-03    1.280 2.42e+04    1.306   0.4
    genblk1_11__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_4) 1.69e-03    1.280 2.42e+04    1.306   0.4
    genblk1_10__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_5) 1.68e-03    1.280 2.42e+04    1.306   0.4
    genblk1_9__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_6) 1.66e-03    1.280 2.42e+04    1.306   0.4
    genblk1_8__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_7) 1.69e-03    1.280 2.42e+04    1.306   0.4
    genblk1_7__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_8) 1.69e-03    1.280 2.42e+04    1.306   0.4
    genblk1_6__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_9) 1.67e-03    1.280 2.42e+04    1.306   0.4
    genblk1_5__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_10) 1.67e-03    1.280 2.42e+04    1.306   0.4
    genblk1_4__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_11) 1.68e-03    1.280 2.42e+04    1.306   0.4
    genblk1_3__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_12) 1.69e-03    1.280 2.42e+04    1.306   0.4
    genblk1_2__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_13) 1.71e-03    1.280 2.42e+04    1.306   0.4
    genblk1_1__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_14) 1.67e-03    1.280 2.42e+04    1.306   0.4
    genblk1_0__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_15) 1.68e-03    1.280 2.42e+04    1.306   0.4
    cmIn_control_inst (cmIn_control_MACRO_DATA_WIDTH32_COMPUTE_CYCLE9_MACROS_ADDR_WIDTH7_BANK_DATA_WIDTH512_BANK_NUM9_MACRO_ROW4_MACRO_COLUMN32_COL_BLOCK_SIZE16_Q_BUF_ADDR_WIDTH5)    0.000 5.23e-03 1.11e+03 6.34e-03   0.0
    u_weight_write_control (weight_write_control_BANK_DATA_WIDTH512_BANK_NUM9_MACROS_ADDR_WIDTH7_MACRO_COLUMN32_MACRO_ROW4) 1.08e-04 9.89e-03  203.027 1.02e-02   0.0
  K_M3D_unshared_block1 (M3D_unshared_block1_MACRO_COLUMN2_MACRO_ROW64_BANK_COLUMN64_BANK_ROW1024_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_Q_BUF_ADDR_WIDTH1_COMPUTE_CYCLE9_BANK_NUM9_log2_MACRO_ROW6_log2_MACRO_COLUMN1_PARALLEL_ROW16_MACRO_DATA_WIDTH32_MACROS_ADDR_WIDTH7) 9.68e-02   22.060 4.22e+05   22.579   7.4
    u_dram_banks (DRAM_banks_MACROS_ADDR_WIDTH7_BANK_DATA_WIDTH512_BANK_NUM9_MACRO_DATA_WIDTH32_COL_BLOCK_SIZE16_MACRO_COLUMN2_MACRO_ROW64) 4.18e-06 1.43e-03   26.205 1.46e-03   0.0
    u_q_buf_exp (center_buf_DATA_WIDTH8_DEPTH2_log2_DEPTH1) 6.30e-05 3.56e-02  694.191 3.63e-02   0.0
    u_q_buf_mantissa (center_buf_DATA_WIDTH288_DEPTH2_log2_DEPTH1) 3.17e-03    1.111 2.34e+04    1.137   0.4
    q_cache_control_inst (q_cache_control_MACRO_ROW64_Q_BUF_ADDR_WIDTH1_MACRO_DATA_WIDTH32_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_COL_BLOCK_SIZE16_log2_COL_BLOCK_SIZE4) 2.81e-03    0.429 4.46e+03    0.437   0.1
    genblk1_15__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_16) 5.48e-03    1.279 2.45e+04    1.309   0.4
    genblk1_14__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_17) 5.52e-03    1.279 2.45e+04    1.309   0.4
    genblk1_13__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_18) 5.47e-03    1.279 2.45e+04    1.309   0.4
    genblk1_12__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_19) 5.42e-03    1.279 2.45e+04    1.309   0.4
    genblk1_11__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_20) 5.45e-03    1.279 2.45e+04    1.309   0.4
    genblk1_10__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_21) 5.45e-03    1.279 2.45e+04    1.309   0.4
    genblk1_9__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_22) 5.44e-03    1.279 2.45e+04    1.309   0.4
    genblk1_8__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_23) 5.48e-03    1.279 2.45e+04    1.309   0.4
    genblk1_7__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_24) 5.49e-03    1.279 2.45e+04    1.309   0.4
    genblk1_6__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_25) 5.46e-03    1.279 2.45e+04    1.309   0.4
    genblk1_5__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_26) 5.50e-03    1.279 2.45e+04    1.309   0.4
    genblk1_4__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_27) 5.49e-03    1.279 2.45e+04    1.309   0.4
    genblk1_3__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_28) 5.42e-03    1.279 2.45e+04    1.309   0.4
    genblk1_2__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_29) 5.46e-03    1.279 2.45e+04    1.309   0.4
    genblk1_1__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_30) 5.47e-03    1.279 2.45e+04    1.309   0.4
    genblk1_0__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH128_log2_DEPTH7_31) 6.55e-03    1.279 2.45e+04    1.310   0.4
    cmIn_control_inst (cmIn_control_MACRO_DATA_WIDTH32_COMPUTE_CYCLE9_MACROS_ADDR_WIDTH7_BANK_DATA_WIDTH512_BANK_NUM9_MACRO_ROW64_MACRO_COLUMN2_COL_BLOCK_SIZE16_Q_BUF_ADDR_WIDTH1) 7.59e-04 6.46e-03 1.15e+03 8.37e-03   0.0
    u_weight_write_control (weight_write_control_BANK_DATA_WIDTH512_BANK_NUM9_MACROS_ADDR_WIDTH7_MACRO_COLUMN2_MACRO_ROW64) 5.94e-04 1.01e-02  201.918 1.09e-02   0.0
  GEMV_shared_block1_inst (GEMV_shared_block1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_CMP_STAGES_PER_REG2_PARALLEL_ROW16_MACRO_DATA_WIDTH32)    0.292    1.064 8.68e+04    1.443   0.5
    data_wr_exp_pre_align_15__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_0) 1.15e-02 2.91e-02 3.59e+03 4.42e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_0) 1.39e-05 1.53e-03   24.637 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 1.14e-02 1.59e-02 3.39e+03 3.07e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_0) 1.14e-02 1.59e-02 3.39e+03 3.07e-02   0.0
    data_wr_exp_pre_align_14__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_1) 1.14e-02 2.90e-02 3.57e+03 4.41e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_1) 1.39e-05 1.53e-03   24.637 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 1.14e-02 1.58e-02 3.37e+03 3.06e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_1) 1.14e-02 1.58e-02 3.37e+03 3.06e-02   0.0
    data_wr_exp_pre_align_13__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_2) 1.16e-02 2.93e-02 3.66e+03 4.46e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_2) 1.38e-05 1.53e-03   24.637 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 1.16e-02 1.61e-02 3.45e+03 3.12e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_2) 1.16e-02 1.61e-02 3.45e+03 3.12e-02   0.0
    data_wr_exp_pre_align_12__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_3) 1.15e-02 2.91e-02 3.60e+03 4.41e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_3) 1.39e-05 1.53e-03   24.637 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 1.14e-02 1.59e-02 3.39e+03 3.07e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_3) 1.14e-02 1.59e-02 3.39e+03 3.07e-02   0.0
    data_wr_exp_pre_align_11__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_4) 1.13e-02 2.90e-02 3.54e+03 4.38e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_4) 1.39e-05 1.53e-03   24.637 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 1.12e-02 1.58e-02 3.33e+03 3.03e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_4) 1.12e-02 1.58e-02 3.33e+03 3.03e-02   0.0
    data_wr_exp_pre_align_10__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_5) 1.16e-02 2.91e-02 3.62e+03 4.43e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_5) 1.39e-05 1.53e-03   24.637 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 1.15e-02 1.59e-02 3.42e+03 3.09e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_5) 1.15e-02 1.59e-02 3.42e+03 3.09e-02   0.0
    data_wr_exp_pre_align_9__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_6) 1.15e-02 2.90e-02 3.55e+03 4.40e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_6) 1.38e-05 1.53e-03   24.637 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 1.14e-02 1.58e-02 3.35e+03 3.05e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_6) 1.14e-02 1.58e-02 3.35e+03 3.05e-02   0.0
    data_wr_exp_pre_align_8__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_7) 1.14e-02 2.91e-02 3.58e+03 4.41e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_7) 1.39e-05 1.53e-03   24.637 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 1.14e-02 1.59e-02 3.37e+03 3.06e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_7) 1.14e-02 1.59e-02 3.37e+03 3.06e-02   0.0
    data_wr_exp_pre_align_7__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_8) 1.15e-02 2.91e-02 3.58e+03 4.42e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_8) 1.39e-05 1.53e-03   24.637 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8) 1.15e-02 1.59e-02 3.38e+03 3.07e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_8) 1.15e-02 1.59e-02 3.38e+03 3.07e-02   0.0
    data_wr_exp_pre_align_6__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_9) 1.14e-02 2.90e-02 3.56e+03 4.39e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_9) 1.39e-05 1.53e-03   24.637 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9) 1.13e-02 1.58e-02 3.36e+03 3.04e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_9) 1.13e-02 1.58e-02 3.36e+03 3.04e-02   0.0
    data_wr_exp_pre_align_5__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_10) 1.14e-02 2.89e-02 3.56e+03 4.39e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_10) 1.38e-05 1.53e-03   24.637 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10) 1.14e-02 1.57e-02 3.36e+03 3.04e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_10) 1.14e-02 1.57e-02 3.36e+03 3.04e-02   0.0
    data_wr_exp_pre_align_4__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_11) 1.15e-02 2.91e-02 3.60e+03 4.42e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_11) 1.39e-05 1.53e-03   24.637 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11) 1.14e-02 1.59e-02 3.40e+03 3.07e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_11) 1.14e-02 1.59e-02 3.40e+03 3.07e-02   0.0
    data_wr_exp_pre_align_3__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_12) 1.16e-02 2.90e-02 3.65e+03 4.43e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_12) 1.39e-05 1.53e-03   24.637 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12) 1.16e-02 1.60e-02 3.44e+03 3.11e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_12) 1.16e-02 1.60e-02 3.44e+03 3.11e-02   0.0
    data_wr_exp_pre_align_2__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_13) 1.16e-02 2.92e-02 3.63e+03 4.44e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_13) 1.39e-05 1.53e-03   24.637 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13) 1.15e-02 1.60e-02 3.42e+03 3.10e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_13) 1.15e-02 1.60e-02 3.42e+03 3.10e-02   0.0
    data_wr_exp_pre_align_1__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_14) 1.16e-02 2.92e-02 3.62e+03 4.44e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_14) 1.38e-05 1.53e-03   24.637 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14) 1.15e-02 1.60e-02 3.42e+03 3.09e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_14) 1.15e-02 1.60e-02 3.42e+03 3.09e-02   0.0
    data_wr_exp_pre_align_0__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_15)    0.120    0.628 3.29e+04    0.780   0.3
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_15) 4.99e-02    0.530 1.83e+04    0.598   0.2
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15) 6.96e-02 8.64e-02 1.44e+04    0.170   0.1
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_15) 2.82e-02 4.02e-02 5.90e+03 7.43e-02   0.0
1
