
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.023335                       # Number of seconds simulated
sim_ticks                                 23335184000                       # Number of ticks simulated
final_tick                                23335184000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  99739                       # Simulator instruction rate (inst/s)
host_op_rate                                   187000                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               23540180                       # Simulator tick rate (ticks/s)
host_mem_usage                                1675592                       # Number of bytes of host memory used
host_seconds                                   991.29                       # Real time elapsed on the host
sim_insts                                    98870678                       # Number of instructions simulated
sim_ops                                     185372009                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0      3496192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           3496192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0           64                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0        54628                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              54628                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0            1                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    149824917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            149824917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0         2743                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total                2743                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    149827659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           149827659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                      54628                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    54628                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM               3496192                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                3496192                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             4128                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             4052                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             3564                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             3478                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             3676                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             3381                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             3360                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             3269                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             2667                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             2704                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            3135                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            2891                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            3456                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            3483                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            3478                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            3906                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  23334141500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                54628                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  39049                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  10478                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   3387                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   1128                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    390                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    125                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     46                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     14                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        33758                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   103.549262                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    80.018522                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   115.875863                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        28258     83.71%     83.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         2753      8.16%     91.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383          431      1.28%     93.14% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          241      0.71%     93.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1992      5.90%     99.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           69      0.20%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            8      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            5      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        33758                       # Bytes accessed per row activation
system.mem_ctrls0.totQLat                  1507431750                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             2531706750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 273140000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    27594.49                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               46344.49                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      149.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   149.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.17                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.17                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.15                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.38                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   20867                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                38.20                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                    427138.36                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   38.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               115546620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                61410690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              206403120                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1316558880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy           680648970                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            35418240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     6179977050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      421023360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy      1738551480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy           10755538410                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           460.915069                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         21749150500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     28365250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    557292000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF   7101301750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN   1096568750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT    998864000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  13552792250                       # Time in different power states
system.mem_ctrls0_1.actEnergy               125506920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                66700920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              183640800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1055951520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy           606841950                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            29117280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     4736019420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      406832160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy      2556257220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9766868190                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           418.546851                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         21928056000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     28462500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    447118000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF  10483100750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN   1059414250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT    930626250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  10386462250                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1      3474688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           3474688                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1        54292                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              54292                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    148903390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            148903390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    148903390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           148903390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                      54292                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    54292                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM               3474688                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                3474688                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             4062                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             4019                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             3609                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             3407                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             3630                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             3358                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             3337                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             3272                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             2652                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             2659                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            3123                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            2845                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            3475                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            3488                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            3471                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            3885                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  23334594000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                54292                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  39016                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  10388                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   3134                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   1124                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    394                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    136                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     55                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     22                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     17                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        33322                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   104.260729                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    80.309945                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   116.838722                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        27833     83.53%     83.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         2737      8.21%     91.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383          416      1.25%     92.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          250      0.75%     93.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         2014      6.04%     99.78% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           57      0.17%     99.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            9      0.03%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            5      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        33322                       # Bytes accessed per row activation
system.mem_ctrls1.totQLat                  1591791500                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             2609766500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 271460000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    29319.08                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               48069.08                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      148.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   148.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.16                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.16                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.15                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   20967                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                38.62                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                    429798.02                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   38.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               113540280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                60340500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              204875160                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1317788160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy           675230550                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            35789280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     6221235930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      390648480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy      1739544960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy           10758993300                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           461.063124                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         21761336750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     29396000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    557824000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF   7100844250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN   1017054750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT    986478750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  13643586250                       # Time in different power states
system.mem_ctrls1_1.actEnergy               124400220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                66116490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              182769720                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1065785760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy           604682790                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            29751840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     4830275190                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      363381600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy      2537306520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9804470130                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           420.158234                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         21931500000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     30114250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    451308000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF  10392629250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    946157500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT    921853500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  10593121500                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2      3490816                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           3490816                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2        54544                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total              54544                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    149594535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            149594535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    149594535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           149594535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                      54544                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                    54544                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM               3490816                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                3490816                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             4038                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             4077                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             3567                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             3426                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             3623                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             3310                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             3362                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             3346                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             2635                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             2714                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            3124                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            2915                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            3492                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            3519                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            3490                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            3906                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  23334192500                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                54544                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  38998                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  10412                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                   3239                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                   1203                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                    432                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                    164                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     48                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     27                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     12                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      5                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     4                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        33483                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   104.242989                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    80.327808                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   116.858287                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        27953     83.48%     83.48% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         2811      8.40%     91.88% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383          379      1.13%     93.01% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511          241      0.72%     93.73% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         2024      6.04%     99.78% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767           58      0.17%     99.95% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895            6      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023            2      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151            9      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        33483                       # Bytes accessed per row activation
system.mem_ctrls2.totQLat                  1478195250                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             2500895250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 272720000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    27100.97                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               45850.97                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      149.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   149.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        1.17                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    1.17                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.15                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   21058                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                38.61                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                    427804.94                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   38.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               113604540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy                60378450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              205267860                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1309183200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy           675728160                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            35045280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     6193789860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      381885600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy      1757490405                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy           10732460715                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           459.926104                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         21762243250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     28511500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    554166000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF   7184495250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    994429000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT    990224250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  13583358000                       # Time in different power states
system.mem_ctrls2_1.actEnergy               125485500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy                66689535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              184176300                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1059024720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy           606626490                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            29406240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     4776550980                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      388207680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy      2546527125                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9782781930                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           419.228814                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         21927507750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     29377750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    448418000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF  10442250000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN   1010836250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT    929568250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  10474733750                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3      3491712                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           3491712                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3        54558                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total              54558                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    149632932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            149632932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    149632932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           149632932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                      54558                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                    54558                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM               3491712                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                3491712                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             4064                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             4032                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             3610                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             3446                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             3632                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             3304                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             3345                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             3294                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             2681                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             2682                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            3120                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            2893                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            3488                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            3526                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            3558                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            3883                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  23334427000                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                54558                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  39279                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  10427                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                   3185                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                   1076                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                    371                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                    130                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     55                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     23                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      6                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        33746                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   103.457121                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    79.883104                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   116.193815                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        28341     83.98%     83.98% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         2685      7.96%     91.94% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383          390      1.16%     93.10% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511          236      0.70%     93.79% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         2011      5.96%     99.75% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767           62      0.18%     99.94% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895           12      0.04%     99.97% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023            5      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151            4      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        33746                       # Bytes accessed per row activation
system.mem_ctrls3.totQLat                  1572524750                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             2595487250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 272790000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    28822.99                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               47572.99                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      149.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   149.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        1.17                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    1.17                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.15                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   20808                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                38.14                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                    427699.46                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   38.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               114939720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy                61091910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              205110780                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1304880720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy           677313330                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            34242720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     6272076510                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      312410400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy      1756033560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy           10738099650                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           460.167753                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         21757395250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     26101750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    552304000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF   7192553500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    813422000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT    995727500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  13755075250                       # Time in different power states
system.mem_ctrls3_1.actEnergy               126035280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy                66974160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              184433340                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1052878320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy           608362140                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            28710240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     4762881810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      380019360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy      2556122460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9766417110                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           418.527520                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         21925791500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     27399500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    445794000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF  10491740500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    989433250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT    935476750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  10445340000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls             219042                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   23335184000                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       32071347                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   7543672                       # Number of instructions committed
system.cpu00.committedOps                    14185241                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses            14130398                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                53770                       # Number of float alu accesses
system.cpu00.num_func_calls                    464104                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts      1428021                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                   14130398                       # number of integer instructions
system.cpu00.num_fp_insts                       53770                       # number of float instructions
system.cpu00.num_int_register_reads          25640232                       # number of times the integer registers were read
system.cpu00.num_int_register_writes         11297031                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads              89261                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             45317                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            9063556                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           4154949                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     2405416                       # number of memory refs
system.cpu00.num_load_insts                   1920189                       # Number of load instructions
system.cpu00.num_store_insts                   485227                       # Number of store instructions
system.cpu00.num_idle_cycles             10032281.476661                       # Number of idle cycles
system.cpu00.num_busy_cycles             22039065.523339                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.687189                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.312811                       # Percentage of idle cycles
system.cpu00.Branches                         2312767                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               20000      0.14%      0.14% # Class of executed instruction
system.cpu00.op_class::IntAlu                11573079     81.59%     81.73% # Class of executed instruction
system.cpu00.op_class::IntMult                 112651      0.79%     82.52% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36915      0.26%     82.78% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 37180      0.26%     83.04% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     83.04% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     83.04% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     83.04% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     83.04% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     83.04% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     83.04% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     83.04% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     83.04% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     83.04% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     83.04% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     83.04% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     83.04% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     83.04% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     83.04% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     83.04% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     83.04% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     83.04% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     83.04% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     83.04% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     83.04% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     83.04% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     83.04% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     83.04% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     83.04% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     83.04% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     83.04% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     83.04% # Class of executed instruction
system.cpu00.op_class::MemRead                1906788     13.44%     96.48% # Class of executed instruction
system.cpu00.op_class::MemWrite                483398      3.41%     99.89% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             13401      0.09%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                 14185241                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls             160506                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   23335184000                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       28267067                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   6413074                       # Number of instructions committed
system.cpu01.committedOps                    11966138                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses            11911295                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                53770                       # Number of float alu accesses
system.cpu01.num_func_calls                    347032                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts      1181052                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                   11911295                       # number of integer instructions
system.cpu01.num_fp_insts                       53770                       # number of float instructions
system.cpu01.num_int_register_reads          21721614                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          9601134                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads              89261                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             45317                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            7552474                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           3723165                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     2057818                       # number of memory refs
system.cpu01.num_load_insts                   1645761                       # Number of load instructions
system.cpu01.num_store_insts                   412057                       # Number of store instructions
system.cpu01.num_idle_cycles             11146416.124733                       # Number of idle cycles
system.cpu01.num_busy_cycles             17120650.875267                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.605675                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.394325                       # Percentage of idle cycles
system.cpu01.Branches                         1891999                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               20000      0.17%      0.17% # Class of executed instruction
system.cpu01.op_class::IntAlu                 9730842     81.32%     81.49% # Class of executed instruction
system.cpu01.op_class::IntMult                  83383      0.70%     82.18% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36915      0.31%     82.49% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 37180      0.31%     82.80% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     82.80% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     82.80% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     82.80% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     82.80% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     82.80% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     82.80% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     82.80% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     82.80% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     82.80% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     82.80% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     82.80% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     82.80% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     82.80% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     82.80% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     82.80% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     82.80% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     82.80% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     82.80% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     82.80% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     82.80% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     82.80% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     82.80% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     82.80% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     82.80% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     82.80% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     82.80% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     82.80% # Class of executed instruction
system.cpu01.op_class::MemRead                1632360     13.64%     96.44% # Class of executed instruction
system.cpu01.op_class::MemWrite                410228      3.43%     99.87% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             13401      0.11%     99.98% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.02%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                 11966138                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls             293574                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   23335184000                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       36937390                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   9006106                       # Number of instructions committed
system.cpu02.committedOps                    17052700                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses            16997857                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                53770                       # Number of float alu accesses
system.cpu02.num_func_calls                    613168                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts      1746292                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                   16997857                       # number of integer instructions
system.cpu02.num_fp_insts                       53770                       # number of float instructions
system.cpu02.num_int_register_reads          30698322                       # number of times the integer registers were read
system.cpu02.num_int_register_writes         13490682                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads              89261                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             45317                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads           11010448                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           4719979                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     2855628                       # number of memory refs
system.cpu02.num_load_insts                   2277236                       # Number of load instructions
system.cpu02.num_store_insts                   578392                       # Number of store instructions
system.cpu02.num_idle_cycles             7703191.976243                       # Number of idle cycles
system.cpu02.num_busy_cycles             29234198.023757                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.791453                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.208547                       # Percentage of idle cycles
system.cpu02.Branches                         2856144                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               20000      0.12%      0.12% # Class of executed instruction
system.cpu02.op_class::IntAlu                13953060     81.82%     81.94% # Class of executed instruction
system.cpu02.op_class::IntMult                 149917      0.88%     82.82% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36915      0.22%     83.04% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 37180      0.22%     83.25% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     83.25% # Class of executed instruction
system.cpu02.op_class::MemRead                2263835     13.28%     96.53% # Class of executed instruction
system.cpu02.op_class::MemWrite                576563      3.38%     99.91% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             13401      0.08%     99.99% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.01%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                 17052700                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls              86134                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   23335184000                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       23390881                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   4951576                       # Number of instructions committed
system.cpu03.committedOps                     9100795                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             9045952                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                53770                       # Number of float alu accesses
system.cpu03.num_func_calls                    198288                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       863097                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    9045952                       # number of integer instructions
system.cpu03.num_fp_insts                       53770                       # number of float instructions
system.cpu03.num_int_register_reads          16667772                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          7408887                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads              89261                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             45317                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            5607558                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           3157879                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1607838                       # number of memory refs
system.cpu03.num_load_insts                   1288746                       # Number of load instructions
system.cpu03.num_store_insts                   319092                       # Number of store instructions
system.cpu03.num_idle_cycles             11667525.531007                       # Number of idle cycles
system.cpu03.num_busy_cycles             11723355.468993                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.501193                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.498807                       # Percentage of idle cycles
system.cpu03.Branches                         1349054                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               20000      0.22%      0.22% # Class of executed instruction
system.cpu03.op_class::IntAlu                 7352665     80.79%     81.01% # Class of executed instruction
system.cpu03.op_class::IntMult                  46197      0.51%     81.52% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36915      0.41%     81.92% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 37180      0.41%     82.33% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     82.33% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     82.33% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     82.33% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     82.33% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     82.33% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     82.33% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     82.33% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     82.33% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     82.33% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     82.33% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     82.33% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     82.33% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     82.33% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     82.33% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     82.33% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     82.33% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     82.33% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     82.33% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     82.33% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     82.33% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     82.33% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     82.33% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     82.33% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     82.33% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     82.33% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     82.33% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     82.33% # Class of executed instruction
system.cpu03.op_class::MemRead                1275345     14.01%     96.35% # Class of executed instruction
system.cpu03.op_class::MemWrite                317263      3.49%     99.83% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             13401      0.15%     99.98% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.02%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  9100795                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls             368186                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   23335184000                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       41800948                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                  10464352                       # Number of instructions committed
system.cpu04.committedOps                    19912681                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses            19857838                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                53770                       # Number of float alu accesses
system.cpu04.num_func_calls                    762392                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts      2063945                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                   19857838                       # number of integer instructions
system.cpu04.num_fp_insts                       53770                       # number of float instructions
system.cpu04.num_int_register_reads          35744568                       # number of times the integer registers were read
system.cpu04.num_int_register_writes         15678051                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads              89261                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             45317                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads           12953672                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           5281777                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     3304404                       # number of memory refs
system.cpu04.num_load_insts                   2632747                       # Number of load instructions
system.cpu04.num_store_insts                   671657                       # Number of store instructions
system.cpu04.num_idle_cycles             4361362.059220                       # Number of idle cycles
system.cpu04.num_busy_cycles             37439585.940780                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.895664                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.104336                       # Percentage of idle cycles
system.cpu04.Branches                         3398185                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               20000      0.10%      0.10% # Class of executed instruction
system.cpu04.op_class::IntAlu                16326959     81.99%     82.09% # Class of executed instruction
system.cpu04.op_class::IntMult                 187223      0.94%     83.03% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36915      0.19%     83.22% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 37180      0.19%     83.41% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     83.41% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     83.41% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     83.41% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     83.41% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     83.41% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     83.41% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     83.41% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     83.41% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     83.41% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     83.41% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     83.41% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     83.41% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     83.41% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     83.41% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     83.41% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     83.41% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     83.41% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     83.41% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     83.41% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     83.41% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     83.41% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     83.41% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     83.41% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     83.41% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     83.41% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     83.41% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     83.41% # Class of executed instruction
system.cpu04.op_class::MemRead                2619346     13.15%     96.56% # Class of executed instruction
system.cpu04.op_class::MemWrite                669828      3.36%     99.92% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             13401      0.07%     99.99% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.01%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                 19912681                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls             309002                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   23335184000                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       37935074                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   9308014                       # Number of instructions committed
system.cpu05.committedOps                    17644768                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses            17589925                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                53770                       # Number of float alu accesses
system.cpu05.num_func_calls                    644024                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts      1812038                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                   17589925                       # number of integer instructions
system.cpu05.num_fp_insts                       53770                       # number of float instructions
system.cpu05.num_int_register_reads          31742898                       # number of times the integer registers were read
system.cpu05.num_int_register_writes         13943544                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads              89261                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             45317                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads           11412638                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           4836397                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     2948550                       # number of memory refs
system.cpu05.num_load_insts                   2350873                       # Number of load instructions
system.cpu05.num_store_insts                   597677                       # Number of store instructions
system.cpu05.num_idle_cycles             7100308.794724                       # Number of idle cycles
system.cpu05.num_busy_cycles             30834765.205276                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.812830                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.187170                       # Percentage of idle cycles
system.cpu05.Branches                         2968351                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               20000      0.11%      0.11% # Class of executed instruction
system.cpu05.op_class::IntAlu                14444492     81.86%     81.98% # Class of executed instruction
system.cpu05.op_class::IntMult                 157631      0.89%     82.87% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36915      0.21%     83.08% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 37180      0.21%     83.29% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     83.29% # Class of executed instruction
system.cpu05.op_class::MemRead                2337472     13.25%     96.54% # Class of executed instruction
system.cpu05.op_class::MemWrite                595848      3.38%     99.91% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             13401      0.08%     99.99% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.01%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                 17644768                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls              68478                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   23335184000                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       22323453                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   4595392                       # Number of instructions committed
system.cpu06.committedOps                     8403651                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             8348808                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                53770                       # Number of float alu accesses
system.cpu06.num_func_calls                    162976                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       786077                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    8348808                       # number of integer instructions
system.cpu06.num_fp_insts                       53770                       # number of float instructions
system.cpu06.num_int_register_reads          15440316                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          6874611                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads              89261                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             45317                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            5136610                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           3017531                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1497938                       # number of memory refs
system.cpu06.num_load_insts                   1200916                       # Number of load instructions
system.cpu06.num_store_insts                   297022                       # Number of store instructions
system.cpu06.num_idle_cycles             11645659.462528                       # Number of idle cycles
system.cpu06.num_busy_cycles             10677793.537472                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.478322                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.521678                       # Percentage of idle cycles
system.cpu06.Branches                         1217084                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               20000      0.24%      0.24% # Class of executed instruction
system.cpu06.op_class::IntAlu                 6774249     80.61%     80.85% # Class of executed instruction
system.cpu06.op_class::IntMult                  37369      0.44%     81.29% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36915      0.44%     81.73% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 37180      0.44%     82.18% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     82.18% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     82.18% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     82.18% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     82.18% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     82.18% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     82.18% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     82.18% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     82.18% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     82.18% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     82.18% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     82.18% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     82.18% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     82.18% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     82.18% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     82.18% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     82.18% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     82.18% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     82.18% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     82.18% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     82.18% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     82.18% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     82.18% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     82.18% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     82.18% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     82.18% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     82.18% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     82.18% # Class of executed instruction
system.cpu06.op_class::MemRead                1187515     14.13%     96.31% # Class of executed instruction
system.cpu06.op_class::MemWrite                295193      3.51%     99.82% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             13401      0.16%     99.98% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.02%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  8403651                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 78                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   23335184000                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       13735947                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   3284572                       # Number of instructions committed
system.cpu07.committedOps                     5829481                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             5774638                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                53770                       # Number of float alu accesses
system.cpu07.num_func_calls                     26176                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       499207                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    5774638                       # number of integer instructions
system.cpu07.num_fp_insts                       53770                       # number of float instructions
system.cpu07.num_int_register_reads          10892256                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          4908381                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads              89261                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             45317                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            3381190                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2519851                       # number of times the CC registers were written
system.cpu07.num_mem_refs                     1095198                       # number of memory refs
system.cpu07.num_load_insts                    883676                       # Number of load instructions
system.cpu07.num_store_insts                   211522                       # Number of store instructions
system.cpu07.num_idle_cycles             9693205.361907                       # Number of idle cycles
system.cpu07.num_busy_cycles             4042741.638093                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.294318                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.705682                       # Percentage of idle cycles
system.cpu07.Branches                          728844                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               20000      0.34%      0.34% # Class of executed instruction
system.cpu07.op_class::IntAlu                 4637019     79.54%     79.89% # Class of executed instruction
system.cpu07.op_class::IntMult                   3169      0.05%     79.94% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36915      0.63%     80.57% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 37180      0.64%     81.21% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     81.21% # Class of executed instruction
system.cpu07.op_class::MemRead                 870275     14.93%     96.14% # Class of executed instruction
system.cpu07.op_class::MemWrite                209693      3.60%     99.74% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             13401      0.23%     99.97% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  5829481                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls             143730                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   23335184000                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       27207228                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   6080986                       # Number of instructions committed
system.cpu08.committedOps                    11315370                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses            11260527                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                53770                       # Number of float alu accesses
system.cpu08.num_func_calls                    313480                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts      1108928                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                   11260527                       # number of integer instructions
system.cpu08.num_fp_insts                       53770                       # number of float instructions
system.cpu08.num_int_register_reads          20574366                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          9103002                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads              89261                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             45317                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            7111342                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           3594041                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1955510                       # number of memory refs
system.cpu08.num_load_insts                   1564423                       # Number of load instructions
system.cpu08.num_store_insts                   391087                       # Number of store instructions
system.cpu08.num_idle_cycles             11346344.807216                       # Number of idle cycles
system.cpu08.num_busy_cycles             15860883.192784                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.582966                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.417034                       # Percentage of idle cycles
system.cpu08.Branches                         1768721                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               20000      0.18%      0.18% # Class of executed instruction
system.cpu08.op_class::IntAlu                 9190770     81.22%     81.40% # Class of executed instruction
system.cpu08.op_class::IntMult                  74995      0.66%     82.06% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36915      0.33%     82.39% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 37180      0.33%     82.72% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     82.72% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     82.72% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     82.72% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     82.72% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     82.72% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     82.72% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     82.72% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     82.72% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     82.72% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     82.72% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     82.72% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     82.72% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     82.72% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     82.72% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     82.72% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     82.72% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     82.72% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     82.72% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     82.72% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     82.72% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     82.72% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     82.72% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     82.72% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     82.72% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     82.72% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     82.72% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     82.72% # Class of executed instruction
system.cpu08.op_class::MemRead                1551022     13.71%     96.43% # Class of executed instruction
system.cpu08.op_class::MemWrite                389258      3.44%     99.87% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             13401      0.12%     99.98% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.02%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                 11315370                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls              13106                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   23335184000                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       18571200                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   3520174                       # Number of instructions committed
system.cpu09.committedOps                     6293988                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             6239145                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                53770                       # Number of float alu accesses
system.cpu09.num_func_calls                     52232                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       551502                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    6239145                       # number of integer instructions
system.cpu09.num_fp_insts                       53770                       # number of float instructions
system.cpu09.num_int_register_reads          11716314                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          5261784                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads              89261                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             45317                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            3701474                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2605265                       # number of times the CC registers were written
system.cpu09.num_mem_refs                     1167218                       # number of memory refs
system.cpu09.num_load_insts                    939411                       # Number of load instructions
system.cpu09.num_store_insts                   227807                       # Number of store instructions
system.cpu09.num_idle_cycles             11181297.494298                       # Number of idle cycles
system.cpu09.num_busy_cycles             7389902.505702                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.397923                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.602077                       # Percentage of idle cycles
system.cpu09.Branches                          817149                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               20000      0.32%      0.32% # Class of executed instruction
system.cpu09.op_class::IntAlu                 5022992     79.81%     80.12% # Class of executed instruction
system.cpu09.op_class::IntMult                   9683      0.15%     80.28% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36915      0.59%     80.86% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 37180      0.59%     81.46% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     81.46% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     81.46% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     81.46% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     81.46% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     81.46% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     81.46% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     81.46% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     81.46% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     81.46% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     81.46% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     81.46% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     81.46% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     81.46% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     81.46% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     81.46% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     81.46% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     81.46% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     81.46% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     81.46% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     81.46% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     81.46% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     81.46% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     81.46% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     81.46% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     81.46% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     81.46% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     81.46% # Class of executed instruction
system.cpu09.op_class::MemRead                 926010     14.71%     96.17% # Class of executed instruction
system.cpu09.op_class::MemWrite                225978      3.59%     99.76% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             13401      0.21%     99.97% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  6293988                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                 78                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   23335184000                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       17458165                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   3191464                       # Number of instructions committed
system.cpu10.committedOps                     5658783                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             5603940                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                53770                       # Number of float alu accesses
system.cpu10.num_func_calls                     26176                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       483689                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    5603940                       # number of integer instructions
system.cpu10.num_fp_insts                       53770                       # number of float instructions
system.cpu10.num_int_register_reads          10612932                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4768719                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads              89261                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             45317                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            3288082                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2457779                       # number of times the CC registers were written
system.cpu10.num_mem_refs                     1064162                       # number of memory refs
system.cpu10.num_load_insts                    852640                       # Number of load instructions
system.cpu10.num_store_insts                   211522                       # Number of store instructions
system.cpu10.num_idle_cycles             10927521.720004                       # Number of idle cycles
system.cpu10.num_busy_cycles             6530643.279997                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.374074                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.625926                       # Percentage of idle cycles
system.cpu10.Branches                          697808                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               20000      0.35%      0.35% # Class of executed instruction
system.cpu10.op_class::IntAlu                 4497357     79.48%     79.83% # Class of executed instruction
system.cpu10.op_class::IntMult                   3169      0.06%     79.89% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36915      0.65%     80.54% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 37180      0.66%     81.19% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     81.19% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     81.19% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     81.19% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     81.19% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     81.19% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     81.19% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     81.19% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     81.19% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     81.19% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     81.19% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     81.19% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     81.19% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     81.19% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     81.19% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     81.19% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     81.19% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     81.19% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     81.19% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     81.19% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     81.19% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     81.19% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     81.19% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     81.19% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     81.19% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     81.19% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     81.19% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     81.19% # Class of executed instruction
system.cpu10.op_class::MemRead                 839239     14.83%     96.03% # Class of executed instruction
system.cpu10.op_class::MemWrite                209693      3.71%     99.73% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             13401      0.24%     99.97% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  5658783                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls             382302                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   23335184000                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       42752892                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                  10740274                       # Number of instructions committed
system.cpu11.committedOps                    20453828                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses            20398985                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                53770                       # Number of float alu accesses
system.cpu11.num_func_calls                    790624                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts      2124048                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                   20398985                       # number of integer instructions
system.cpu11.num_fp_insts                       53770                       # number of float instructions
system.cpu11.num_int_register_reads          36699378                       # number of times the integer registers were read
system.cpu11.num_int_register_writes         16091934                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads              89261                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             45317                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads           13321348                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           5388087                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     3389320                       # number of memory refs
system.cpu11.num_load_insts                   2700018                       # Number of load instructions
system.cpu11.num_store_insts                   689302                       # Number of store instructions
system.cpu11.num_idle_cycles             3588645.978084                       # Number of idle cycles
system.cpu11.num_busy_cycles             39164246.021916                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.916061                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.083939                       # Percentage of idle cycles
system.cpu11.Branches                         3500746                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               20000      0.10%      0.10% # Class of executed instruction
system.cpu11.op_class::IntAlu                16776132     82.02%     82.12% # Class of executed instruction
system.cpu11.op_class::IntMult                 194281      0.95%     83.07% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36915      0.18%     83.25% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 37180      0.18%     83.43% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     83.43% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     83.43% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     83.43% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     83.43% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     83.43% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     83.43% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     83.43% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     83.43% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     83.43% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     83.43% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     83.43% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     83.43% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     83.43% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     83.43% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     83.43% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     83.43% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     83.43% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     83.43% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     83.43% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     83.43% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     83.43% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     83.43% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     83.43% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     83.43% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     83.43% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     83.43% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     83.43% # Class of executed instruction
system.cpu11.op_class::MemRead                2686617     13.14%     96.56% # Class of executed instruction
system.cpu11.op_class::MemWrite                687473      3.36%     99.93% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             13401      0.07%     99.99% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.01%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                 20453828                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls             442082                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   23335184000                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       46670368                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                  11906824                       # Number of instructions committed
system.cpu12.committedOps                    22741953                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses            22687110                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                53770                       # Number of float alu accesses
system.cpu12.num_func_calls                    910184                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts      2378253                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                   22687110                       # number of integer instructions
system.cpu12.num_fp_insts                       53770                       # number of float instructions
system.cpu12.num_int_register_reads          40737048                       # number of times the integer registers were read
system.cpu12.num_int_register_writes         17841759                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads              89261                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             45317                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads           14876468                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           5836997                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     3748280                       # number of memory refs
system.cpu12.num_load_insts                   2984253                       # Number of load instructions
system.cpu12.num_store_insts                   764027                       # Number of store instructions
system.cpu12.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu12.num_busy_cycles             46670367.998000                       # Number of busy cycles
system.cpu12.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu12.Branches                         3934431                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               20000      0.09%      0.09% # Class of executed instruction
system.cpu12.op_class::IntAlu                18675407     82.12%     82.21% # Class of executed instruction
system.cpu12.op_class::IntMult                 224171      0.99%     83.19% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36915      0.16%     83.35% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 37180      0.16%     83.52% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     83.52% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     83.52% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     83.52% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     83.52% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     83.52% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     83.52% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     83.52% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     83.52% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     83.52% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     83.52% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     83.52% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     83.52% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     83.52% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     83.52% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     83.52% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     83.52% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     83.52% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     83.52% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     83.52% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     83.52% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     83.52% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     83.52% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     83.52% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     83.52% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     83.52% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     83.52% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     83.52% # Class of executed instruction
system.cpu12.op_class::MemRead                2970852     13.06%     96.58% # Class of executed instruction
system.cpu12.op_class::MemWrite                762198      3.35%     99.93% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             13401      0.06%     99.99% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.01%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                 22741953                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls             234946                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   23335184000                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       33088854                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   7864198                       # Number of instructions committed
system.cpu13.committedOps                    14812632                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses            14757789                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                53770                       # Number of float alu accesses
system.cpu13.num_func_calls                    495912                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts      1497346                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                   14757789                       # number of integer instructions
system.cpu13.num_fp_insts                       53770                       # number of float instructions
system.cpu13.num_int_register_reads          26744946                       # number of times the integer registers were read
system.cpu13.num_int_register_writes         11777820                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads              89261                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             45317                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            9487458                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           4281161                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     2504306                       # number of memory refs
system.cpu13.num_load_insts                   1999199                       # Number of load instructions
system.cpu13.num_store_insts                   505107                       # Number of store instructions
system.cpu13.num_idle_cycles             9629166.281523                       # Number of idle cycles
system.cpu13.num_busy_cycles             23459687.718477                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.708991                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.291009                       # Percentage of idle cycles
system.cpu13.Branches                         2431537                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               20000      0.14%      0.14% # Class of executed instruction
system.cpu13.op_class::IntAlu                12093628     81.64%     81.78% # Class of executed instruction
system.cpu13.op_class::IntMult                 120603      0.81%     82.59% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36915      0.25%     82.84% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 37180      0.25%     83.09% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     83.09% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     83.09% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     83.09% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     83.09% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     83.09% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     83.09% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     83.09% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     83.09% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     83.09% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     83.09% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     83.09% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     83.09% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     83.09% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     83.09% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     83.09% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     83.09% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     83.09% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     83.09% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     83.09% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     83.09% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     83.09% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     83.09% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     83.09% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     83.09% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     83.09% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     83.09% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     83.09% # Class of executed instruction
system.cpu13.op_class::MemRead                1985798     13.41%     96.50% # Class of executed instruction
system.cpu13.op_class::MemWrite                503278      3.40%     99.90% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             13401      0.09%     99.99% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.01%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                 14812632                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   23335184000                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        6899148                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   23335184000                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        6318847                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq             3180177                       # Transaction distribution
system.piobus.trans_dist::ReadResp            3180177                       # Transaction distribution
system.piobus.trans_dist::WriteReq             680332                       # Transaction distribution
system.piobus.trans_dist::WriteResp            680332                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       576324                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       576324                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       521406                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       521406                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       653876                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       653876                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       443286                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       443286                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       729592                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       729592                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       669658                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       669658                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       421666                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       421666                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port       360926                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total       360926                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       502978                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       502978                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       367806                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       367806                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       329890                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       329890                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       743928                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       743928                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       803988                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       803988                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       595694                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       595694                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                7721018                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port      2305296                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total      2305296                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port      2085624                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total      2085624                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port      2615504                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total      2615504                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port      1773144                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total      1773144                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port      2918368                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total      2918368                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port      2678632                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total      2678632                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port      1686664                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total      1686664                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port      1443704                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total      1443704                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port      2011912                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total      2011912                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port      1471224                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total      1471224                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port      1319560                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total      1319560                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port      2975712                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total      2975712                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port      3215952                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total      3215952                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port      2382776                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total      2382776                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                30884072                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy          2536602500                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization              10.9                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy          2262745500                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               9.7                       # Layer utilization (%)
system.piobus.respLayer2.occupancy          521607000                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              2.2                       # Layer utilization (%)
system.piobus.respLayer4.occupancy          481335500                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              2.1                       # Layer utilization (%)
system.piobus.respLayer6.occupancy          580534500                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              2.5                       # Layer utilization (%)
system.piobus.respLayer8.occupancy          421809000                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              1.8                       # Layer utilization (%)
system.piobus.respLayer10.occupancy         637597000                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             2.7                       # Layer utilization (%)
system.piobus.respLayer12.occupancy         592460000                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             2.5                       # Layer utilization (%)
system.piobus.respLayer14.occupancy         404604000                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             1.7                       # Layer utilization (%)
system.piobus.respLayer16.occupancy         360910000                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             1.5                       # Layer utilization (%)
system.piobus.respLayer18.occupancy         467091500                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             2.0                       # Layer utilization (%)
system.piobus.respLayer20.occupancy         364579500                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             1.6                       # Layer utilization (%)
system.piobus.respLayer22.occupancy         329941000                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             1.4                       # Layer utilization (%)
system.piobus.respLayer24.occupancy         648398000                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             2.8                       # Layer utilization (%)
system.piobus.respLayer26.occupancy         693521500                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             3.0                       # Layer utilization (%)
system.piobus.respLayer28.occupancy         537013500                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             2.3                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                1919986                       # delay histogram for all message
system.ruby.delayHist::mean                 12.131136                       # delay histogram for all message
system.ruby.delayHist::gmean                10.941481                       # delay histogram for all message
system.ruby.delayHist::stdev                 6.035111                       # delay histogram for all message
system.ruby.delayHist                    |      310960     16.20%     16.20% |     1312315     68.35%     84.55% |      127248      6.63%     91.17% |      152289      7.93%     99.11% |       17173      0.89%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  1919986                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples    154500743                      
system.ruby.outstanding_req_hist_seqr::mean     1.000005                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000004                      
system.ruby.outstanding_req_hist_seqr::stdev     0.002293                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |   154499931    100.00%    100.00% |         812      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total    154500743                      
system.ruby.latency_hist_seqr::bucket_size          128                      
system.ruby.latency_hist_seqr::max_bucket         1279                      
system.ruby.latency_hist_seqr::samples      154500743                      
system.ruby.latency_hist_seqr::mean          1.630695                      
system.ruby.latency_hist_seqr::gmean         1.178003                      
system.ruby.latency_hist_seqr::stdev         8.049877                      
system.ruby.latency_hist_seqr            |   154282862     99.86%     99.86% |      207118      0.13%     99.99% |        3488      0.00%    100.00% |        2501      0.00%    100.00% |        2908      0.00%    100.00% |        1255      0.00%    100.00% |          76      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |         533      0.00%    100.00%
system.ruby.latency_hist_seqr::total        154500743                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples    154139894                      
system.ruby.hit_latency_hist_seqr::mean      1.332552                      
system.ruby.hit_latency_hist_seqr::gmean     1.166108                      
system.ruby.hit_latency_hist_seqr::stdev     0.941842                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |   137053362     88.91%     88.91% |           0      0.00%     88.91% |           0      0.00%     88.91% |    17086532     11.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total    154139894                      
system.ruby.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.miss_latency_hist_seqr::samples       360849                      
system.ruby.miss_latency_hist_seqr::mean   128.984927                      
system.ruby.miss_latency_hist_seqr::gmean    89.916671                      
system.ruby.miss_latency_hist_seqr::stdev   105.399096                      
system.ruby.miss_latency_hist_seqr       |      142968     39.62%     39.62% |      207118     57.40%     97.02% |        3488      0.97%     97.98% |        2501      0.69%     98.68% |        2908      0.81%     99.48% |        1255      0.35%     99.83% |          76      0.02%     99.85% |           2      0.00%     99.85% |           0      0.00%     99.85% |         533      0.15%    100.00%
system.ruby.miss_latency_hist_seqr::total       360849                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits      2103164                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        14148                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      2117312                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      9589498                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1627                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      9591125                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1783117                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        14056                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1797173                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      8138758                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1631                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      8140389                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits       885180                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        14095                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses       899275                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      4020372                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1623                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      4021995                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_hits      3003281                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        14133                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      3017414                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits     13685191                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         1623                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses     13686814                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.L1Dcache.demand_hits      3332254                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        14090                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      3346344                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits     15180679                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1614                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses     15182293                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.L1Dcache.demand_hits      2192278                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        14239                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      2206517                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      9998828                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1619                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses     10000447                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.L1Dcache.demand_hits       492436                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses        70364                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses       562800                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits       492436                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses        70364                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses       562800                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      2514684                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        14064                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      2528748                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits     11463362                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1633                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses     11464995                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1372110                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        14143                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1386253                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      6266540                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1630                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      6268170                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.L1Dcache.demand_hits      2925510                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        14156                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      2939666                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits     13331983                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1618                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses     13333601                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.L1Dcache.demand_hits      2599694                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        14085                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      2613779                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits     11849754                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1622                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses     11851376                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1273058                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        14105                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1287163                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      5811270                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1625                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      5812895                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.L1Dcache.demand_hits       900708                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        14085                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       914793                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      4127523                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1621                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      4129144                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1690076                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        14003                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1704079                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      7713578                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1628                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      7715206                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.L1Dcache.demand_hits       969396                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        13977                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses       983373                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      4433176                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1628                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      4434804                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits         8673                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        13748                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        22421                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits         8717                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        13594                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        22311                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits         8732                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        13616                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        22348                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits         9173                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        13643                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        22816                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits         8999                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        13790                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        22789                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits         9071                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        13846                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        22917                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits         9082                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        13916                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        22998                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits         8460                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        13748                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        22208                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits         8865                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        13552                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        22417                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits         9082                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        13664                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        22746                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits         9085                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        13482                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        22567                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits         8551                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        13650                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        22201                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits         8764                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        13692                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        22456                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits         9061                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        13720                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        22781                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits         8910                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        13815                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        22725                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits         8724                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        13424                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        22148                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads       794613                      
system.ruby.network.routers00.buffer_writes       794613                      
system.ruby.network.routers00.sw_input_arbiter_activity       799692                      
system.ruby.network.routers00.sw_output_arbiter_activity       794613                      
system.ruby.network.routers00.crossbar_activity       794613                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads       976114                      
system.ruby.network.routers01.buffer_writes       976114                      
system.ruby.network.routers01.sw_input_arbiter_activity       980657                      
system.ruby.network.routers01.sw_output_arbiter_activity       976114                      
system.ruby.network.routers01.crossbar_activity       976114                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      1044307                      
system.ruby.network.routers02.buffer_writes      1044307                      
system.ruby.network.routers02.sw_input_arbiter_activity      1049349                      
system.ruby.network.routers02.sw_output_arbiter_activity      1044307                      
system.ruby.network.routers02.crossbar_activity      1044307                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads       864067                      
system.ruby.network.routers03.buffer_writes       864067                      
system.ruby.network.routers03.sw_input_arbiter_activity       868663                      
system.ruby.network.routers03.sw_output_arbiter_activity       864067                      
system.ruby.network.routers03.crossbar_activity       864067                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      1033465                      
system.ruby.network.routers04.buffer_writes      1033465                      
system.ruby.network.routers04.sw_input_arbiter_activity      1037656                      
system.ruby.network.routers04.sw_output_arbiter_activity      1033465                      
system.ruby.network.routers04.crossbar_activity      1033465                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      1896501                      
system.ruby.network.routers05.buffer_writes      1896501                      
system.ruby.network.routers05.sw_input_arbiter_activity      1902256                      
system.ruby.network.routers05.sw_output_arbiter_activity      1896501                      
system.ruby.network.routers05.crossbar_activity      1896501                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      1830400                      
system.ruby.network.routers06.buffer_writes      1830400                      
system.ruby.network.routers06.sw_input_arbiter_activity      1835433                      
system.ruby.network.routers06.sw_output_arbiter_activity      1830400                      
system.ruby.network.routers06.crossbar_activity      1830400                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads       968506                      
system.ruby.network.routers07.buffer_writes       968506                      
system.ruby.network.routers07.sw_input_arbiter_activity       970958                      
system.ruby.network.routers07.sw_output_arbiter_activity       968506                      
system.ruby.network.routers07.crossbar_activity       968506                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      1145782                      
system.ruby.network.routers08.buffer_writes      1145782                      
system.ruby.network.routers08.sw_input_arbiter_activity      1151720                      
system.ruby.network.routers08.sw_output_arbiter_activity      1145782                      
system.ruby.network.routers08.crossbar_activity      1145782                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      1393449                      
system.ruby.network.routers09.buffer_writes      1393449                      
system.ruby.network.routers09.sw_input_arbiter_activity      1399306                      
system.ruby.network.routers09.sw_output_arbiter_activity      1393449                      
system.ruby.network.routers09.crossbar_activity      1393449                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      1259310                      
system.ruby.network.routers10.buffer_writes      1259310                      
system.ruby.network.routers10.sw_input_arbiter_activity      1266581                      
system.ruby.network.routers10.sw_output_arbiter_activity      1259310                      
system.ruby.network.routers10.crossbar_activity      1259310                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      1009898                      
system.ruby.network.routers11.buffer_writes      1009898                      
system.ruby.network.routers11.sw_input_arbiter_activity      1016623                      
system.ruby.network.routers11.sw_output_arbiter_activity      1009898                      
system.ruby.network.routers11.crossbar_activity      1009898                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads       554050                      
system.ruby.network.routers12.buffer_writes       554050                      
system.ruby.network.routers12.sw_input_arbiter_activity       555310                      
system.ruby.network.routers12.sw_output_arbiter_activity       554050                      
system.ruby.network.routers12.crossbar_activity       554050                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads       782031                      
system.ruby.network.routers13.buffer_writes       782031                      
system.ruby.network.routers13.sw_input_arbiter_activity       784371                      
system.ruby.network.routers13.sw_output_arbiter_activity       782031                      
system.ruby.network.routers13.crossbar_activity       782031                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads       780842                      
system.ruby.network.routers14.buffer_writes       780842                      
system.ruby.network.routers14.sw_input_arbiter_activity       783310                      
system.ruby.network.routers14.sw_output_arbiter_activity       780842                      
system.ruby.network.routers14.crossbar_activity       780842                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads       550218                      
system.ruby.network.routers15.buffer_writes       550218                      
system.ruby.network.routers15.sw_input_arbiter_activity       551310                      
system.ruby.network.routers15.sw_output_arbiter_activity       550218                      
system.ruby.network.routers15.crossbar_activity       550218                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |      899245     42.06%     42.06% |      900142     42.10%     84.16% |      338623     15.84%    100.00%
system.ruby.network.packets_received::total      2138010                      
system.ruby.network.packets_injected     |      899245     42.06%     42.06% |      900142     42.10%     84.16% |      338623     15.84%    100.00%
system.ruby.network.packets_injected::total      2138010                      
system.ruby.network.packet_network_latency |    11176781                       |    10709254                       |     2941873                      
system.ruby.network.packet_queueing_latency |     2118894                       |     1045170                       |      338623                      
system.ruby.network.memory_received      |      218022    100.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       218024                      
system.ruby.network.memory_network_latency |     1857979                       |          26                       |           0                      
system.ruby.network.memory_queueing_latency |      436059                       |           4                       |           0                      
system.ruby.network.average_packet_vnet_latency |   12.429072                       |   11.897294                       |    8.687753                      
system.ruby.network.average_packet_vqueue_latency |    2.356303                       |    1.161117                       |           1                      
system.ruby.network.average_packet_network_latency    11.612625                      
system.ruby.network.average_packet_queueing_latency     1.638293                      
system.ruby.network.average_packet_latency    13.250918                      
system.ruby.network.average_memory_network_latency     8.522021                      
system.ruby.network.average_memory_queueing_latency     2.000069                      
system.ruby.network.average_memory_latency    10.522089                      
system.ruby.network.flits_received       |     1576425     30.70%     30.70% |     3219086     62.70%     93.40% |      338623      6.60%    100.00%
system.ruby.network.flits_received::total      5134134                      
system.ruby.network.flits_injected       |     1576425     30.70%     30.70% |     3219086     62.70%     93.40% |      338623      6.60%    100.00%
system.ruby.network.flits_injected::total      5134134                      
system.ruby.network.flit_network_latency |    21831625                       |    34292671                       |     2941873                      
system.ruby.network.flit_queueing_latency |     3473270                       |     3942822                       |      338623                      
system.ruby.network.average_flit_vnet_latency |   13.848819                       |   10.652922                       |    8.687753                      
system.ruby.network.average_flit_vqueue_latency |    2.203257                       |    1.224827                       |           1                      
system.ruby.network.average_flit_network_latency    11.504602                      
system.ruby.network.average_flit_queueing_latency     1.510423                      
system.ruby.network.average_flit_latency    13.015025                      
system.ruby.network.ext_in_link_utilization      5134134                      
system.ruby.network.ext_out_link_utilization      5134134                      
system.ruby.network.int_link_utilization     11749419                      
system.ruby.network.avg_link_utilization     0.471770                      
system.ruby.network.avg_vc_load          |    0.095587     20.26%     20.26% |    0.029844      6.33%     26.59% |    0.011188      2.37%     28.96% |    0.006184      1.31%     30.27% |    0.221656     46.98%     77.25% |    0.041133      8.72%     85.97% |    0.017405      3.69%     89.66% |    0.017323      3.67%     93.33% |    0.025932      5.50%     98.83% |    0.001892      0.40%     99.23% |    0.001814      0.38%     99.62% |    0.001814      0.38%    100.00%
system.ruby.network.avg_vc_load::total       0.471770                      
system.ruby.network.average_hops             2.288491                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  23335184000                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       1018953                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        12.339739                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       10.640876                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        7.561683                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      223773     21.96%     21.96% |      614514     60.31%     82.27% |       11371      1.12%     83.39% |      152122     14.93%     98.31% |       17172      1.69%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         1018953                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples        900140                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        11.898758                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       11.295528                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.583235                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |       86922      9.66%      9.66% |      339808     37.75%     47.41% |      357370     39.70%     87.11% |      109473     12.16%     99.27% |        6399      0.71%     99.98% |         163      0.02%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total          900140                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples           893                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         8.342665                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.003775                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.345959                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |           0      0.00%      0.00% |          56      6.27%      6.27% |         209     23.40%     29.68% |         302     33.82%     63.49% |         216     24.19%     87.68% |          84      9.41%     97.09% |          21      2.35%     99.44% |           5      0.56%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total             893                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples     21976597                      
system.ruby.LD.latency_hist_seqr::mean       2.380718                      
system.ruby.LD.latency_hist_seqr::gmean      1.203878                      
system.ruby.LD.latency_hist_seqr::stdev     14.761667                      
system.ruby.LD.latency_hist_seqr         |    21870630     99.52%     99.52% |      101672      0.46%     99.98% |        1881      0.01%     99.99% |         715      0.00%     99.99% |         867      0.00%    100.00% |         763      0.00%    100.00% |          40      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |          29      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      21976597                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     21809478                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.328165                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.163746                      
system.ruby.LD.hit_latency_hist_seqr::stdev     0.936378                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |    19423774     89.06%     89.06% |           0      0.00%     89.06% |           0      0.00%     89.06% |     2385704     10.94%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     21809478                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples       167119                      
system.ruby.LD.miss_latency_hist_seqr::mean   139.741693                      
system.ruby.LD.miss_latency_hist_seqr::gmean   100.492288                      
system.ruby.LD.miss_latency_hist_seqr::stdev    97.613235                      
system.ruby.LD.miss_latency_hist_seqr    |       61152     36.59%     36.59% |      101672     60.84%     97.43% |        1881      1.13%     98.56% |         715      0.43%     98.98% |         867      0.52%     99.50% |         763      0.46%     99.96% |          40      0.02%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |          29      0.02%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       167119                      
system.ruby.ST.latency_hist_seqr::bucket_size          128                      
system.ruby.ST.latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.latency_hist_seqr::samples      6801614                      
system.ruby.ST.latency_hist_seqr::mean       4.117006                      
system.ruby.ST.latency_hist_seqr::gmean      1.343056                      
system.ruby.ST.latency_hist_seqr::stdev     24.012772                      
system.ruby.ST.latency_hist_seqr         |     6711695     98.68%     98.68% |       84645      1.24%     99.92% |         966      0.01%     99.94% |        1684      0.02%     99.96% |        1878      0.03%     99.99% |         337      0.00%     99.99% |          18      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |         391      0.01%    100.00%
system.ruby.ST.latency_hist_seqr::total       6801614                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      6632493                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.417012                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.212520                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.037852                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     5710550     86.10%     86.10% |           0      0.00%     86.10% |           0      0.00%     86.10% |      921943     13.90%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      6632493                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.miss_latency_hist_seqr::samples       169121                      
system.ruby.ST.miss_latency_hist_seqr::mean   110.003879                      
system.ruby.ST.miss_latency_hist_seqr::gmean    74.055716                      
system.ruby.ST.miss_latency_hist_seqr::stdev   107.934274                      
system.ruby.ST.miss_latency_hist_seqr    |       79202     46.83%     46.83% |       84645     50.05%     96.88% |         966      0.57%     97.45% |        1684      1.00%     98.45% |        1878      1.11%     99.56% |         337      0.20%     99.76% |          18      0.01%     99.77% |           0      0.00%     99.77% |           0      0.00%     99.77% |         391      0.23%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       169121                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples    125633254                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.362246                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.164991                      
system.ruby.IFETCH.latency_hist_seqr::stdev     3.049873                      
system.ruby.IFETCH.latency_hist_seqr     |   125612840     99.98%     99.98% |       19295      0.02%    100.00% |         601      0.00%    100.00% |          97      0.00%    100.00% |         144      0.00%    100.00% |         146      0.00%    100.00% |          16      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |         113      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total    125633254                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples    125610512                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.328546                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.163951                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     0.936854                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   111854231     89.05%     89.05% |           0      0.00%     89.05% |           0      0.00%     89.05% |    13756281     10.95%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total    125610512                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        22742                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   187.495735                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   161.655208                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   109.023681                      
system.ruby.IFETCH.miss_latency_hist_seqr |        2328     10.24%     10.24% |       19295     84.84%     95.08% |         601      2.64%     97.72% |          97      0.43%     98.15% |         144      0.63%     98.78% |         146      0.64%     99.42% |          16      0.07%     99.49% |           2      0.01%     99.50% |           0      0.00%     99.50% |         113      0.50%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        22742                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples        89278                      
system.ruby.RMW_Read.latency_hist_seqr::mean     5.352035                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.576368                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    27.532451                      
system.ruby.RMW_Read.latency_hist_seqr   |       87697     98.23%     98.23% |        1506      1.69%     99.92% |          40      0.04%     99.96% |           5      0.01%     99.97% |          19      0.02%     99.99% |           9      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total        89278                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples        87411                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.775783                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.431164                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     1.313594                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       64807     74.14%     74.14% |           0      0.00%     74.14% |           0      0.00%     74.14% |       22604     25.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total        87411                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1867                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   172.788431                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   145.399256                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    86.819303                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         286     15.32%     15.32% |        1506     80.66%     95.98% |          40      2.14%     98.13% |           5      0.27%     98.39% |          19      1.02%     99.41% |           9      0.48%     99.89% |           2      0.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1867                      
system.ruby.Directory_Controller.Fetch   |       54628     25.06%     25.06% |       54292     24.90%     49.96% |       54544     25.02%     74.98% |       54558     25.02%    100.00%
system.ruby.Directory_Controller.Fetch::total       218022                      
system.ruby.Directory_Controller.Data    |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.Data::total            1                      
system.ruby.Directory_Controller.Memory_Data |       54628     25.06%     25.06% |       54292     24.90%     49.96% |       54544     25.02%     74.98% |       54558     25.02%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       218022                      
system.ruby.Directory_Controller.Memory_Ack |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total            1                      
system.ruby.Directory_Controller.CleanReplacement |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total            1                      
system.ruby.Directory_Controller.I.Fetch |       54628     25.06%     25.06% |       54292     24.90%     49.96% |       54544     25.02%     74.98% |       54558     25.02%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       218022                      
system.ruby.Directory_Controller.M.Data  |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M.Data::total            1                      
system.ruby.Directory_Controller.M.CleanReplacement |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total            1                      
system.ruby.Directory_Controller.IM.Memory_Data |       54628     25.06%     25.06% |       54292     24.90%     49.96% |       54544     25.02%     74.98% |       54558     25.02%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       218022                      
system.ruby.Directory_Controller.MI.Memory_Ack |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total            1                      
system.ruby.L1Cache_Controller.Load      |     1680438      7.65%      7.65% |     1418835      6.46%     14.10% |     2017342      9.18%     23.28% |     1082287      4.92%     28.21% |     2353649     10.71%     38.92% |        2800      0.01%     38.93% |        2800      0.01%     38.94% |     2086945      9.50%     48.44% |     1000853      4.55%     52.99% |      696883      3.17%     56.16% |     1342517      6.11%     62.27% |      752435      3.42%     65.70% |      681365      3.10%     68.80% |     2417280     11.00%     79.80% |     2686430     12.22%     92.02% |     1753739      7.98%    100.00%
system.ruby.L1Cache_Controller.Load::total     21976598                      
system.ruby.L1Cache_Controller.Ifetch    |     9591126      7.63%      7.63% |     8140390      6.48%     14.11% |    11464996      9.13%     23.24% |     6268171      4.99%     28.23% |    13333602     10.61%     38.84% |           0      0.00%     38.84% |           0      0.00%     38.84% |    11851377      9.43%     48.28% |     5812896      4.63%     52.90% |     4129145      3.29%     56.19% |     7715207      6.14%     62.33% |     4434805      3.53%     65.86% |     4021996      3.20%     69.06% |    13686815     10.89%     79.96% |    15182294     12.08%     92.04% |    10000448      7.96%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total    125633268                      
system.ruby.L1Cache_Controller.Store     |      436874      6.34%      6.34% |      378338      5.49%     11.83% |      511406      7.42%     19.25% |      303966      4.41%     23.66% |      586018      8.50%     32.17% |      560000      8.13%     40.29% |      560000      8.13%     48.42% |      526834      7.65%     56.07% |      286310      4.15%     60.22% |      217910      3.16%     63.38% |      361562      5.25%     68.63% |      230938      3.35%     71.98% |      217910      3.16%     75.14% |      600134      8.71%     83.85% |      659914      9.58%     93.43% |      452778      6.57%    100.00%
system.ruby.L1Cache_Controller.Store::total      6890892                      
system.ruby.L1Cache_Controller.Inv       |           1      6.67%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           7     46.67%     53.33% |           7     46.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total           15                      
system.ruby.L1Cache_Controller.L1_Replacement |       14240      4.22%      4.22% |       14151      4.20%      8.42% |       14161      4.20%     12.62% |       14236      4.22%     16.84% |       14241      4.22%     21.06% |       69340     20.56%     41.62% |       69340     20.56%     62.17% |       14173      4.20%     66.37% |       14195      4.21%     70.58% |       14170      4.20%     74.78% |       14094      4.18%     78.96% |       14068      4.17%     83.13% |       14182      4.20%     87.34% |       14220      4.22%     91.55% |       14169      4.20%     95.75% |       14321      4.25%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       337301                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          24      2.73%      2.73% |          25      2.85%      5.58% |          26      2.96%      8.54% |          22      2.51%     11.05% |          25      2.85%     13.90% |         266     30.30%     44.19% |         266     30.30%     74.49% |          22      2.51%     76.99% |          24      2.73%     79.73% |          26      2.96%     82.69% |          26      2.96%     85.65% |          26      2.96%     88.61% |          26      2.96%     91.57% |          24      2.73%     94.31% |          24      2.73%     97.04% |          26      2.96%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total          878                      
system.ruby.L1Cache_Controller.Data_Exclusive |       11897      7.17%      7.17% |       11824      7.13%     14.30% |       11838      7.14%     21.44% |       11928      7.19%     28.63% |       11850      7.14%     35.77% |          14      0.01%     35.78% |          22      0.01%     35.80% |       11837      7.14%     42.93% |       11838      7.14%     50.07% |       11837      7.14%     57.21% |       11759      7.09%     64.30% |       11707      7.06%     71.35% |       11860      7.15%     78.50% |       11887      7.17%     85.67% |       11829      7.13%     92.80% |       11937      7.20%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       165864                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          38      4.33%      4.33% |          38      4.33%      8.66% |          38      4.33%     12.98% |          38      4.33%     17.31% |          38      4.33%     21.64% |         175     19.93%     41.57% |         171     19.48%     61.05% |          38      4.33%     65.38% |          38      4.33%     69.70% |          38      4.33%     74.03% |          38      4.33%     78.36% |          38      4.33%     82.69% |          38      4.33%     87.02% |          38      4.33%     91.34% |          38      4.33%     95.67% |          38      4.33%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total          878                      
system.ruby.L1Cache_Controller.Data_all_Acks |        3839      1.98%      1.98% |        3824      1.97%      3.95% |        3820      1.97%      5.92% |        3806      1.96%      7.88% |        3885      2.00%      9.88% |       70175     36.16%     46.03% |       70171     36.15%     82.19% |        3831      1.97%     84.16% |        3853      1.99%     86.15% |        3830      1.97%     88.12% |        3833      1.97%     90.09% |        3859      1.99%     92.08% |        3819      1.97%     94.05% |        3830      1.97%     96.02% |        3836      1.98%     98.00% |        3882      2.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       194093                      
system.ruby.L1Cache_Controller.Ack       |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.Ack::total           14                      
system.ruby.L1Cache_Controller.Ack_all   |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           14                      
system.ruby.L1Cache_Controller.WB_Ack    |       13113      4.09%      4.09% |       13015      4.06%      8.16% |       13018      4.06%     12.22% |       13111      4.09%     16.31% |       13122      4.10%     20.41% |       68762     21.46%     41.87% |       68770     21.47%     63.34% |       13049      4.07%     67.41% |       13074      4.08%     71.49% |       13047      4.07%     75.56% |       12957      4.04%     79.61% |       12935      4.04%     83.64% |       13052      4.07%     87.72% |       13096      4.09%     91.81% |       13056      4.08%     95.88% |       13197      4.12%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       320374                      
system.ruby.L1Cache_Controller.NP.Load   |       11937      7.14%      7.14% |       11865      7.10%     14.24% |       11878      7.11%     21.35% |       11968      7.16%     28.51% |       11890      7.11%     35.63% |         364      0.22%     35.84% |         364      0.22%     36.06% |       11877      7.11%     43.17% |       11878      7.11%     50.28% |       11877      7.11%     57.38% |       11800      7.06%     64.44% |       11748      7.03%     71.47% |       11900      7.12%     78.59% |       11927      7.14%     85.73% |       11869      7.10%     92.83% |       11977      7.17%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       167119                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1627      7.15%      7.15% |        1631      7.17%     14.33% |        1633      7.18%     21.51% |        1630      7.17%     28.67% |        1618      7.11%     35.79% |           0      0.00%     35.79% |           0      0.00%     35.79% |        1622      7.13%     42.92% |        1625      7.15%     50.07% |        1621      7.13%     57.19% |        1628      7.16%     64.35% |        1628      7.16%     71.51% |        1623      7.14%     78.65% |        1623      7.14%     85.78% |        1614      7.10%     92.88% |        1619      7.12%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        22742                      
system.ruby.L1Cache_Controller.NP.Store  |        2210      1.29%      1.29% |        2190      1.28%      2.57% |        2185      1.28%      3.85% |        2174      1.27%      5.12% |        2265      1.32%      6.45% |       70000     40.94%     47.39% |       70000     40.94%     88.33% |        2207      1.29%     89.62% |        2226      1.30%     90.92% |        2207      1.29%     92.22% |        2202      1.29%     93.50% |        2228      1.30%     94.81% |        2194      1.28%     96.09% |        2205      1.29%     97.38% |        2220      1.30%     98.68% |        2261      1.32%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       170974                      
system.ruby.L1Cache_Controller.NP.Inv    |           1      6.67%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           7     46.67%     53.33% |           7     46.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total           15                      
system.ruby.L1Cache_Controller.S.Load    |           4      0.08%      0.08% |           3      0.06%      0.15% |           4      0.08%      0.23% |           4      0.08%      0.32% |           4      0.08%      0.40% |        2370     50.12%     50.52% |        2306     48.76%     99.28% |           4      0.08%     99.37% |           4      0.08%     99.45% |           4      0.08%     99.53% |           3      0.06%     99.60% |           3      0.06%     99.66% |           4      0.08%     99.75% |           4      0.08%     99.83% |           4      0.08%     99.92% |           4      0.08%    100.00%
system.ruby.L1Cache_Controller.S.Load::total         4729                      
system.ruby.L1Cache_Controller.S.Ifetch  |     9589498      7.63%      7.63% |     8138758      6.48%     14.11% |    11463362      9.13%     23.24% |     6266540      4.99%     28.23% |    13331983     10.61%     38.84% |           0      0.00%     38.84% |           0      0.00%     38.84% |    11849754      9.43%     48.28% |     5811270      4.63%     52.90% |     4127523      3.29%     56.19% |     7713578      6.14%     62.33% |     4433176      3.53%     65.86% |     4020372      3.20%     69.06% |    13685191     10.89%     79.95% |    15180679     12.09%     92.04% |     9998828      7.96%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total    125610512                      
system.ruby.L1Cache_Controller.S.Store   |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           14                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1127      6.66%      6.66% |        1136      6.71%     13.37% |        1143      6.75%     20.12% |        1125      6.65%     26.77% |        1119      6.61%     33.38% |         578      3.41%     36.79% |         570      3.37%     40.16% |        1124      6.64%     46.80% |        1121      6.62%     53.42% |        1123      6.63%     60.06% |        1137      6.72%     66.77% |        1133      6.69%     73.47% |        1130      6.68%     80.14% |        1124      6.64%     86.78% |        1113      6.58%     93.36% |        1124      6.64%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        16927                      
system.ruby.L1Cache_Controller.E.Load    |      702880      7.81%      7.81% |      585815      6.51%     14.32% |      832562      9.25%     23.58% |      433646      4.82%     28.40% |      989577     11.00%     39.40% |          66      0.00%     39.40% |         130      0.00%     39.40% |      872665      9.70%     49.10% |      404649      4.50%     53.59% |      248681      2.76%     56.36% |      530309      5.89%     62.25% |      278861      3.10%     65.35% |      252833      2.81%     68.16% |     1029303     11.44%     79.60% |     1117785     12.42%     92.03% |      717339      7.97%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      8997101                      
system.ruby.L1Cache_Controller.E.Store   |         316      7.22%      7.22% |         318      7.26%     14.48% |         309      7.06%     21.53% |         318      7.26%     28.80% |         320      7.31%     36.10% |           0      0.00%     36.10% |           0      0.00%     36.10% |         310      7.08%     43.18% |         304      6.94%     50.13% |         313      7.15%     57.27% |         313      7.15%     64.42% |         316      7.22%     71.64% |         307      7.01%     78.65% |         313      7.15%     85.80% |         313      7.15%     92.94% |         309      7.06%    100.00%
system.ruby.L1Cache_Controller.E.Store::total         4379                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       10850      7.18%      7.18% |       10759      7.12%     14.30% |       10764      7.12%     21.43% |       10883      7.20%     28.63% |       10804      7.15%     35.78% |          14      0.01%     35.79% |          22      0.01%     35.81% |       10773      7.13%     42.94% |       10805      7.15%     50.09% |       10760      7.12%     57.21% |       10680      7.07%     64.28% |       10657      7.05%     71.33% |       10825      7.17%     78.50% |       10827      7.17%     85.67% |       10765      7.13%     92.79% |       10891      7.21%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       151079                      
system.ruby.L1Cache_Controller.M.Load    |      965617      7.54%      7.54% |      821152      6.41%     13.95% |     1172898      9.16%     23.11% |      636669      4.97%     28.08% |     1352177     10.56%     38.64% |           0      0.00%     38.64% |           0      0.00%     38.64% |     1202399      9.39%     48.03% |      584322      4.56%     52.59% |      436321      3.41%     55.99% |      800405      6.25%     62.24% |      461823      3.61%     65.85% |      416628      3.25%     69.10% |     1376046     10.74%     79.85% |     1556772     12.16%     92.00% |     1024419      8.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total     12807648                      
system.ruby.L1Cache_Controller.M.Store   |      434347      6.47%      6.47% |      375829      5.60%     12.06% |      508911      7.58%     19.64% |      301473      4.49%     24.13% |      583432      8.69%     32.82% |      490000      7.30%     40.12% |      490000      7.30%     47.41% |      524316      7.81%     55.22% |      283779      4.23%     59.45% |      215389      3.21%     62.65% |      359046      5.35%     68.00% |      228393      3.40%     71.40% |      215408      3.21%     74.61% |      597615      8.90%     83.51% |      657380      9.79%     93.30% |      450207      6.70%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      6715525                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2263      1.34%      1.34% |        2256      1.33%      2.67% |        2254      1.33%      4.00% |        2228      1.32%      5.32% |        2318      1.37%      6.69% |       68748     40.61%     47.29% |       68748     40.61%     87.90% |        2276      1.34%     89.25% |        2269      1.34%     90.59% |        2287      1.35%     91.94% |        2277      1.34%     93.28% |        2278      1.35%     94.63% |        2227      1.32%     95.94% |        2269      1.34%     97.28% |        2291      1.35%     98.64% |        2306      1.36%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       169295                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          24      2.73%      2.73% |          25      2.85%      5.58% |          26      2.96%      8.54% |          22      2.51%     11.05% |          25      2.85%     13.90% |         266     30.30%     44.19% |         266     30.30%     74.49% |          22      2.51%     76.99% |          24      2.73%     79.73% |          26      2.96%     82.69% |          26      2.96%     85.65% |          26      2.96%     88.61% |          26      2.96%     91.57% |          24      2.73%     94.31% |          24      2.73%     97.04% |          26      2.96%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total          878                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       11897      7.17%      7.17% |       11824      7.13%     14.30% |       11838      7.14%     21.44% |       11928      7.19%     28.63% |       11850      7.14%     35.77% |          14      0.01%     35.78% |          22      0.01%     35.80% |       11837      7.14%     42.93% |       11838      7.14%     50.07% |       11837      7.14%     57.21% |       11759      7.09%     64.30% |       11707      7.06%     71.35% |       11860      7.15%     78.50% |       11887      7.17%     85.67% |       11829      7.13%     92.80% |       11937      7.20%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       165864                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          38      4.33%      4.33% |          38      4.33%      8.66% |          38      4.33%     12.98% |          38      4.33%     17.31% |          38      4.33%     21.64% |         175     19.93%     41.57% |         171     19.48%     61.05% |          38      4.33%     65.38% |          38      4.33%     69.70% |          38      4.33%     74.03% |          38      4.33%     78.36% |          38      4.33%     82.69% |          38      4.33%     87.02% |          38      4.33%     91.34% |          38      4.33%     95.67% |          38      4.33%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total          878                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1629      7.05%      7.05% |        1634      7.07%     14.11% |        1635      7.07%     21.19% |        1632      7.06%     28.25% |        1620      7.01%     35.25% |         175      0.76%     36.01% |         171      0.74%     36.75% |        1624      7.02%     43.77% |        1627      7.04%     50.81% |        1623      7.02%     57.83% |        1631      7.05%     64.89% |        1631      7.05%     71.94% |        1625      7.03%     78.97% |        1625      7.03%     86.00% |        1616      6.99%     92.99% |        1621      7.01%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        23119                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        2210      1.29%      1.29% |        2190      1.28%      2.57% |        2185      1.28%      3.85% |        2174      1.27%      5.12% |        2265      1.32%      6.45% |       70000     40.94%     47.39% |       70000     40.94%     88.33% |        2207      1.29%     89.62% |        2226      1.30%     90.92% |        2207      1.29%     92.22% |        2202      1.29%     93.50% |        2228      1.30%     94.81% |        2194      1.28%     96.09% |        2205      1.29%     97.38% |        2220      1.30%     98.68% |        2261      1.32%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       170974                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           14                      
system.ruby.L1Cache_Controller.SM.Ack_all |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           14                      
system.ruby.L1Cache_Controller.M_I.Load  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total            1                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       13113      4.09%      4.09% |       13015      4.06%      8.16% |       13018      4.06%     12.22% |       13111      4.09%     16.31% |       13122      4.10%     20.41% |       68762     21.46%     41.87% |       68770     21.47%     63.34% |       13049      4.07%     67.41% |       13074      4.08%     71.49% |       13047      4.07%     75.56% |       12957      4.04%     79.61% |       12935      4.04%     83.64% |       13052      4.07%     87.72% |       13096      4.09%     91.81% |       13056      4.08%     95.88% |       13197      4.12%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       320374                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1445      6.35%      6.35% |        1407      6.19%     12.54% |        1622      7.13%     19.67% |        1314      5.78%     25.45% |        1716      7.55%     33.00% |        1382      6.08%     39.07% |        1486      6.53%     45.61% |        1369      6.02%     51.63% |        1474      6.48%     58.11% |        1193      5.25%     63.35% |        1329      5.84%     69.20% |        1342      5.90%     75.10% |        1271      5.59%     80.69% |        1350      5.94%     86.62% |        1637      7.20%     93.82% |        1405      6.18%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        22742                      
system.ruby.L2Cache_Controller.L1_GETS   |       10371      6.21%      6.21% |       10126      6.06%     12.26% |       10012      5.99%     18.26% |       10755      6.44%     24.69% |       10101      6.04%     30.74% |       10140      6.07%     36.80% |       10317      6.17%     42.98% |       10600      6.34%     49.32% |       10595      6.34%     55.66% |       10275      6.15%     61.81% |       10323      6.18%     67.98% |       10862      6.50%     74.48% |       10881      6.51%     80.99% |       10995      6.58%     87.57% |       10668      6.38%     93.96% |       10098      6.04%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       167119                      
system.ruby.L2Cache_Controller.L1_GETX   |       10605      6.20%      6.20% |       10778      6.30%     12.51% |       10769      6.30%     18.81% |       10677      6.24%     25.05% |       10750      6.29%     31.34% |       10679      6.25%     37.58% |       10653      6.23%     43.81% |       10812      6.32%     50.14% |       10656      6.23%     56.37% |       10680      6.25%     62.62% |       10696      6.26%     68.87% |       10612      6.21%     75.08% |       10637      6.22%     81.30% |       10572      6.18%     87.48% |       10693      6.25%     93.74% |       10705      6.26%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       170974                      
system.ruby.L2Cache_Controller.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           14                      
system.ruby.L2Cache_Controller.L1_PUTX   |       19863      6.20%      6.20% |       19816      6.19%     12.39% |       19647      6.13%     18.52% |       20318      6.34%     24.86% |       19719      6.15%     31.01% |       19690      6.15%     37.16% |       19858      6.20%     43.36% |       20286      6.33%     49.69% |       20145      6.29%     55.98% |       19816      6.19%     62.16% |       19925      6.22%     68.38% |       20377      6.36%     74.74% |       20436      6.38%     81.12% |       20485      6.39%     87.52% |       20266      6.33%     93.84% |       19727      6.16%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       320374                      
system.ruby.L2Cache_Controller.L2_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total            1                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total            1                      
system.ruby.L2Cache_Controller.Mem_Data  |       13692      6.28%      6.28% |       13552      6.22%     12.50% |       13482      6.18%     18.68% |       13608      6.24%     24.92% |       13426      6.16%     31.08% |       13580      6.23%     37.31% |       13636      6.25%     43.56% |       13650      6.26%     49.82% |       13762      6.31%     56.14% |       13356      6.13%     62.26% |       13566      6.22%     68.48% |       13594      6.24%     74.72% |       13748      6.31%     81.02% |       13804      6.33%     87.36% |       13860      6.36%     93.71% |       13706      6.29%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       218022                      
system.ruby.L2Cache_Controller.Mem_Ack   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total            2                      
system.ruby.L2Cache_Controller.WB_Data   |          56      6.38%      6.38% |          42      4.78%     11.16% |          70      7.97%     19.13% |          56      6.38%     25.51% |          56      6.38%     31.89% |          70      7.97%     39.86% |          56      6.38%     46.24% |          70      7.97%     54.21% |          53      6.04%     60.25% |          68      7.74%     68.00% |          50      5.69%     73.69% |          49      5.58%     79.27% |          42      4.78%     84.05% |          42      4.78%     88.84% |          56      6.38%     95.22% |          42      4.78%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total          878                      
system.ruby.L2Cache_Controller.Ack_all   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total            1                      
system.ruby.L2Cache_Controller.Unblock   |          56      6.38%      6.38% |          42      4.78%     11.16% |          70      7.97%     19.13% |          56      6.38%     25.51% |          56      6.38%     31.89% |          70      7.97%     39.86% |          56      6.38%     46.24% |          70      7.97%     54.21% |          53      6.04%     60.25% |          68      7.74%     68.00% |          50      5.69%     73.69% |          49      5.58%     79.27% |          42      4.78%     84.05% |          42      4.78%     88.84% |          56      6.38%     95.22% |          42      4.78%    100.00%
system.ruby.L2Cache_Controller.Unblock::total          878                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       20906      6.21%      6.21% |       20848      6.19%     12.40% |       20694      6.14%     18.54% |       21348      6.34%     24.88% |       20767      6.17%     31.04% |       20721      6.15%     37.19% |       20886      6.20%     43.39% |       21314      6.33%     49.72% |       21159      6.28%     56.00% |       20847      6.19%     62.19% |       20947      6.22%     68.41% |       21404      6.35%     74.76% |       21462      6.37%     81.13% |       21511      6.39%     87.52% |       21291      6.32%     93.84% |       20747      6.16%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       336852                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1288      6.30%      6.30% |        1316      6.44%     12.74% |        1442      7.05%     19.79% |        1232      6.03%     25.82% |        1288      6.30%     32.12% |        1274      6.23%     38.36% |        1246      6.10%     44.45% |        1246      6.10%     50.55% |        1302      6.37%     56.92% |        1106      5.41%     62.33% |        1204      5.89%     68.22% |        1232      6.03%     74.25% |        1204      5.89%     80.14% |        1274      6.23%     86.37% |        1470      7.19%     93.56% |        1316      6.44%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        20440                      
system.ruby.L2Cache_Controller.NP.L1_GETS |        6720      6.34%      6.34% |        6468      6.10%     12.44% |        6244      5.89%     18.33% |        6622      6.25%     24.57% |        6370      6.01%     30.58% |        6566      6.19%     36.77% |        6636      6.26%     43.03% |        6664      6.28%     49.31% |        6762      6.38%     55.69% |        6566      6.19%     61.88% |        6664      6.28%     68.17% |        6692      6.31%     74.48% |        6874      6.48%     80.96% |        6818      6.43%     87.39% |        6678      6.30%     93.69% |        6692      6.31%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       106036                      
system.ruby.L2Cache_Controller.NP.L1_GETX |        5684      6.21%      6.21% |        5768      6.30%     12.51% |        5796      6.33%     18.84% |        5754      6.29%     25.13% |        5768      6.30%     31.43% |        5740      6.27%     37.70% |        5754      6.29%     43.98% |        5740      6.27%     50.25% |        5698      6.22%     56.48% |        5684      6.21%     62.69% |        5698      6.22%     68.91% |        5670      6.19%     75.10% |        5670      6.19%     81.30% |        5712      6.24%     87.54% |        5712      6.24%     93.78% |        5698      6.22%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total        91546                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         143      6.37%      6.37% |          91      4.05%     10.42% |         180      8.01%     18.43% |          82      3.65%     22.08% |         428     19.06%     41.14% |         108      4.81%     45.95% |         240     10.69%     56.63% |         123      5.48%     62.11% |         158      7.03%     69.15% |          73      3.25%     72.40% |         125      5.57%     77.96% |         110      4.90%     82.86% |          67      2.98%     85.84% |          76      3.38%     89.23% |         153      6.81%     96.04% |          89      3.96%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         2246                      
system.ruby.L2Cache_Controller.SS.L1_GETS |          14      3.71%      3.71% |          14      3.71%      7.43% |          31      8.22%     15.65% |          28      7.43%     23.08% |          28      7.43%     30.50% |          28      7.43%     37.93% |          28      7.43%     45.36% |          28      7.43%     52.79% |          39     10.34%     63.13% |          40     10.61%     73.74% |          22      5.84%     79.58% |          21      5.57%     85.15% |          14      3.71%     88.86% |          14      3.71%     92.57% |          14      3.71%     96.29% |          14      3.71%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total          377                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           14                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total            1                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |        3581      5.99%      5.99% |        3602      6.02%     12.01% |        3667      6.13%     18.14% |        4049      6.77%     24.90% |        3647      6.10%     31.00% |        3476      5.81%     36.81% |        3597      6.01%     42.82% |        3838      6.42%     49.24% |        3741      6.25%     55.49% |        3601      6.02%     61.51% |        3587      6.00%     67.50% |        4100      6.85%     74.36% |        3951      6.60%     80.96% |        4121      6.89%     87.85% |        3920      6.55%     94.40% |        3350      5.60%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total        59828                      
system.ruby.L2Cache_Controller.M.L1_GETX |        4921      6.20%      6.20% |        5010      6.31%     12.50% |        4973      6.26%     18.76% |        4923      6.20%     24.96% |        4982      6.27%     31.23% |        4939      6.22%     37.45% |        4899      6.17%     43.62% |        5072      6.39%     50.01% |        4958      6.24%     56.25% |        4996      6.29%     62.54% |        4998      6.29%     68.83% |        4942      6.22%     75.05% |        4967      6.25%     81.31% |        4860      6.12%     87.43% |        4981      6.27%     93.70% |        5007      6.30%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        79428                      
system.ruby.L2Cache_Controller.M.L2_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total            1                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          56      6.38%      6.38% |          42      4.78%     11.16% |          70      7.97%     19.13% |          56      6.38%     25.51% |          56      6.38%     31.89% |          70      7.97%     39.86% |          56      6.38%     46.24% |          70      7.97%     54.21% |          53      6.04%     60.25% |          68      7.74%     68.00% |          50      5.69%     73.69% |          49      5.58%     79.27% |          42      4.78%     84.05% |          42      4.78%     88.84% |          56      6.38%     95.22% |          42      4.78%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total          878                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       19863      6.20%      6.20% |       19816      6.19%     12.39% |       19647      6.13%     18.52% |       20318      6.34%     24.86% |       19719      6.15%     31.01% |       19690      6.15%     37.16% |       19858      6.20%     43.36% |       20286      6.33%     49.69% |       20145      6.29%     55.98% |       19816      6.19%     62.16% |       19925      6.22%     68.38% |       20377      6.36%     74.74% |       20436      6.38%     81.12% |       20485      6.39%     87.52% |       20266      6.33%     93.84% |       19727      6.16%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       320374                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total            2                      
system.ruby.L2Cache_Controller.I_I.Ack_all |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total            1                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |        6720      6.34%      6.34% |        6468      6.10%     12.44% |        6244      5.89%     18.33% |        6622      6.25%     24.57% |        6370      6.01%     30.58% |        6566      6.19%     36.77% |        6636      6.26%     43.03% |        6664      6.28%     49.31% |        6762      6.38%     55.69% |        6566      6.19%     61.88% |        6664      6.28%     68.17% |        6692      6.31%     74.48% |        6874      6.48%     80.96% |        6818      6.43%     87.39% |        6678      6.30%     93.69% |        6692      6.31%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       106036                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1288      6.30%      6.30% |        1316      6.44%     12.74% |        1442      7.05%     19.79% |        1232      6.03%     25.82% |        1288      6.30%     32.12% |        1274      6.23%     38.36% |        1246      6.10%     44.45% |        1246      6.10%     50.55% |        1302      6.37%     56.92% |        1106      5.41%     62.33% |        1204      5.89%     68.22% |        1232      6.03%     74.25% |        1204      5.89%     80.14% |        1274      6.23%     86.37% |        1470      7.19%     93.56% |        1316      6.44%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        20440                      
system.ruby.L2Cache_Controller.IM.Mem_Data |        5684      6.21%      6.21% |        5768      6.30%     12.51% |        5796      6.33%     18.84% |        5754      6.29%     25.13% |        5768      6.30%     31.43% |        5740      6.27%     37.70% |        5754      6.29%     43.98% |        5740      6.27%     50.25% |        5698      6.22%     56.48% |        5684      6.21%     62.69% |        5698      6.22%     68.91% |        5670      6.19%     75.10% |        5670      6.19%     81.30% |        5712      6.24%     87.54% |        5712      6.24%     93.78% |        5698      6.22%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total        91546                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           14                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       20906      6.21%      6.21% |       20848      6.19%     12.40% |       20680      6.14%     18.54% |       21348      6.34%     24.87% |       20767      6.17%     31.04% |       20721      6.15%     37.19% |       20886      6.20%     43.39% |       21314      6.33%     49.72% |       21159      6.28%     56.00% |       20847      6.19%     62.19% |       20947      6.22%     68.41% |       21404      6.35%     74.76% |       21462      6.37%     81.13% |       21511      6.39%     87.52% |       21291      6.32%     93.84% |       20747      6.16%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       336838                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          56      6.39%      6.39% |          42      4.79%     11.19% |          70      7.99%     19.18% |          56      6.39%     25.57% |          56      6.39%     31.96% |          70      7.99%     39.95% |          56      6.39%     46.35% |          70      7.99%     54.34% |          52      5.94%     60.27% |          68      7.76%     68.04% |          50      5.71%     73.74% |          49      5.59%     79.34% |          42      4.79%     84.13% |          42      4.79%     88.93% |          55      6.28%     95.21% |          42      4.79%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total          876                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total            2                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total            2                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          56      6.39%      6.39% |          42      4.79%     11.19% |          70      7.99%     19.18% |          56      6.39%     25.57% |          56      6.39%     31.96% |          70      7.99%     39.95% |          56      6.39%     46.35% |          70      7.99%     54.34% |          52      5.94%     60.27% |          68      7.76%     68.04% |          50      5.71%     73.74% |          49      5.59%     79.34% |          42      4.79%     84.13% |          42      4.79%     88.93% |          55      6.28%     95.21% |          42      4.79%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total          876                      

---------- End Simulation Statistics   ----------
