{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699717390388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699717390388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 11 15:43:10 2023 " "Processing started: Sat Nov 11 15:43:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699717390388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699717390388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off crcChecker_24bitSerial -c crcChecker_24bitSerial " "Command: quartus_map --read_settings_files=on --write_settings_files=off crcChecker_24bitSerial -c crcChecker_24bitSerial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699717390388 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699717390581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699717390581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcChecker_24bitSerial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crcChecker_24bitSerial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crcChecker_24bitSerial-structure " "Found design unit 1: crcChecker_24bitSerial-structure" {  } { { "crcChecker_24bitSerial.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/crcChecker_24bitSerial.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699717397157 ""} { "Info" "ISGN_ENTITY_NAME" "1 crcChecker_24bitSerial " "Found entity 1: crcChecker_24bitSerial" {  } { { "crcChecker_24bitSerial.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/crcChecker_24bitSerial.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699717397157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699717397157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simpleLogic.vhd 14 7 " "Found 14 design units, including 7 entities, in source file simpleLogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateAnd2-logicFunction " "Found design unit 1: gateAnd2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699717397159 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateOr2-logicFunction " "Found design unit 2: gateOr2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699717397159 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateNand2-logicFunction " "Found design unit 3: gateNand2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699717397159 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gateNor2-logicFunction " "Found design unit 4: gateNor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699717397159 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 gateXor2-logicFunction " "Found design unit 5: gateXor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699717397159 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 halfAdder_1bit-structure " "Found design unit 6: halfAdder_1bit-structure" {  } { { "simpleLogic.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699717397159 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 halfAdder_5bit-structure " "Found design unit 7: halfAdder_5bit-structure" {  } { { "simpleLogic.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699717397159 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateAnd2 " "Found entity 1: gateAnd2" {  } { { "simpleLogic.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699717397159 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateOr2 " "Found entity 2: gateOr2" {  } { { "simpleLogic.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699717397159 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateNand2 " "Found entity 3: gateNand2" {  } { { "simpleLogic.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699717397159 ""} { "Info" "ISGN_ENTITY_NAME" "4 gateNor2 " "Found entity 4: gateNor2" {  } { { "simpleLogic.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699717397159 ""} { "Info" "ISGN_ENTITY_NAME" "5 gateXor2 " "Found entity 5: gateXor2" {  } { { "simpleLogic.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699717397159 ""} { "Info" "ISGN_ENTITY_NAME" "6 halfAdder_1bit " "Found entity 6: halfAdder_1bit" {  } { { "simpleLogic.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699717397159 ""} { "Info" "ISGN_ENTITY_NAME" "7 halfAdder_5bit " "Found entity 7: halfAdder_5bit" {  } { { "simpleLogic.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699717397159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699717397159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 4 2 " "Found 4 design units, including 2 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contMem-behavior " "Found design unit 1: contMem-behavior" {  } { { "control.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/control.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699717397161 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 control-structure " "Found design unit 2: control-structure" {  } { { "control.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/control.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699717397161 ""} { "Info" "ISGN_ENTITY_NAME" "1 contMem " "Found entity 1: contMem" {  } { { "control.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699717397161 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "control.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/control.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699717397161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699717397161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storeDev.vhd 6 3 " "Found 6 design units, including 3 entities, in source file storeDev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopDPET-behavior " "Found design unit 1: flipFlopDPET-behavior" {  } { { "storeDev.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/storeDev.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699717397162 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FlipFlopD-structure " "Found design unit 2: FlipFlopD-structure" {  } { { "storeDev.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/storeDev.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699717397162 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 binCounter_5bit-structure " "Found design unit 3: binCounter_5bit-structure" {  } { { "storeDev.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/storeDev.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699717397162 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopDPET " "Found entity 1: flipFlopDPET" {  } { { "storeDev.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/storeDev.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699717397162 ""} { "Info" "ISGN_ENTITY_NAME" "2 FlipFlopD " "Found entity 2: FlipFlopD" {  } { { "storeDev.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/storeDev.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699717397162 ""} { "Info" "ISGN_ENTITY_NAME" "3 binCounter_5bit " "Found entity 3: binCounter_5bit" {  } { { "storeDev.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/storeDev.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699717397162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699717397162 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"library\";  expecting \"begin\", or a declaration statement LinarFeedback_ShiftRegister.vhd(36) " "VHDL syntax error at LinarFeedback_ShiftRegister.vhd(36) near text \"library\";  expecting \"begin\", or a declaration statement" {  } { { "LinarFeedback_ShiftRegister.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/LinarFeedback_ShiftRegister.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699717397163 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"entity\";  expecting \"begin\", or a declaration statement LinarFeedback_ShiftRegister.vhd(39) " "VHDL syntax error at LinarFeedback_ShiftRegister.vhd(39) near text \"entity\";  expecting \"begin\", or a declaration statement" {  } { { "LinarFeedback_ShiftRegister.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/LinarFeedback_ShiftRegister.vhd" 39 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699717397163 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "structure LinarFeedback_ShiftRegister.vhd(65) " "VHDL syntax error at LinarFeedback_ShiftRegister.vhd(65): name used in construct must match previously specified name \"structure\"" {  } { { "LinarFeedback_ShiftRegister.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/LinarFeedback_ShiftRegister.vhd" 65 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699717397163 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"END\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" LinarFeedback_ShiftRegister.vhd(67) " "VHDL syntax error at LinarFeedback_ShiftRegister.vhd(67) near text \"END\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "LinarFeedback_ShiftRegister.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/LinarFeedback_ShiftRegister.vhd" 67 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699717397163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LinarFeedback_ShiftRegister.vhd 0 0 " "Found 0 design units, including 0 entities, in source file LinarFeedback_ShiftRegister.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699717397163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-structure " "Found design unit 1: comparator-structure" {  } { { "comparator.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/comparator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699717397164 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "/home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/comparator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699717397164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699717397164 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "470 " "Peak virtual memory: 470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699717397238 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 11 15:43:17 2023 " "Processing ended: Sat Nov 11 15:43:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699717397238 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699717397238 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699717397238 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699717397238 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699717397345 ""}
