INFO: [v++ 60-1548] Creating build summary session with primary output /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/MM_FifoInterface/MM_FifoInterface.hlscompile_summary, at Sat Jul 19 17:49:39 2025
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/MM_FifoInterface -config /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg -cmdlineconfig /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/MM_FifoInterface/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Jul 19 17:49:40 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/jam/xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'jam' on host 'jam-Precision-5510' (Linux_x86_64 version 5.15.0-139-generic) on Sat Jul 19 17:49:43 PKT 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface'
INFO: [HLS 200-2005] Using work_dir /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/MM_FifoInterface 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/files/matrixmul.cpp' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/files/matrixmul.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/files/matrixmul_test.cpp' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file '/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/files/matrixmul_test.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/files/matrixmul_test.cpp,-DHW_COSIM' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'syn.top=matrixmul' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu7ev-ffvc1156-2-e' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1465] Applying ini 'clock=10' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg(11)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'cosim.rtl=vhdl' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'cosim.trace_level=all' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg(14)
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying ini 'syn.compile.enable_auto_rewind=1' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg(22)
INFO: [HLS 200-1465] Applying ini 'syn.directive.array_partition=matrixmul b dim=2 type=complete' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg(20)
INFO: [HLS 200-1465] Applying ini 'syn.directive.array_partition=matrixmul a dim=2 type=complete' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg(21)
INFO: [HLS 200-1465] Applying ini 'syn.directive.interface=matrixmul a mode=ap_fifo' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg(17)
INFO: [HLS 200-1465] Applying ini 'syn.directive.interface=matrixmul b mode=ap_fifo' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg(18)
INFO: [HLS 200-1465] Applying ini 'syn.directive.interface=matrixmul res mode=ap_fifo' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg(19)
INFO: [HLS 200-1465] Applying ini 'syn.directive.pipeline=matrixmul/Col' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg(15)
INFO: [HLS 200-1465] Applying ini 'syn.directive.pipeline=matrixmul/Row off' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg(16)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 4.4 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.61 seconds; current allocated memory: 340.000 MB.
INFO: [HLS 200-10] Analyzing design file '../files/matrixmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.89 seconds. CPU system time: 0.72 seconds. Elapsed time: 1.61 seconds; current allocated memory: 341.852 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 55 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/MM_FifoInterface/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/MM_FifoInterface/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/MM_FifoInterface/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/MM_FifoInterface/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/MM_FifoInterface/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/MM_FifoInterface/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 65 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/MM_FifoInterface/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 77 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/MM_FifoInterface/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 77 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/MM_FifoInterface/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 65 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/MM_FifoInterface/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 65 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/MM_FifoInterface/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 65 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/MM_FifoInterface/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 65 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/MM_FifoInterface/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 65 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/MM_FifoInterface/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 65 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/MM_FifoInterface/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 100 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/MM_FifoInterface/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'Product' is marked as complete unroll implied by the pipeline pragma (../files/matrixmul.cpp:24:16)
INFO: [HLS 214-186] Unrolling loop 'Product' (../files/matrixmul.cpp:24:16) in function 'matrixmul' completely with a factor of 3 (../files/matrixmul.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'a': Complete partitioning on dimension 2. (../files/matrixmul.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'b': Complete partitioning on dimension 2. (../files/matrixmul.cpp:8:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'a_0' (../files/matrixmul.cpp:8:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'a_1' (../files/matrixmul.cpp:8:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'a_2' (../files/matrixmul.cpp:8:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'b_0' (../files/matrixmul.cpp:8:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'b_1' (../files/matrixmul.cpp:8:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'b_2' (../files/matrixmul.cpp:8:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'res' (../files/matrixmul.cpp:8:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-142.html
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.04 seconds. CPU system time: 0.59 seconds. Elapsed time: 7.87 seconds; current allocated memory: 343.750 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 343.750 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 343.887 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 343.887 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 365.258 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'Row' (../files/matrixmul.cpp:19:8) in function 'matrixmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 365.258 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln26) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Row_Col'.
WARNING: [HLS 200-880] The II Violation in module 'matrixmul' (loop 'Row_Col'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('b_1_read_1', ../files/matrixmul.cpp:26) on port 'b_1' (../files/matrixmul.cpp:26) and fifo read operation ('b_1_read', ../files/matrixmul.cpp:26) on port 'b_1' (../files/matrixmul.cpp:26).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'matrixmul' (loop 'Row_Col'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('b_1_read_2', ../files/matrixmul.cpp:26) on port 'b_1' (../files/matrixmul.cpp:26) and fifo read operation ('b_1_read', ../files/matrixmul.cpp:26) on port 'b_1' (../files/matrixmul.cpp:26).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'Row_Col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 365.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 365.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/res' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrixmul' pipeline 'Row_Col' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 365.258 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 365.258 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 365.258 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 321.75 MHz
INFO: [HLS 200-112] Total CPU user time: 9.28 seconds. Total CPU system time: 1.78 seconds. Total elapsed time: 15.12 seconds; peak allocated memory: 365.258 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 19s
