

Implementation tool: Xilinx Vivado v.2018.2
Project:             matrixmul
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Sat Apr 28 17:41:33 +0900 2018

#=== Post-Implementation Resource usage ===
SLICE:          199
LUT:            362
FF:             724
DSP:              1
BRAM:             2
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.078
CP achieved post-implementation:    7.402
Timing met
