
STM32LAB3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000030e4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  080031f0  080031f0  000131f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003210  08003210  0002008c  2**0
                  CONTENTS
  4 .ARM          00000000  08003210  08003210  0002008c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003210  08003210  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003210  08003210  00013210  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003214  08003214  00013214  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08003218  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000104  2000008c  080032a4  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000190  080032a4  00020190  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a1c5  00000000  00000000  000200b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d97  00000000  00000000  0002a27a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b20  00000000  00000000  0002c018  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009e0  00000000  00000000  0002cb38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017512  00000000  00000000  0002d518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d607  00000000  00000000  00044a2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000826c8  00000000  00000000  00052031  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d46f9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a84  00000000  00000000  000d474c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000008c 	.word	0x2000008c
 8000128:	00000000 	.word	0x00000000
 800012c:	080031d8 	.word	0x080031d8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000090 	.word	0x20000090
 8000148:	080031d8 	.word	0x080031d8

0800014c <isButton_BUT1_Pressed>:
int button_BUT2_LongPressed_flag = 0;
int button_BUT3_LongPressed_flag = 0;


int isButton_BUT1_Pressed()
{
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	if(button_BUT1_flag == 1)
 8000150:	4b06      	ldr	r3, [pc, #24]	; (800016c <isButton_BUT1_Pressed+0x20>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b01      	cmp	r3, #1
 8000156:	d104      	bne.n	8000162 <isButton_BUT1_Pressed+0x16>
	{
		button_BUT1_flag = 0;
 8000158:	4b04      	ldr	r3, [pc, #16]	; (800016c <isButton_BUT1_Pressed+0x20>)
 800015a:	2200      	movs	r2, #0
 800015c:	601a      	str	r2, [r3, #0]
		return 1;
 800015e:	2301      	movs	r3, #1
 8000160:	e000      	b.n	8000164 <isButton_BUT1_Pressed+0x18>
	}
	else return 0;
 8000162:	2300      	movs	r3, #0
}
 8000164:	4618      	mov	r0, r3
 8000166:	46bd      	mov	sp, r7
 8000168:	bc80      	pop	{r7}
 800016a:	4770      	bx	lr
 800016c:	200000a8 	.word	0x200000a8

08000170 <isButton_BUT2_Pressed>:
int isButton_BUT2_Pressed()
{
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	if(button_BUT2_flag == 1)
 8000174:	4b06      	ldr	r3, [pc, #24]	; (8000190 <isButton_BUT2_Pressed+0x20>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	2b01      	cmp	r3, #1
 800017a:	d104      	bne.n	8000186 <isButton_BUT2_Pressed+0x16>
	{
		button_BUT2_flag = 0;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <isButton_BUT2_Pressed+0x20>)
 800017e:	2200      	movs	r2, #0
 8000180:	601a      	str	r2, [r3, #0]
		return 1;
 8000182:	2301      	movs	r3, #1
 8000184:	e000      	b.n	8000188 <isButton_BUT2_Pressed+0x18>
	}
	else return 0;
 8000186:	2300      	movs	r3, #0
}
 8000188:	4618      	mov	r0, r3
 800018a:	46bd      	mov	sp, r7
 800018c:	bc80      	pop	{r7}
 800018e:	4770      	bx	lr
 8000190:	200000ac 	.word	0x200000ac

08000194 <isButton_BUT3_Pressed>:
int isButton_BUT3_Pressed()
{
 8000194:	b480      	push	{r7}
 8000196:	af00      	add	r7, sp, #0
	if(button_BUT3_flag == 1)
 8000198:	4b06      	ldr	r3, [pc, #24]	; (80001b4 <isButton_BUT3_Pressed+0x20>)
 800019a:	681b      	ldr	r3, [r3, #0]
 800019c:	2b01      	cmp	r3, #1
 800019e:	d104      	bne.n	80001aa <isButton_BUT3_Pressed+0x16>
	{
		button_BUT3_flag = 0;
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <isButton_BUT3_Pressed+0x20>)
 80001a2:	2200      	movs	r2, #0
 80001a4:	601a      	str	r2, [r3, #0]
		return 1;
 80001a6:	2301      	movs	r3, #1
 80001a8:	e000      	b.n	80001ac <isButton_BUT3_Pressed+0x18>
	}
	else return 0;
 80001aa:	2300      	movs	r3, #0
}
 80001ac:	4618      	mov	r0, r3
 80001ae:	46bd      	mov	sp, r7
 80001b0:	bc80      	pop	{r7}
 80001b2:	4770      	bx	lr
 80001b4:	200000b0 	.word	0x200000b0

080001b8 <getKeyInput>:
	}
	else return 0;
}

void getKeyInput()
{
 80001b8:	b580      	push	{r7, lr}
 80001ba:	b082      	sub	sp, #8
 80001bc:	af00      	add	r7, sp, #0
	for(int i = 0; i < 3; i++){
 80001be:	2300      	movs	r3, #0
 80001c0:	607b      	str	r3, [r7, #4]
 80001c2:	e11a      	b.n	80003fa <getKeyInput+0x242>
		keyReg0[i] = keyReg1[i];
 80001c4:	4a91      	ldr	r2, [pc, #580]	; (800040c <getKeyInput+0x254>)
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001cc:	4990      	ldr	r1, [pc, #576]	; (8000410 <getKeyInput+0x258>)
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		keyReg1[i] = keyReg2[i];
 80001d4:	4a8f      	ldr	r2, [pc, #572]	; (8000414 <getKeyInput+0x25c>)
 80001d6:	687b      	ldr	r3, [r7, #4]
 80001d8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001dc:	498b      	ldr	r1, [pc, #556]	; (800040c <getKeyInput+0x254>)
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if(i == 0){
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	d154      	bne.n	8000294 <getKeyInput+0xdc>
			keyReg2[i] = HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port, BUTTON_1_Pin);
 80001ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001ee:	488a      	ldr	r0, [pc, #552]	; (8000418 <getKeyInput+0x260>)
 80001f0:	f001 ffb2 	bl	8002158 <HAL_GPIO_ReadPin>
 80001f4:	4603      	mov	r3, r0
 80001f6:	4619      	mov	r1, r3
 80001f8:	4a86      	ldr	r2, [pc, #536]	; (8000414 <getKeyInput+0x25c>)
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			if((keyReg0[i] == keyReg1[i]) && (keyReg1[i] == keyReg2[i]))
 8000200:	4a83      	ldr	r2, [pc, #524]	; (8000410 <getKeyInput+0x258>)
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000208:	4980      	ldr	r1, [pc, #512]	; (800040c <getKeyInput+0x254>)
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000210:	429a      	cmp	r2, r3
 8000212:	d13f      	bne.n	8000294 <getKeyInput+0xdc>
 8000214:	4a7d      	ldr	r2, [pc, #500]	; (800040c <getKeyInput+0x254>)
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800021c:	497d      	ldr	r1, [pc, #500]	; (8000414 <getKeyInput+0x25c>)
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000224:	429a      	cmp	r2, r3
 8000226:	d135      	bne.n	8000294 <getKeyInput+0xdc>
			{
				if(keyReg3[i] != keyReg2[i])
 8000228:	4a7c      	ldr	r2, [pc, #496]	; (800041c <getKeyInput+0x264>)
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000230:	4978      	ldr	r1, [pc, #480]	; (8000414 <getKeyInput+0x25c>)
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000238:	429a      	cmp	r2, r3
 800023a:	d015      	beq.n	8000268 <getKeyInput+0xb0>
				{
					keyReg3[i] = keyReg2[i];
 800023c:	4a75      	ldr	r2, [pc, #468]	; (8000414 <getKeyInput+0x25c>)
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000244:	4975      	ldr	r1, [pc, #468]	; (800041c <getKeyInput+0x264>)
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					if(keyReg2[i] == PRESSED_STATE)
 800024c:	4a71      	ldr	r2, [pc, #452]	; (8000414 <getKeyInput+0x25c>)
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000254:	2b00      	cmp	r3, #0
 8000256:	d11d      	bne.n	8000294 <getKeyInput+0xdc>
					{
						button_BUT1_flag = 1;
 8000258:	4b71      	ldr	r3, [pc, #452]	; (8000420 <getKeyInput+0x268>)
 800025a:	2201      	movs	r2, #1
 800025c:	601a      	str	r2, [r3, #0]
						timerForKeyPress = 300;
 800025e:	4b71      	ldr	r3, [pc, #452]	; (8000424 <getKeyInput+0x26c>)
 8000260:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000264:	601a      	str	r2, [r3, #0]
 8000266:	e015      	b.n	8000294 <getKeyInput+0xdc>
					}
				}
				else
				{
					if(keyReg2[i] == PRESSED_STATE){
 8000268:	4a6a      	ldr	r2, [pc, #424]	; (8000414 <getKeyInput+0x25c>)
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000270:	2b00      	cmp	r3, #0
 8000272:	d10f      	bne.n	8000294 <getKeyInput+0xdc>
						timerForKeyPress--;
 8000274:	4b6b      	ldr	r3, [pc, #428]	; (8000424 <getKeyInput+0x26c>)
 8000276:	681b      	ldr	r3, [r3, #0]
 8000278:	3b01      	subs	r3, #1
 800027a:	4a6a      	ldr	r2, [pc, #424]	; (8000424 <getKeyInput+0x26c>)
 800027c:	6013      	str	r3, [r2, #0]
						if(timerForKeyPress == 0)
 800027e:	4b69      	ldr	r3, [pc, #420]	; (8000424 <getKeyInput+0x26c>)
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	2b00      	cmp	r3, #0
 8000284:	d106      	bne.n	8000294 <getKeyInput+0xdc>
						{
							button_BUT1_LongPressed_flag = 1;
 8000286:	4b68      	ldr	r3, [pc, #416]	; (8000428 <getKeyInput+0x270>)
 8000288:	2201      	movs	r2, #1
 800028a:	601a      	str	r2, [r3, #0]
							timerForKeyPress = 300;
 800028c:	4b65      	ldr	r3, [pc, #404]	; (8000424 <getKeyInput+0x26c>)
 800028e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000292:	601a      	str	r2, [r3, #0]
						}
					}
				}
			}
		}
		if(i == 1){
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	2b01      	cmp	r3, #1
 8000298:	d154      	bne.n	8000344 <getKeyInput+0x18c>
			keyReg2[i] = HAL_GPIO_ReadPin(BUTTON_2_GPIO_Port, BUTTON_2_Pin);
 800029a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800029e:	485e      	ldr	r0, [pc, #376]	; (8000418 <getKeyInput+0x260>)
 80002a0:	f001 ff5a 	bl	8002158 <HAL_GPIO_ReadPin>
 80002a4:	4603      	mov	r3, r0
 80002a6:	4619      	mov	r1, r3
 80002a8:	4a5a      	ldr	r2, [pc, #360]	; (8000414 <getKeyInput+0x25c>)
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			if((keyReg0[i] == keyReg1[i]) && (keyReg1[i] == keyReg2[i]))
 80002b0:	4a57      	ldr	r2, [pc, #348]	; (8000410 <getKeyInput+0x258>)
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002b8:	4954      	ldr	r1, [pc, #336]	; (800040c <getKeyInput+0x254>)
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80002c0:	429a      	cmp	r2, r3
 80002c2:	d13f      	bne.n	8000344 <getKeyInput+0x18c>
 80002c4:	4a51      	ldr	r2, [pc, #324]	; (800040c <getKeyInput+0x254>)
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002cc:	4951      	ldr	r1, [pc, #324]	; (8000414 <getKeyInput+0x25c>)
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80002d4:	429a      	cmp	r2, r3
 80002d6:	d135      	bne.n	8000344 <getKeyInput+0x18c>
			{
				if(keyReg3[i] != keyReg2[i])
 80002d8:	4a50      	ldr	r2, [pc, #320]	; (800041c <getKeyInput+0x264>)
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002e0:	494c      	ldr	r1, [pc, #304]	; (8000414 <getKeyInput+0x25c>)
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80002e8:	429a      	cmp	r2, r3
 80002ea:	d015      	beq.n	8000318 <getKeyInput+0x160>
				{
					keyReg3[i] = keyReg2[i];
 80002ec:	4a49      	ldr	r2, [pc, #292]	; (8000414 <getKeyInput+0x25c>)
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002f4:	4949      	ldr	r1, [pc, #292]	; (800041c <getKeyInput+0x264>)
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					if(keyReg2[i] == PRESSED_STATE)
 80002fc:	4a45      	ldr	r2, [pc, #276]	; (8000414 <getKeyInput+0x25c>)
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000304:	2b00      	cmp	r3, #0
 8000306:	d11d      	bne.n	8000344 <getKeyInput+0x18c>
					{
						button_BUT2_flag = 1;
 8000308:	4b48      	ldr	r3, [pc, #288]	; (800042c <getKeyInput+0x274>)
 800030a:	2201      	movs	r2, #1
 800030c:	601a      	str	r2, [r3, #0]
						timerForKeyPress = 300;
 800030e:	4b45      	ldr	r3, [pc, #276]	; (8000424 <getKeyInput+0x26c>)
 8000310:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000314:	601a      	str	r2, [r3, #0]
 8000316:	e015      	b.n	8000344 <getKeyInput+0x18c>
					}
				}
				else
				{
					if(keyReg2[i] == PRESSED_STATE){
 8000318:	4a3e      	ldr	r2, [pc, #248]	; (8000414 <getKeyInput+0x25c>)
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000320:	2b00      	cmp	r3, #0
 8000322:	d10f      	bne.n	8000344 <getKeyInput+0x18c>
						timerForKeyPress--;
 8000324:	4b3f      	ldr	r3, [pc, #252]	; (8000424 <getKeyInput+0x26c>)
 8000326:	681b      	ldr	r3, [r3, #0]
 8000328:	3b01      	subs	r3, #1
 800032a:	4a3e      	ldr	r2, [pc, #248]	; (8000424 <getKeyInput+0x26c>)
 800032c:	6013      	str	r3, [r2, #0]
						if(timerForKeyPress == 0)
 800032e:	4b3d      	ldr	r3, [pc, #244]	; (8000424 <getKeyInput+0x26c>)
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	2b00      	cmp	r3, #0
 8000334:	d106      	bne.n	8000344 <getKeyInput+0x18c>
						{
							button_BUT2_LongPressed_flag = 1;
 8000336:	4b3e      	ldr	r3, [pc, #248]	; (8000430 <getKeyInput+0x278>)
 8000338:	2201      	movs	r2, #1
 800033a:	601a      	str	r2, [r3, #0]
							timerForKeyPress = 300;
 800033c:	4b39      	ldr	r3, [pc, #228]	; (8000424 <getKeyInput+0x26c>)
 800033e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000342:	601a      	str	r2, [r3, #0]
						}
					}
				}
			}
		}
		if(i == 2){
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	2b02      	cmp	r3, #2
 8000348:	d154      	bne.n	80003f4 <getKeyInput+0x23c>
			keyReg2[i] = HAL_GPIO_ReadPin(BUTTON_3_GPIO_Port, BUTTON_3_Pin);
 800034a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800034e:	4832      	ldr	r0, [pc, #200]	; (8000418 <getKeyInput+0x260>)
 8000350:	f001 ff02 	bl	8002158 <HAL_GPIO_ReadPin>
 8000354:	4603      	mov	r3, r0
 8000356:	4619      	mov	r1, r3
 8000358:	4a2e      	ldr	r2, [pc, #184]	; (8000414 <getKeyInput+0x25c>)
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			if((keyReg0[i] == keyReg1[i]) && (keyReg1[i] == keyReg2[i]))
 8000360:	4a2b      	ldr	r2, [pc, #172]	; (8000410 <getKeyInput+0x258>)
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000368:	4928      	ldr	r1, [pc, #160]	; (800040c <getKeyInput+0x254>)
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000370:	429a      	cmp	r2, r3
 8000372:	d13f      	bne.n	80003f4 <getKeyInput+0x23c>
 8000374:	4a25      	ldr	r2, [pc, #148]	; (800040c <getKeyInput+0x254>)
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800037c:	4925      	ldr	r1, [pc, #148]	; (8000414 <getKeyInput+0x25c>)
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000384:	429a      	cmp	r2, r3
 8000386:	d135      	bne.n	80003f4 <getKeyInput+0x23c>
			{
				if(keyReg3[i] != keyReg2[i])
 8000388:	4a24      	ldr	r2, [pc, #144]	; (800041c <getKeyInput+0x264>)
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000390:	4920      	ldr	r1, [pc, #128]	; (8000414 <getKeyInput+0x25c>)
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000398:	429a      	cmp	r2, r3
 800039a:	d015      	beq.n	80003c8 <getKeyInput+0x210>
				{
					keyReg3[i] = keyReg2[i];
 800039c:	4a1d      	ldr	r2, [pc, #116]	; (8000414 <getKeyInput+0x25c>)
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80003a4:	491d      	ldr	r1, [pc, #116]	; (800041c <getKeyInput+0x264>)
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					if(keyReg2[i] == PRESSED_STATE)
 80003ac:	4a19      	ldr	r2, [pc, #100]	; (8000414 <getKeyInput+0x25c>)
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d11d      	bne.n	80003f4 <getKeyInput+0x23c>
					{
						button_BUT3_flag = 1;
 80003b8:	4b1e      	ldr	r3, [pc, #120]	; (8000434 <getKeyInput+0x27c>)
 80003ba:	2201      	movs	r2, #1
 80003bc:	601a      	str	r2, [r3, #0]
						timerForKeyPress = 300;
 80003be:	4b19      	ldr	r3, [pc, #100]	; (8000424 <getKeyInput+0x26c>)
 80003c0:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80003c4:	601a      	str	r2, [r3, #0]
 80003c6:	e015      	b.n	80003f4 <getKeyInput+0x23c>
					}
				}
				else
				{
					if(keyReg2[i] == PRESSED_STATE){
 80003c8:	4a12      	ldr	r2, [pc, #72]	; (8000414 <getKeyInput+0x25c>)
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d10f      	bne.n	80003f4 <getKeyInput+0x23c>
						timerForKeyPress--;
 80003d4:	4b13      	ldr	r3, [pc, #76]	; (8000424 <getKeyInput+0x26c>)
 80003d6:	681b      	ldr	r3, [r3, #0]
 80003d8:	3b01      	subs	r3, #1
 80003da:	4a12      	ldr	r2, [pc, #72]	; (8000424 <getKeyInput+0x26c>)
 80003dc:	6013      	str	r3, [r2, #0]
						if(timerForKeyPress == 0)
 80003de:	4b11      	ldr	r3, [pc, #68]	; (8000424 <getKeyInput+0x26c>)
 80003e0:	681b      	ldr	r3, [r3, #0]
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d106      	bne.n	80003f4 <getKeyInput+0x23c>
						{
							button_BUT3_LongPressed_flag = 1;
 80003e6:	4b14      	ldr	r3, [pc, #80]	; (8000438 <getKeyInput+0x280>)
 80003e8:	2201      	movs	r2, #1
 80003ea:	601a      	str	r2, [r3, #0]
							timerForKeyPress = 300;
 80003ec:	4b0d      	ldr	r3, [pc, #52]	; (8000424 <getKeyInput+0x26c>)
 80003ee:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80003f2:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < 3; i++){
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	3301      	adds	r3, #1
 80003f8:	607b      	str	r3, [r7, #4]
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	2b02      	cmp	r3, #2
 80003fe:	f77f aee1 	ble.w	80001c4 <getKeyInput+0xc>
					}
				}
			}
		}
	}
}
 8000402:	bf00      	nop
 8000404:	bf00      	nop
 8000406:	3708      	adds	r7, #8
 8000408:	46bd      	mov	sp, r7
 800040a:	bd80      	pop	{r7, pc}
 800040c:	2000000c 	.word	0x2000000c
 8000410:	20000000 	.word	0x20000000
 8000414:	20000018 	.word	0x20000018
 8000418:	40010800 	.word	0x40010800
 800041c:	20000024 	.word	0x20000024
 8000420:	200000a8 	.word	0x200000a8
 8000424:	20000030 	.word	0x20000030
 8000428:	200000b4 	.word	0x200000b4
 800042c:	200000ac 	.word	0x200000ac
 8000430:	200000b8 	.word	0x200000b8
 8000434:	200000b0 	.word	0x200000b0
 8000438:	200000bc 	.word	0x200000bc

0800043c <display7SEG>:
#include "display7SEG.h"

void display7SEG(int num){
 800043c:	b580      	push	{r7, lr}
 800043e:	b082      	sub	sp, #8
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_SET);
 8000444:	2201      	movs	r2, #1
 8000446:	2101      	movs	r1, #1
 8000448:	489f      	ldr	r0, [pc, #636]	; (80006c8 <display7SEG+0x28c>)
 800044a:	f001 fe9c 	bl	8002186 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_SET);
 800044e:	2201      	movs	r2, #1
 8000450:	2102      	movs	r1, #2
 8000452:	489d      	ldr	r0, [pc, #628]	; (80006c8 <display7SEG+0x28c>)
 8000454:	f001 fe97 	bl	8002186 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_SET);
 8000458:	2201      	movs	r2, #1
 800045a:	2104      	movs	r1, #4
 800045c:	489a      	ldr	r0, [pc, #616]	; (80006c8 <display7SEG+0x28c>)
 800045e:	f001 fe92 	bl	8002186 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_SET);
 8000462:	2201      	movs	r2, #1
 8000464:	2108      	movs	r1, #8
 8000466:	4898      	ldr	r0, [pc, #608]	; (80006c8 <display7SEG+0x28c>)
 8000468:	f001 fe8d 	bl	8002186 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 800046c:	2201      	movs	r2, #1
 800046e:	2110      	movs	r1, #16
 8000470:	4895      	ldr	r0, [pc, #596]	; (80006c8 <display7SEG+0x28c>)
 8000472:	f001 fe88 	bl	8002186 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_SET);
 8000476:	2201      	movs	r2, #1
 8000478:	2120      	movs	r1, #32
 800047a:	4893      	ldr	r0, [pc, #588]	; (80006c8 <display7SEG+0x28c>)
 800047c:	f001 fe83 	bl	8002186 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_SET);
 8000480:	2201      	movs	r2, #1
 8000482:	2140      	movs	r1, #64	; 0x40
 8000484:	4890      	ldr	r0, [pc, #576]	; (80006c8 <display7SEG+0x28c>)
 8000486:	f001 fe7e 	bl	8002186 <HAL_GPIO_WritePin>
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	2b09      	cmp	r3, #9
 800048e:	f200 8116 	bhi.w	80006be <display7SEG+0x282>
 8000492:	a201      	add	r2, pc, #4	; (adr r2, 8000498 <display7SEG+0x5c>)
 8000494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000498:	080004c1 	.word	0x080004c1
 800049c:	080004ff 	.word	0x080004ff
 80004a0:	08000515 	.word	0x08000515
 80004a4:	08000549 	.word	0x08000549
 80004a8:	0800057d 	.word	0x0800057d
 80004ac:	080005a7 	.word	0x080005a7
 80004b0:	080005db 	.word	0x080005db
 80004b4:	08000619 	.word	0x08000619
 80004b8:	08000639 	.word	0x08000639
 80004bc:	08000681 	.word	0x08000681
	switch(num){
		case 0:
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 80004c0:	2200      	movs	r2, #0
 80004c2:	2101      	movs	r1, #1
 80004c4:	4880      	ldr	r0, [pc, #512]	; (80006c8 <display7SEG+0x28c>)
 80004c6:	f001 fe5e 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 80004ca:	2200      	movs	r2, #0
 80004cc:	2102      	movs	r1, #2
 80004ce:	487e      	ldr	r0, [pc, #504]	; (80006c8 <display7SEG+0x28c>)
 80004d0:	f001 fe59 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 80004d4:	2200      	movs	r2, #0
 80004d6:	2104      	movs	r1, #4
 80004d8:	487b      	ldr	r0, [pc, #492]	; (80006c8 <display7SEG+0x28c>)
 80004da:	f001 fe54 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 80004de:	2200      	movs	r2, #0
 80004e0:	2108      	movs	r1, #8
 80004e2:	4879      	ldr	r0, [pc, #484]	; (80006c8 <display7SEG+0x28c>)
 80004e4:	f001 fe4f 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_RESET);
 80004e8:	2200      	movs	r2, #0
 80004ea:	2110      	movs	r1, #16
 80004ec:	4876      	ldr	r0, [pc, #472]	; (80006c8 <display7SEG+0x28c>)
 80004ee:	f001 fe4a 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 80004f2:	2200      	movs	r2, #0
 80004f4:	2120      	movs	r1, #32
 80004f6:	4874      	ldr	r0, [pc, #464]	; (80006c8 <display7SEG+0x28c>)
 80004f8:	f001 fe45 	bl	8002186 <HAL_GPIO_WritePin>
			break;
 80004fc:	e0e0      	b.n	80006c0 <display7SEG+0x284>
		case 1:
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 80004fe:	2200      	movs	r2, #0
 8000500:	2102      	movs	r1, #2
 8000502:	4871      	ldr	r0, [pc, #452]	; (80006c8 <display7SEG+0x28c>)
 8000504:	f001 fe3f 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000508:	2200      	movs	r2, #0
 800050a:	2104      	movs	r1, #4
 800050c:	486e      	ldr	r0, [pc, #440]	; (80006c8 <display7SEG+0x28c>)
 800050e:	f001 fe3a 	bl	8002186 <HAL_GPIO_WritePin>
			break;
 8000512:	e0d5      	b.n	80006c0 <display7SEG+0x284>
		case 2:
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000514:	2200      	movs	r2, #0
 8000516:	2101      	movs	r1, #1
 8000518:	486b      	ldr	r0, [pc, #428]	; (80006c8 <display7SEG+0x28c>)
 800051a:	f001 fe34 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 800051e:	2200      	movs	r2, #0
 8000520:	2102      	movs	r1, #2
 8000522:	4869      	ldr	r0, [pc, #420]	; (80006c8 <display7SEG+0x28c>)
 8000524:	f001 fe2f 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000528:	2200      	movs	r2, #0
 800052a:	2108      	movs	r1, #8
 800052c:	4866      	ldr	r0, [pc, #408]	; (80006c8 <display7SEG+0x28c>)
 800052e:	f001 fe2a 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_RESET);
 8000532:	2200      	movs	r2, #0
 8000534:	2110      	movs	r1, #16
 8000536:	4864      	ldr	r0, [pc, #400]	; (80006c8 <display7SEG+0x28c>)
 8000538:	f001 fe25 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 800053c:	2200      	movs	r2, #0
 800053e:	2140      	movs	r1, #64	; 0x40
 8000540:	4861      	ldr	r0, [pc, #388]	; (80006c8 <display7SEG+0x28c>)
 8000542:	f001 fe20 	bl	8002186 <HAL_GPIO_WritePin>
			break;
 8000546:	e0bb      	b.n	80006c0 <display7SEG+0x284>
		case 3:
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000548:	2200      	movs	r2, #0
 800054a:	2101      	movs	r1, #1
 800054c:	485e      	ldr	r0, [pc, #376]	; (80006c8 <display7SEG+0x28c>)
 800054e:	f001 fe1a 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000552:	2200      	movs	r2, #0
 8000554:	2102      	movs	r1, #2
 8000556:	485c      	ldr	r0, [pc, #368]	; (80006c8 <display7SEG+0x28c>)
 8000558:	f001 fe15 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 800055c:	2200      	movs	r2, #0
 800055e:	2104      	movs	r1, #4
 8000560:	4859      	ldr	r0, [pc, #356]	; (80006c8 <display7SEG+0x28c>)
 8000562:	f001 fe10 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000566:	2200      	movs	r2, #0
 8000568:	2108      	movs	r1, #8
 800056a:	4857      	ldr	r0, [pc, #348]	; (80006c8 <display7SEG+0x28c>)
 800056c:	f001 fe0b 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000570:	2200      	movs	r2, #0
 8000572:	2140      	movs	r1, #64	; 0x40
 8000574:	4854      	ldr	r0, [pc, #336]	; (80006c8 <display7SEG+0x28c>)
 8000576:	f001 fe06 	bl	8002186 <HAL_GPIO_WritePin>
			break;
 800057a:	e0a1      	b.n	80006c0 <display7SEG+0x284>
		case 4:
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 800057c:	2200      	movs	r2, #0
 800057e:	2102      	movs	r1, #2
 8000580:	4851      	ldr	r0, [pc, #324]	; (80006c8 <display7SEG+0x28c>)
 8000582:	f001 fe00 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000586:	2200      	movs	r2, #0
 8000588:	2104      	movs	r1, #4
 800058a:	484f      	ldr	r0, [pc, #316]	; (80006c8 <display7SEG+0x28c>)
 800058c:	f001 fdfb 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 8000590:	2200      	movs	r2, #0
 8000592:	2120      	movs	r1, #32
 8000594:	484c      	ldr	r0, [pc, #304]	; (80006c8 <display7SEG+0x28c>)
 8000596:	f001 fdf6 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 800059a:	2200      	movs	r2, #0
 800059c:	2140      	movs	r1, #64	; 0x40
 800059e:	484a      	ldr	r0, [pc, #296]	; (80006c8 <display7SEG+0x28c>)
 80005a0:	f001 fdf1 	bl	8002186 <HAL_GPIO_WritePin>
			break;
 80005a4:	e08c      	b.n	80006c0 <display7SEG+0x284>
		case 5:
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 80005a6:	2200      	movs	r2, #0
 80005a8:	2101      	movs	r1, #1
 80005aa:	4847      	ldr	r0, [pc, #284]	; (80006c8 <display7SEG+0x28c>)
 80005ac:	f001 fdeb 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 80005b0:	2200      	movs	r2, #0
 80005b2:	2104      	movs	r1, #4
 80005b4:	4844      	ldr	r0, [pc, #272]	; (80006c8 <display7SEG+0x28c>)
 80005b6:	f001 fde6 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 80005ba:	2200      	movs	r2, #0
 80005bc:	2108      	movs	r1, #8
 80005be:	4842      	ldr	r0, [pc, #264]	; (80006c8 <display7SEG+0x28c>)
 80005c0:	f001 fde1 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 80005c4:	2200      	movs	r2, #0
 80005c6:	2120      	movs	r1, #32
 80005c8:	483f      	ldr	r0, [pc, #252]	; (80006c8 <display7SEG+0x28c>)
 80005ca:	f001 fddc 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 80005ce:	2200      	movs	r2, #0
 80005d0:	2140      	movs	r1, #64	; 0x40
 80005d2:	483d      	ldr	r0, [pc, #244]	; (80006c8 <display7SEG+0x28c>)
 80005d4:	f001 fdd7 	bl	8002186 <HAL_GPIO_WritePin>
			break;
 80005d8:	e072      	b.n	80006c0 <display7SEG+0x284>
		case 6:
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 80005da:	2200      	movs	r2, #0
 80005dc:	2101      	movs	r1, #1
 80005de:	483a      	ldr	r0, [pc, #232]	; (80006c8 <display7SEG+0x28c>)
 80005e0:	f001 fdd1 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 80005e4:	2200      	movs	r2, #0
 80005e6:	2104      	movs	r1, #4
 80005e8:	4837      	ldr	r0, [pc, #220]	; (80006c8 <display7SEG+0x28c>)
 80005ea:	f001 fdcc 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 80005ee:	2200      	movs	r2, #0
 80005f0:	2108      	movs	r1, #8
 80005f2:	4835      	ldr	r0, [pc, #212]	; (80006c8 <display7SEG+0x28c>)
 80005f4:	f001 fdc7 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_RESET);
 80005f8:	2200      	movs	r2, #0
 80005fa:	2110      	movs	r1, #16
 80005fc:	4832      	ldr	r0, [pc, #200]	; (80006c8 <display7SEG+0x28c>)
 80005fe:	f001 fdc2 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 8000602:	2200      	movs	r2, #0
 8000604:	2120      	movs	r1, #32
 8000606:	4830      	ldr	r0, [pc, #192]	; (80006c8 <display7SEG+0x28c>)
 8000608:	f001 fdbd 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 800060c:	2200      	movs	r2, #0
 800060e:	2140      	movs	r1, #64	; 0x40
 8000610:	482d      	ldr	r0, [pc, #180]	; (80006c8 <display7SEG+0x28c>)
 8000612:	f001 fdb8 	bl	8002186 <HAL_GPIO_WritePin>
			break;
 8000616:	e053      	b.n	80006c0 <display7SEG+0x284>
		case 7:
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000618:	2200      	movs	r2, #0
 800061a:	2101      	movs	r1, #1
 800061c:	482a      	ldr	r0, [pc, #168]	; (80006c8 <display7SEG+0x28c>)
 800061e:	f001 fdb2 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000622:	2200      	movs	r2, #0
 8000624:	2102      	movs	r1, #2
 8000626:	4828      	ldr	r0, [pc, #160]	; (80006c8 <display7SEG+0x28c>)
 8000628:	f001 fdad 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 800062c:	2200      	movs	r2, #0
 800062e:	2104      	movs	r1, #4
 8000630:	4825      	ldr	r0, [pc, #148]	; (80006c8 <display7SEG+0x28c>)
 8000632:	f001 fda8 	bl	8002186 <HAL_GPIO_WritePin>
			break;
 8000636:	e043      	b.n	80006c0 <display7SEG+0x284>
		case 8:
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000638:	2200      	movs	r2, #0
 800063a:	2101      	movs	r1, #1
 800063c:	4822      	ldr	r0, [pc, #136]	; (80006c8 <display7SEG+0x28c>)
 800063e:	f001 fda2 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000642:	2200      	movs	r2, #0
 8000644:	2102      	movs	r1, #2
 8000646:	4820      	ldr	r0, [pc, #128]	; (80006c8 <display7SEG+0x28c>)
 8000648:	f001 fd9d 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 800064c:	2200      	movs	r2, #0
 800064e:	2104      	movs	r1, #4
 8000650:	481d      	ldr	r0, [pc, #116]	; (80006c8 <display7SEG+0x28c>)
 8000652:	f001 fd98 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000656:	2200      	movs	r2, #0
 8000658:	2108      	movs	r1, #8
 800065a:	481b      	ldr	r0, [pc, #108]	; (80006c8 <display7SEG+0x28c>)
 800065c:	f001 fd93 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_RESET);
 8000660:	2200      	movs	r2, #0
 8000662:	2110      	movs	r1, #16
 8000664:	4818      	ldr	r0, [pc, #96]	; (80006c8 <display7SEG+0x28c>)
 8000666:	f001 fd8e 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 800066a:	2200      	movs	r2, #0
 800066c:	2120      	movs	r1, #32
 800066e:	4816      	ldr	r0, [pc, #88]	; (80006c8 <display7SEG+0x28c>)
 8000670:	f001 fd89 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000674:	2200      	movs	r2, #0
 8000676:	2140      	movs	r1, #64	; 0x40
 8000678:	4813      	ldr	r0, [pc, #76]	; (80006c8 <display7SEG+0x28c>)
 800067a:	f001 fd84 	bl	8002186 <HAL_GPIO_WritePin>
			break;
 800067e:	e01f      	b.n	80006c0 <display7SEG+0x284>
		case 9:
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000680:	2200      	movs	r2, #0
 8000682:	2101      	movs	r1, #1
 8000684:	4810      	ldr	r0, [pc, #64]	; (80006c8 <display7SEG+0x28c>)
 8000686:	f001 fd7e 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 800068a:	2200      	movs	r2, #0
 800068c:	2102      	movs	r1, #2
 800068e:	480e      	ldr	r0, [pc, #56]	; (80006c8 <display7SEG+0x28c>)
 8000690:	f001 fd79 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000694:	2200      	movs	r2, #0
 8000696:	2104      	movs	r1, #4
 8000698:	480b      	ldr	r0, [pc, #44]	; (80006c8 <display7SEG+0x28c>)
 800069a:	f001 fd74 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 800069e:	2200      	movs	r2, #0
 80006a0:	2108      	movs	r1, #8
 80006a2:	4809      	ldr	r0, [pc, #36]	; (80006c8 <display7SEG+0x28c>)
 80006a4:	f001 fd6f 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 80006a8:	2200      	movs	r2, #0
 80006aa:	2120      	movs	r1, #32
 80006ac:	4806      	ldr	r0, [pc, #24]	; (80006c8 <display7SEG+0x28c>)
 80006ae:	f001 fd6a 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 80006b2:	2200      	movs	r2, #0
 80006b4:	2140      	movs	r1, #64	; 0x40
 80006b6:	4804      	ldr	r0, [pc, #16]	; (80006c8 <display7SEG+0x28c>)
 80006b8:	f001 fd65 	bl	8002186 <HAL_GPIO_WritePin>
			break;
 80006bc:	e000      	b.n	80006c0 <display7SEG+0x284>
		default:
			break;
 80006be:	bf00      	nop
	}
}
 80006c0:	bf00      	nop
 80006c2:	3708      	adds	r7, #8
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}
 80006c8:	40010c00 	.word	0x40010c00

080006cc <display7SEG_2>:

void display7SEG_2(int num){
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
		HAL_GPIO_WritePin(aa_GPIO_Port, aa_Pin, GPIO_PIN_SET);
 80006d4:	2201      	movs	r2, #1
 80006d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006da:	48bc      	ldr	r0, [pc, #752]	; (80009cc <display7SEG_2+0x300>)
 80006dc:	f001 fd53 	bl	8002186 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(bb_GPIO_Port, bb_Pin, GPIO_PIN_SET);
 80006e0:	2201      	movs	r2, #1
 80006e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006e6:	48b9      	ldr	r0, [pc, #740]	; (80009cc <display7SEG_2+0x300>)
 80006e8:	f001 fd4d 	bl	8002186 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(cc_GPIO_Port, cc_Pin, GPIO_PIN_SET);
 80006ec:	2201      	movs	r2, #1
 80006ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006f2:	48b6      	ldr	r0, [pc, #728]	; (80009cc <display7SEG_2+0x300>)
 80006f4:	f001 fd47 	bl	8002186 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(dd_GPIO_Port, dd_Pin, GPIO_PIN_SET);
 80006f8:	2201      	movs	r2, #1
 80006fa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80006fe:	48b3      	ldr	r0, [pc, #716]	; (80009cc <display7SEG_2+0x300>)
 8000700:	f001 fd41 	bl	8002186 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ee_GPIO_Port, ee_Pin, GPIO_PIN_SET);
 8000704:	2201      	movs	r2, #1
 8000706:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800070a:	48b0      	ldr	r0, [pc, #704]	; (80009cc <display7SEG_2+0x300>)
 800070c:	f001 fd3b 	bl	8002186 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ff_GPIO_Port, ff_Pin, GPIO_PIN_SET);
 8000710:	2201      	movs	r2, #1
 8000712:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000716:	48ae      	ldr	r0, [pc, #696]	; (80009d0 <display7SEG_2+0x304>)
 8000718:	f001 fd35 	bl	8002186 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(gg_GPIO_Port, gg_Pin, GPIO_PIN_SET);
 800071c:	2201      	movs	r2, #1
 800071e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000722:	48ab      	ldr	r0, [pc, #684]	; (80009d0 <display7SEG_2+0x304>)
 8000724:	f001 fd2f 	bl	8002186 <HAL_GPIO_WritePin>
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	2b09      	cmp	r3, #9
 800072c:	f200 8148 	bhi.w	80009c0 <display7SEG_2+0x2f4>
 8000730:	a201      	add	r2, pc, #4	; (adr r2, 8000738 <display7SEG_2+0x6c>)
 8000732:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000736:	bf00      	nop
 8000738:	08000761 	.word	0x08000761
 800073c:	080007ab 	.word	0x080007ab
 8000740:	080007c5 	.word	0x080007c5
 8000744:	08000803 	.word	0x08000803
 8000748:	08000841 	.word	0x08000841
 800074c:	08000873 	.word	0x08000873
 8000750:	080008b1 	.word	0x080008b1
 8000754:	080008fb 	.word	0x080008fb
 8000758:	08000921 	.word	0x08000921
 800075c:	08000977 	.word	0x08000977
	switch(num){
		case 0:
			HAL_GPIO_WritePin(aa_GPIO_Port,aa_Pin,GPIO_PIN_RESET);
 8000760:	2200      	movs	r2, #0
 8000762:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000766:	4899      	ldr	r0, [pc, #612]	; (80009cc <display7SEG_2+0x300>)
 8000768:	f001 fd0d 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(bb_GPIO_Port,bb_Pin,GPIO_PIN_RESET);
 800076c:	2200      	movs	r2, #0
 800076e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000772:	4896      	ldr	r0, [pc, #600]	; (80009cc <display7SEG_2+0x300>)
 8000774:	f001 fd07 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(cc_GPIO_Port,cc_Pin,GPIO_PIN_RESET);
 8000778:	2200      	movs	r2, #0
 800077a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800077e:	4893      	ldr	r0, [pc, #588]	; (80009cc <display7SEG_2+0x300>)
 8000780:	f001 fd01 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(dd_GPIO_Port,dd_Pin,GPIO_PIN_RESET);
 8000784:	2200      	movs	r2, #0
 8000786:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800078a:	4890      	ldr	r0, [pc, #576]	; (80009cc <display7SEG_2+0x300>)
 800078c:	f001 fcfb 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ee_GPIO_Port,ee_Pin,GPIO_PIN_RESET);
 8000790:	2200      	movs	r2, #0
 8000792:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000796:	488d      	ldr	r0, [pc, #564]	; (80009cc <display7SEG_2+0x300>)
 8000798:	f001 fcf5 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ff_GPIO_Port,ff_Pin,GPIO_PIN_RESET);
 800079c:	2200      	movs	r2, #0
 800079e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007a2:	488b      	ldr	r0, [pc, #556]	; (80009d0 <display7SEG_2+0x304>)
 80007a4:	f001 fcef 	bl	8002186 <HAL_GPIO_WritePin>
			break;
 80007a8:	e10b      	b.n	80009c2 <display7SEG_2+0x2f6>
		case 1:
			HAL_GPIO_WritePin(bb_GPIO_Port,bb_Pin,GPIO_PIN_RESET);
 80007aa:	2200      	movs	r2, #0
 80007ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007b0:	4886      	ldr	r0, [pc, #536]	; (80009cc <display7SEG_2+0x300>)
 80007b2:	f001 fce8 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(cc_GPIO_Port,cc_Pin,GPIO_PIN_RESET);
 80007b6:	2200      	movs	r2, #0
 80007b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007bc:	4883      	ldr	r0, [pc, #524]	; (80009cc <display7SEG_2+0x300>)
 80007be:	f001 fce2 	bl	8002186 <HAL_GPIO_WritePin>
			break;
 80007c2:	e0fe      	b.n	80009c2 <display7SEG_2+0x2f6>
		case 2:
			HAL_GPIO_WritePin(aa_GPIO_Port,aa_Pin,GPIO_PIN_RESET);
 80007c4:	2200      	movs	r2, #0
 80007c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007ca:	4880      	ldr	r0, [pc, #512]	; (80009cc <display7SEG_2+0x300>)
 80007cc:	f001 fcdb 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(bb_GPIO_Port,bb_Pin,GPIO_PIN_RESET);
 80007d0:	2200      	movs	r2, #0
 80007d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007d6:	487d      	ldr	r0, [pc, #500]	; (80009cc <display7SEG_2+0x300>)
 80007d8:	f001 fcd5 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(dd_GPIO_Port,dd_Pin,GPIO_PIN_RESET);
 80007dc:	2200      	movs	r2, #0
 80007de:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007e2:	487a      	ldr	r0, [pc, #488]	; (80009cc <display7SEG_2+0x300>)
 80007e4:	f001 fccf 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ee_GPIO_Port,ee_Pin,GPIO_PIN_RESET);
 80007e8:	2200      	movs	r2, #0
 80007ea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007ee:	4877      	ldr	r0, [pc, #476]	; (80009cc <display7SEG_2+0x300>)
 80007f0:	f001 fcc9 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(gg_GPIO_Port,gg_Pin,GPIO_PIN_RESET);
 80007f4:	2200      	movs	r2, #0
 80007f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007fa:	4875      	ldr	r0, [pc, #468]	; (80009d0 <display7SEG_2+0x304>)
 80007fc:	f001 fcc3 	bl	8002186 <HAL_GPIO_WritePin>
			break;
 8000800:	e0df      	b.n	80009c2 <display7SEG_2+0x2f6>
		case 3:
			HAL_GPIO_WritePin(aa_GPIO_Port,aa_Pin,GPIO_PIN_RESET);
 8000802:	2200      	movs	r2, #0
 8000804:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000808:	4870      	ldr	r0, [pc, #448]	; (80009cc <display7SEG_2+0x300>)
 800080a:	f001 fcbc 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(bb_GPIO_Port,bb_Pin,GPIO_PIN_RESET);
 800080e:	2200      	movs	r2, #0
 8000810:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000814:	486d      	ldr	r0, [pc, #436]	; (80009cc <display7SEG_2+0x300>)
 8000816:	f001 fcb6 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(cc_GPIO_Port,cc_Pin,GPIO_PIN_RESET);
 800081a:	2200      	movs	r2, #0
 800081c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000820:	486a      	ldr	r0, [pc, #424]	; (80009cc <display7SEG_2+0x300>)
 8000822:	f001 fcb0 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(dd_GPIO_Port,dd_Pin,GPIO_PIN_RESET);
 8000826:	2200      	movs	r2, #0
 8000828:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800082c:	4867      	ldr	r0, [pc, #412]	; (80009cc <display7SEG_2+0x300>)
 800082e:	f001 fcaa 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(gg_GPIO_Port,gg_Pin,GPIO_PIN_RESET);
 8000832:	2200      	movs	r2, #0
 8000834:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000838:	4865      	ldr	r0, [pc, #404]	; (80009d0 <display7SEG_2+0x304>)
 800083a:	f001 fca4 	bl	8002186 <HAL_GPIO_WritePin>
			break;
 800083e:	e0c0      	b.n	80009c2 <display7SEG_2+0x2f6>
		case 4:
			HAL_GPIO_WritePin(bb_GPIO_Port,bb_Pin,GPIO_PIN_RESET);
 8000840:	2200      	movs	r2, #0
 8000842:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000846:	4861      	ldr	r0, [pc, #388]	; (80009cc <display7SEG_2+0x300>)
 8000848:	f001 fc9d 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(cc_GPIO_Port,cc_Pin,GPIO_PIN_RESET);
 800084c:	2200      	movs	r2, #0
 800084e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000852:	485e      	ldr	r0, [pc, #376]	; (80009cc <display7SEG_2+0x300>)
 8000854:	f001 fc97 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ff_GPIO_Port,ff_Pin,GPIO_PIN_RESET);
 8000858:	2200      	movs	r2, #0
 800085a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800085e:	485c      	ldr	r0, [pc, #368]	; (80009d0 <display7SEG_2+0x304>)
 8000860:	f001 fc91 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(gg_GPIO_Port,gg_Pin,GPIO_PIN_RESET);
 8000864:	2200      	movs	r2, #0
 8000866:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800086a:	4859      	ldr	r0, [pc, #356]	; (80009d0 <display7SEG_2+0x304>)
 800086c:	f001 fc8b 	bl	8002186 <HAL_GPIO_WritePin>
			break;
 8000870:	e0a7      	b.n	80009c2 <display7SEG_2+0x2f6>
		case 5:
			HAL_GPIO_WritePin(aa_GPIO_Port,aa_Pin,GPIO_PIN_RESET);
 8000872:	2200      	movs	r2, #0
 8000874:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000878:	4854      	ldr	r0, [pc, #336]	; (80009cc <display7SEG_2+0x300>)
 800087a:	f001 fc84 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(cc_GPIO_Port,cc_Pin,GPIO_PIN_RESET);
 800087e:	2200      	movs	r2, #0
 8000880:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000884:	4851      	ldr	r0, [pc, #324]	; (80009cc <display7SEG_2+0x300>)
 8000886:	f001 fc7e 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(dd_GPIO_Port,dd_Pin,GPIO_PIN_RESET);
 800088a:	2200      	movs	r2, #0
 800088c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000890:	484e      	ldr	r0, [pc, #312]	; (80009cc <display7SEG_2+0x300>)
 8000892:	f001 fc78 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ff_GPIO_Port,ff_Pin,GPIO_PIN_RESET);
 8000896:	2200      	movs	r2, #0
 8000898:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800089c:	484c      	ldr	r0, [pc, #304]	; (80009d0 <display7SEG_2+0x304>)
 800089e:	f001 fc72 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(gg_GPIO_Port,gg_Pin,GPIO_PIN_RESET);
 80008a2:	2200      	movs	r2, #0
 80008a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008a8:	4849      	ldr	r0, [pc, #292]	; (80009d0 <display7SEG_2+0x304>)
 80008aa:	f001 fc6c 	bl	8002186 <HAL_GPIO_WritePin>
			break;
 80008ae:	e088      	b.n	80009c2 <display7SEG_2+0x2f6>
		case 6:
			HAL_GPIO_WritePin(aa_GPIO_Port,aa_Pin,GPIO_PIN_RESET);
 80008b0:	2200      	movs	r2, #0
 80008b2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008b6:	4845      	ldr	r0, [pc, #276]	; (80009cc <display7SEG_2+0x300>)
 80008b8:	f001 fc65 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(cc_GPIO_Port,cc_Pin,GPIO_PIN_RESET);
 80008bc:	2200      	movs	r2, #0
 80008be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008c2:	4842      	ldr	r0, [pc, #264]	; (80009cc <display7SEG_2+0x300>)
 80008c4:	f001 fc5f 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(dd_GPIO_Port,dd_Pin,GPIO_PIN_RESET);
 80008c8:	2200      	movs	r2, #0
 80008ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008ce:	483f      	ldr	r0, [pc, #252]	; (80009cc <display7SEG_2+0x300>)
 80008d0:	f001 fc59 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ee_GPIO_Port,ee_Pin,GPIO_PIN_RESET);
 80008d4:	2200      	movs	r2, #0
 80008d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008da:	483c      	ldr	r0, [pc, #240]	; (80009cc <display7SEG_2+0x300>)
 80008dc:	f001 fc53 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ff_GPIO_Port,ff_Pin,GPIO_PIN_RESET);
 80008e0:	2200      	movs	r2, #0
 80008e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008e6:	483a      	ldr	r0, [pc, #232]	; (80009d0 <display7SEG_2+0x304>)
 80008e8:	f001 fc4d 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(gg_GPIO_Port,gg_Pin,GPIO_PIN_RESET);
 80008ec:	2200      	movs	r2, #0
 80008ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008f2:	4837      	ldr	r0, [pc, #220]	; (80009d0 <display7SEG_2+0x304>)
 80008f4:	f001 fc47 	bl	8002186 <HAL_GPIO_WritePin>
			break;
 80008f8:	e063      	b.n	80009c2 <display7SEG_2+0x2f6>
		case 7:
			HAL_GPIO_WritePin(aa_GPIO_Port,aa_Pin,GPIO_PIN_RESET);
 80008fa:	2200      	movs	r2, #0
 80008fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000900:	4832      	ldr	r0, [pc, #200]	; (80009cc <display7SEG_2+0x300>)
 8000902:	f001 fc40 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(bb_GPIO_Port,bb_Pin,GPIO_PIN_RESET);
 8000906:	2200      	movs	r2, #0
 8000908:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800090c:	482f      	ldr	r0, [pc, #188]	; (80009cc <display7SEG_2+0x300>)
 800090e:	f001 fc3a 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(cc_GPIO_Port,cc_Pin,GPIO_PIN_RESET);
 8000912:	2200      	movs	r2, #0
 8000914:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000918:	482c      	ldr	r0, [pc, #176]	; (80009cc <display7SEG_2+0x300>)
 800091a:	f001 fc34 	bl	8002186 <HAL_GPIO_WritePin>
			break;
 800091e:	e050      	b.n	80009c2 <display7SEG_2+0x2f6>
		case 8:
			HAL_GPIO_WritePin(aa_GPIO_Port,aa_Pin,GPIO_PIN_RESET);
 8000920:	2200      	movs	r2, #0
 8000922:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000926:	4829      	ldr	r0, [pc, #164]	; (80009cc <display7SEG_2+0x300>)
 8000928:	f001 fc2d 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(bb_GPIO_Port,bb_Pin,GPIO_PIN_RESET);
 800092c:	2200      	movs	r2, #0
 800092e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000932:	4826      	ldr	r0, [pc, #152]	; (80009cc <display7SEG_2+0x300>)
 8000934:	f001 fc27 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(cc_GPIO_Port,cc_Pin,GPIO_PIN_RESET);
 8000938:	2200      	movs	r2, #0
 800093a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800093e:	4823      	ldr	r0, [pc, #140]	; (80009cc <display7SEG_2+0x300>)
 8000940:	f001 fc21 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(dd_GPIO_Port,dd_Pin,GPIO_PIN_RESET);
 8000944:	2200      	movs	r2, #0
 8000946:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800094a:	4820      	ldr	r0, [pc, #128]	; (80009cc <display7SEG_2+0x300>)
 800094c:	f001 fc1b 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ee_GPIO_Port,ee_Pin,GPIO_PIN_RESET);
 8000950:	2200      	movs	r2, #0
 8000952:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000956:	481d      	ldr	r0, [pc, #116]	; (80009cc <display7SEG_2+0x300>)
 8000958:	f001 fc15 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ff_GPIO_Port,ff_Pin,GPIO_PIN_RESET);
 800095c:	2200      	movs	r2, #0
 800095e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000962:	481b      	ldr	r0, [pc, #108]	; (80009d0 <display7SEG_2+0x304>)
 8000964:	f001 fc0f 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(gg_GPIO_Port,gg_Pin,GPIO_PIN_RESET);
 8000968:	2200      	movs	r2, #0
 800096a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800096e:	4818      	ldr	r0, [pc, #96]	; (80009d0 <display7SEG_2+0x304>)
 8000970:	f001 fc09 	bl	8002186 <HAL_GPIO_WritePin>
			break;
 8000974:	e025      	b.n	80009c2 <display7SEG_2+0x2f6>
		case 9:
			HAL_GPIO_WritePin(aa_GPIO_Port,aa_Pin,GPIO_PIN_RESET);
 8000976:	2200      	movs	r2, #0
 8000978:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800097c:	4813      	ldr	r0, [pc, #76]	; (80009cc <display7SEG_2+0x300>)
 800097e:	f001 fc02 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(bb_GPIO_Port,bb_Pin,GPIO_PIN_RESET);
 8000982:	2200      	movs	r2, #0
 8000984:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000988:	4810      	ldr	r0, [pc, #64]	; (80009cc <display7SEG_2+0x300>)
 800098a:	f001 fbfc 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(cc_GPIO_Port,cc_Pin,GPIO_PIN_RESET);
 800098e:	2200      	movs	r2, #0
 8000990:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000994:	480d      	ldr	r0, [pc, #52]	; (80009cc <display7SEG_2+0x300>)
 8000996:	f001 fbf6 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(dd_GPIO_Port,dd_Pin,GPIO_PIN_RESET);
 800099a:	2200      	movs	r2, #0
 800099c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009a0:	480a      	ldr	r0, [pc, #40]	; (80009cc <display7SEG_2+0x300>)
 80009a2:	f001 fbf0 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ff_GPIO_Port,ff_Pin,GPIO_PIN_RESET);
 80009a6:	2200      	movs	r2, #0
 80009a8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009ac:	4808      	ldr	r0, [pc, #32]	; (80009d0 <display7SEG_2+0x304>)
 80009ae:	f001 fbea 	bl	8002186 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(gg_GPIO_Port,gg_Pin,GPIO_PIN_RESET);
 80009b2:	2200      	movs	r2, #0
 80009b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009b8:	4805      	ldr	r0, [pc, #20]	; (80009d0 <display7SEG_2+0x304>)
 80009ba:	f001 fbe4 	bl	8002186 <HAL_GPIO_WritePin>
			break;
 80009be:	e000      	b.n	80009c2 <display7SEG_2+0x2f6>
		default:

			break;
 80009c0:	bf00      	nop
	}
}
 80009c2:	bf00      	nop
 80009c4:	3708      	adds	r7, #8
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	40010800 	.word	0x40010800
 80009d0:	40010c00 	.word	0x40010c00

080009d4 <update7SEG>:
//
//int value1_buffer[3] = {0,0,0};
//int value2_buffer[3] = {0,0,0};


void update7SEG(int index_lane1){
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
	switch(index_lane1){
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d003      	beq.n	80009ea <update7SEG+0x16>
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	2b01      	cmp	r3, #1
 80009e6:	d012      	beq.n	8000a0e <update7SEG+0x3a>
			  display7SEG(led_buffer_lane1[1]);
			  HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
			  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
			  break;
		}
}
 80009e8:	e023      	b.n	8000a32 <update7SEG+0x5e>
			  display7SEG(led_buffer_lane1[0]);
 80009ea:	4b14      	ldr	r3, [pc, #80]	; (8000a3c <update7SEG+0x68>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	4618      	mov	r0, r3
 80009f0:	f7ff fd24 	bl	800043c <display7SEG>
			  HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 80009f4:	2200      	movs	r2, #0
 80009f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009fa:	4811      	ldr	r0, [pc, #68]	; (8000a40 <update7SEG+0x6c>)
 80009fc:	f001 fbc3 	bl	8002186 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000a00:	2201      	movs	r2, #1
 8000a02:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a06:	480e      	ldr	r0, [pc, #56]	; (8000a40 <update7SEG+0x6c>)
 8000a08:	f001 fbbd 	bl	8002186 <HAL_GPIO_WritePin>
			  break;
 8000a0c:	e011      	b.n	8000a32 <update7SEG+0x5e>
			  display7SEG(led_buffer_lane1[1]);
 8000a0e:	4b0b      	ldr	r3, [pc, #44]	; (8000a3c <update7SEG+0x68>)
 8000a10:	685b      	ldr	r3, [r3, #4]
 8000a12:	4618      	mov	r0, r3
 8000a14:	f7ff fd12 	bl	800043c <display7SEG>
			  HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000a18:	2201      	movs	r2, #1
 8000a1a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a1e:	4808      	ldr	r0, [pc, #32]	; (8000a40 <update7SEG+0x6c>)
 8000a20:	f001 fbb1 	bl	8002186 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000a24:	2200      	movs	r2, #0
 8000a26:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a2a:	4805      	ldr	r0, [pc, #20]	; (8000a40 <update7SEG+0x6c>)
 8000a2c:	f001 fbab 	bl	8002186 <HAL_GPIO_WritePin>
			  break;
 8000a30:	bf00      	nop
}
 8000a32:	bf00      	nop
 8000a34:	3708      	adds	r7, #8
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	200000c8 	.word	0x200000c8
 8000a40:	40010c00 	.word	0x40010c00

08000a44 <update7SEG_lane2>:

void update7SEG_lane2(int index_lane2){
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
	switch(index_lane2){
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d003      	beq.n	8000a5a <update7SEG_lane2+0x16>
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	2b01      	cmp	r3, #1
 8000a56:	d012      	beq.n	8000a7e <update7SEG_lane2+0x3a>
			  display7SEG_2(led_buffer_lane2[1]);
			  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
			  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
			  break;
		}
}
 8000a58:	e023      	b.n	8000aa2 <update7SEG_lane2+0x5e>
			  display7SEG_2(led_buffer_lane2[0]);
 8000a5a:	4b14      	ldr	r3, [pc, #80]	; (8000aac <update7SEG_lane2+0x68>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f7ff fe34 	bl	80006cc <display7SEG_2>
			  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000a64:	2200      	movs	r2, #0
 8000a66:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a6a:	4811      	ldr	r0, [pc, #68]	; (8000ab0 <update7SEG_lane2+0x6c>)
 8000a6c:	f001 fb8b 	bl	8002186 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000a70:	2201      	movs	r2, #1
 8000a72:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a76:	480e      	ldr	r0, [pc, #56]	; (8000ab0 <update7SEG_lane2+0x6c>)
 8000a78:	f001 fb85 	bl	8002186 <HAL_GPIO_WritePin>
			  break;
 8000a7c:	e011      	b.n	8000aa2 <update7SEG_lane2+0x5e>
			  display7SEG_2(led_buffer_lane2[1]);
 8000a7e:	4b0b      	ldr	r3, [pc, #44]	; (8000aac <update7SEG_lane2+0x68>)
 8000a80:	685b      	ldr	r3, [r3, #4]
 8000a82:	4618      	mov	r0, r3
 8000a84:	f7ff fe22 	bl	80006cc <display7SEG_2>
			  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000a88:	2201      	movs	r2, #1
 8000a8a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a8e:	4808      	ldr	r0, [pc, #32]	; (8000ab0 <update7SEG_lane2+0x6c>)
 8000a90:	f001 fb79 	bl	8002186 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 8000a94:	2200      	movs	r2, #0
 8000a96:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a9a:	4805      	ldr	r0, [pc, #20]	; (8000ab0 <update7SEG_lane2+0x6c>)
 8000a9c:	f001 fb73 	bl	8002186 <HAL_GPIO_WritePin>
			  break;
 8000aa0:	bf00      	nop
}
 8000aa2:	bf00      	nop
 8000aa4:	3708      	adds	r7, #8
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	200000d0 	.word	0x200000d0
 8000ab0:	40010c00 	.word	0x40010c00

08000ab4 <fsm_auto_run_lane1>:
#include "fsm_auto.h"
#include "traffic_2_lane.h"
int status_lane1 = INIT_1;
int status_lane2 = INIT_2;

void fsm_auto_run_lane1(){
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0
	switch (status_lane1) {
 8000ab8:	4b8b      	ldr	r3, [pc, #556]	; (8000ce8 <fsm_auto_run_lane1+0x234>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	3b0a      	subs	r3, #10
 8000abe:	2b03      	cmp	r3, #3
 8000ac0:	f200 8108 	bhi.w	8000cd4 <fsm_auto_run_lane1+0x220>
 8000ac4:	a201      	add	r2, pc, #4	; (adr r2, 8000acc <fsm_auto_run_lane1+0x18>)
 8000ac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000aca:	bf00      	nop
 8000acc:	08000add 	.word	0x08000add
 8000ad0:	08000b0b 	.word	0x08000b0b
 8000ad4:	08000ba5 	.word	0x08000ba5
 8000ad8:	08000c3d 	.word	0x08000c3d
		case INIT_1:
			status_lane1 = RED_1;
 8000adc:	4b82      	ldr	r3, [pc, #520]	; (8000ce8 <fsm_auto_run_lane1+0x234>)
 8000ade:	220b      	movs	r2, #11
 8000ae0:	601a      	str	r2, [r3, #0]
			value1_buffer[0] = red1TimeMAX*1000;
 8000ae2:	4b82      	ldr	r3, [pc, #520]	; (8000cec <fsm_auto_run_lane1+0x238>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000aea:	fb02 f303 	mul.w	r3, r2, r3
 8000aee:	4a80      	ldr	r2, [pc, #512]	; (8000cf0 <fsm_auto_run_lane1+0x23c>)
 8000af0:	6013      	str	r3, [r2, #0]
			setTimer(1, value1_buffer[0]);
 8000af2:	4b7f      	ldr	r3, [pc, #508]	; (8000cf0 <fsm_auto_run_lane1+0x23c>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	4619      	mov	r1, r3
 8000af8:	2001      	movs	r0, #1
 8000afa:	f000 fe43 	bl	8001784 <setTimer>
			setTimer(3, 1000);
 8000afe:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000b02:	2003      	movs	r0, #3
 8000b04:	f000 fe3e 	bl	8001784 <setTimer>
			break;
 8000b08:	e0eb      	b.n	8000ce2 <fsm_auto_run_lane1+0x22e>
		case RED_1:
			red_1();
 8000b0a:	f000 ff31 	bl	8001970 <red_1>
			led_buffer_lane1[0] = red1_time/10;
 8000b0e:	4b79      	ldr	r3, [pc, #484]	; (8000cf4 <fsm_auto_run_lane1+0x240>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	4a79      	ldr	r2, [pc, #484]	; (8000cf8 <fsm_auto_run_lane1+0x244>)
 8000b14:	fb82 1203 	smull	r1, r2, r2, r3
 8000b18:	1092      	asrs	r2, r2, #2
 8000b1a:	17db      	asrs	r3, r3, #31
 8000b1c:	1ad3      	subs	r3, r2, r3
 8000b1e:	4a77      	ldr	r2, [pc, #476]	; (8000cfc <fsm_auto_run_lane1+0x248>)
 8000b20:	6013      	str	r3, [r2, #0]
			led_buffer_lane1[1] = red1_time%10;
 8000b22:	4b74      	ldr	r3, [pc, #464]	; (8000cf4 <fsm_auto_run_lane1+0x240>)
 8000b24:	6819      	ldr	r1, [r3, #0]
 8000b26:	4b74      	ldr	r3, [pc, #464]	; (8000cf8 <fsm_auto_run_lane1+0x244>)
 8000b28:	fb83 2301 	smull	r2, r3, r3, r1
 8000b2c:	109a      	asrs	r2, r3, #2
 8000b2e:	17cb      	asrs	r3, r1, #31
 8000b30:	1ad2      	subs	r2, r2, r3
 8000b32:	4613      	mov	r3, r2
 8000b34:	009b      	lsls	r3, r3, #2
 8000b36:	4413      	add	r3, r2
 8000b38:	005b      	lsls	r3, r3, #1
 8000b3a:	1aca      	subs	r2, r1, r3
 8000b3c:	4b6f      	ldr	r3, [pc, #444]	; (8000cfc <fsm_auto_run_lane1+0x248>)
 8000b3e:	605a      	str	r2, [r3, #4]
			if(timer_flag[3] == 1){
 8000b40:	4b6f      	ldr	r3, [pc, #444]	; (8000d00 <fsm_auto_run_lane1+0x24c>)
 8000b42:	68db      	ldr	r3, [r3, #12]
 8000b44:	2b01      	cmp	r3, #1
 8000b46:	d111      	bne.n	8000b6c <fsm_auto_run_lane1+0xb8>
				red1_time--;
 8000b48:	4b6a      	ldr	r3, [pc, #424]	; (8000cf4 <fsm_auto_run_lane1+0x240>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	3b01      	subs	r3, #1
 8000b4e:	4a69      	ldr	r2, [pc, #420]	; (8000cf4 <fsm_auto_run_lane1+0x240>)
 8000b50:	6013      	str	r3, [r2, #0]
				if(red1_time==0){
 8000b52:	4b68      	ldr	r3, [pc, #416]	; (8000cf4 <fsm_auto_run_lane1+0x240>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d103      	bne.n	8000b62 <fsm_auto_run_lane1+0xae>
					red1_time = red1TimeMAX;
 8000b5a:	4b64      	ldr	r3, [pc, #400]	; (8000cec <fsm_auto_run_lane1+0x238>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	4a65      	ldr	r2, [pc, #404]	; (8000cf4 <fsm_auto_run_lane1+0x240>)
 8000b60:	6013      	str	r3, [r2, #0]
				}
				setTimer(3, 1000);
 8000b62:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000b66:	2003      	movs	r0, #3
 8000b68:	f000 fe0c 	bl	8001784 <setTimer>
			}
			if(timer_flag[1] == 1){
 8000b6c:	4b64      	ldr	r3, [pc, #400]	; (8000d00 <fsm_auto_run_lane1+0x24c>)
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	2b01      	cmp	r3, #1
 8000b72:	f040 80b1 	bne.w	8000cd8 <fsm_auto_run_lane1+0x224>
				status_lane1 = GREEN_1;
 8000b76:	4b5c      	ldr	r3, [pc, #368]	; (8000ce8 <fsm_auto_run_lane1+0x234>)
 8000b78:	220c      	movs	r2, #12
 8000b7a:	601a      	str	r2, [r3, #0]
				value1_buffer[1] = green1TimeMAX*1000;
 8000b7c:	4b61      	ldr	r3, [pc, #388]	; (8000d04 <fsm_auto_run_lane1+0x250>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b84:	fb02 f303 	mul.w	r3, r2, r3
 8000b88:	4a59      	ldr	r2, [pc, #356]	; (8000cf0 <fsm_auto_run_lane1+0x23c>)
 8000b8a:	6053      	str	r3, [r2, #4]
				setTimer(1, value1_buffer[1]);
 8000b8c:	4b58      	ldr	r3, [pc, #352]	; (8000cf0 <fsm_auto_run_lane1+0x23c>)
 8000b8e:	685b      	ldr	r3, [r3, #4]
 8000b90:	4619      	mov	r1, r3
 8000b92:	2001      	movs	r0, #1
 8000b94:	f000 fdf6 	bl	8001784 <setTimer>
				setTimer(3, 1000);
 8000b98:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000b9c:	2003      	movs	r0, #3
 8000b9e:	f000 fdf1 	bl	8001784 <setTimer>
			}
			break;
 8000ba2:	e099      	b.n	8000cd8 <fsm_auto_run_lane1+0x224>
		case GREEN_1:
			green_1();
 8000ba4:	f000 fefa 	bl	800199c <green_1>
			led_buffer_lane1[0] = green1_time/10;
 8000ba8:	4b57      	ldr	r3, [pc, #348]	; (8000d08 <fsm_auto_run_lane1+0x254>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4a52      	ldr	r2, [pc, #328]	; (8000cf8 <fsm_auto_run_lane1+0x244>)
 8000bae:	fb82 1203 	smull	r1, r2, r2, r3
 8000bb2:	1092      	asrs	r2, r2, #2
 8000bb4:	17db      	asrs	r3, r3, #31
 8000bb6:	1ad3      	subs	r3, r2, r3
 8000bb8:	4a50      	ldr	r2, [pc, #320]	; (8000cfc <fsm_auto_run_lane1+0x248>)
 8000bba:	6013      	str	r3, [r2, #0]
			led_buffer_lane1[1] = green1_time%10;
 8000bbc:	4b52      	ldr	r3, [pc, #328]	; (8000d08 <fsm_auto_run_lane1+0x254>)
 8000bbe:	6819      	ldr	r1, [r3, #0]
 8000bc0:	4b4d      	ldr	r3, [pc, #308]	; (8000cf8 <fsm_auto_run_lane1+0x244>)
 8000bc2:	fb83 2301 	smull	r2, r3, r3, r1
 8000bc6:	109a      	asrs	r2, r3, #2
 8000bc8:	17cb      	asrs	r3, r1, #31
 8000bca:	1ad2      	subs	r2, r2, r3
 8000bcc:	4613      	mov	r3, r2
 8000bce:	009b      	lsls	r3, r3, #2
 8000bd0:	4413      	add	r3, r2
 8000bd2:	005b      	lsls	r3, r3, #1
 8000bd4:	1aca      	subs	r2, r1, r3
 8000bd6:	4b49      	ldr	r3, [pc, #292]	; (8000cfc <fsm_auto_run_lane1+0x248>)
 8000bd8:	605a      	str	r2, [r3, #4]
			if(timer_flag[3] == 1){
 8000bda:	4b49      	ldr	r3, [pc, #292]	; (8000d00 <fsm_auto_run_lane1+0x24c>)
 8000bdc:	68db      	ldr	r3, [r3, #12]
 8000bde:	2b01      	cmp	r3, #1
 8000be0:	d111      	bne.n	8000c06 <fsm_auto_run_lane1+0x152>
				green1_time--;
 8000be2:	4b49      	ldr	r3, [pc, #292]	; (8000d08 <fsm_auto_run_lane1+0x254>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	3b01      	subs	r3, #1
 8000be8:	4a47      	ldr	r2, [pc, #284]	; (8000d08 <fsm_auto_run_lane1+0x254>)
 8000bea:	6013      	str	r3, [r2, #0]
				if(green1_time == 0){
 8000bec:	4b46      	ldr	r3, [pc, #280]	; (8000d08 <fsm_auto_run_lane1+0x254>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d103      	bne.n	8000bfc <fsm_auto_run_lane1+0x148>
					green1_time = green1TimeMAX;
 8000bf4:	4b43      	ldr	r3, [pc, #268]	; (8000d04 <fsm_auto_run_lane1+0x250>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a43      	ldr	r2, [pc, #268]	; (8000d08 <fsm_auto_run_lane1+0x254>)
 8000bfa:	6013      	str	r3, [r2, #0]
				}
				setTimer(3, 1000);
 8000bfc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000c00:	2003      	movs	r0, #3
 8000c02:	f000 fdbf 	bl	8001784 <setTimer>
			}
			if(timer_flag[1] == 1){
 8000c06:	4b3e      	ldr	r3, [pc, #248]	; (8000d00 <fsm_auto_run_lane1+0x24c>)
 8000c08:	685b      	ldr	r3, [r3, #4]
 8000c0a:	2b01      	cmp	r3, #1
 8000c0c:	d166      	bne.n	8000cdc <fsm_auto_run_lane1+0x228>
				status_lane1 = YELLOW_1;
 8000c0e:	4b36      	ldr	r3, [pc, #216]	; (8000ce8 <fsm_auto_run_lane1+0x234>)
 8000c10:	220d      	movs	r2, #13
 8000c12:	601a      	str	r2, [r3, #0]
				value1_buffer[2] = yellow1TimeMAX*1000;
 8000c14:	4b3d      	ldr	r3, [pc, #244]	; (8000d0c <fsm_auto_run_lane1+0x258>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000c1c:	fb02 f303 	mul.w	r3, r2, r3
 8000c20:	4a33      	ldr	r2, [pc, #204]	; (8000cf0 <fsm_auto_run_lane1+0x23c>)
 8000c22:	6093      	str	r3, [r2, #8]
				setTimer(1, value1_buffer[2]);
 8000c24:	4b32      	ldr	r3, [pc, #200]	; (8000cf0 <fsm_auto_run_lane1+0x23c>)
 8000c26:	689b      	ldr	r3, [r3, #8]
 8000c28:	4619      	mov	r1, r3
 8000c2a:	2001      	movs	r0, #1
 8000c2c:	f000 fdaa 	bl	8001784 <setTimer>
				setTimer(3, 1000);
 8000c30:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000c34:	2003      	movs	r0, #3
 8000c36:	f000 fda5 	bl	8001784 <setTimer>
			}
			break;
 8000c3a:	e04f      	b.n	8000cdc <fsm_auto_run_lane1+0x228>
		case YELLOW_1:
			yellow_1();
 8000c3c:	f000 fec4 	bl	80019c8 <yellow_1>
			led_buffer_lane1[0] = yellow1_time/10;
 8000c40:	4b33      	ldr	r3, [pc, #204]	; (8000d10 <fsm_auto_run_lane1+0x25c>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	4a2c      	ldr	r2, [pc, #176]	; (8000cf8 <fsm_auto_run_lane1+0x244>)
 8000c46:	fb82 1203 	smull	r1, r2, r2, r3
 8000c4a:	1092      	asrs	r2, r2, #2
 8000c4c:	17db      	asrs	r3, r3, #31
 8000c4e:	1ad3      	subs	r3, r2, r3
 8000c50:	4a2a      	ldr	r2, [pc, #168]	; (8000cfc <fsm_auto_run_lane1+0x248>)
 8000c52:	6013      	str	r3, [r2, #0]
			led_buffer_lane1[1] = yellow1_time%10;
 8000c54:	4b2e      	ldr	r3, [pc, #184]	; (8000d10 <fsm_auto_run_lane1+0x25c>)
 8000c56:	6819      	ldr	r1, [r3, #0]
 8000c58:	4b27      	ldr	r3, [pc, #156]	; (8000cf8 <fsm_auto_run_lane1+0x244>)
 8000c5a:	fb83 2301 	smull	r2, r3, r3, r1
 8000c5e:	109a      	asrs	r2, r3, #2
 8000c60:	17cb      	asrs	r3, r1, #31
 8000c62:	1ad2      	subs	r2, r2, r3
 8000c64:	4613      	mov	r3, r2
 8000c66:	009b      	lsls	r3, r3, #2
 8000c68:	4413      	add	r3, r2
 8000c6a:	005b      	lsls	r3, r3, #1
 8000c6c:	1aca      	subs	r2, r1, r3
 8000c6e:	4b23      	ldr	r3, [pc, #140]	; (8000cfc <fsm_auto_run_lane1+0x248>)
 8000c70:	605a      	str	r2, [r3, #4]
			if(timer_flag[3] == 1){
 8000c72:	4b23      	ldr	r3, [pc, #140]	; (8000d00 <fsm_auto_run_lane1+0x24c>)
 8000c74:	68db      	ldr	r3, [r3, #12]
 8000c76:	2b01      	cmp	r3, #1
 8000c78:	d111      	bne.n	8000c9e <fsm_auto_run_lane1+0x1ea>
				yellow1_time--;
 8000c7a:	4b25      	ldr	r3, [pc, #148]	; (8000d10 <fsm_auto_run_lane1+0x25c>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	3b01      	subs	r3, #1
 8000c80:	4a23      	ldr	r2, [pc, #140]	; (8000d10 <fsm_auto_run_lane1+0x25c>)
 8000c82:	6013      	str	r3, [r2, #0]
				if(yellow1_time==0){
 8000c84:	4b22      	ldr	r3, [pc, #136]	; (8000d10 <fsm_auto_run_lane1+0x25c>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d103      	bne.n	8000c94 <fsm_auto_run_lane1+0x1e0>
					yellow1_time = yellow1TimeMAX;
 8000c8c:	4b1f      	ldr	r3, [pc, #124]	; (8000d0c <fsm_auto_run_lane1+0x258>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a1f      	ldr	r2, [pc, #124]	; (8000d10 <fsm_auto_run_lane1+0x25c>)
 8000c92:	6013      	str	r3, [r2, #0]
				}
				setTimer(3, 1000);
 8000c94:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000c98:	2003      	movs	r0, #3
 8000c9a:	f000 fd73 	bl	8001784 <setTimer>
			}
			if(timer_flag[1] == 1){
 8000c9e:	4b18      	ldr	r3, [pc, #96]	; (8000d00 <fsm_auto_run_lane1+0x24c>)
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	2b01      	cmp	r3, #1
 8000ca4:	d11c      	bne.n	8000ce0 <fsm_auto_run_lane1+0x22c>
				status_lane1 = RED_1;
 8000ca6:	4b10      	ldr	r3, [pc, #64]	; (8000ce8 <fsm_auto_run_lane1+0x234>)
 8000ca8:	220b      	movs	r2, #11
 8000caa:	601a      	str	r2, [r3, #0]
				value1_buffer[0] = red1TimeMAX*1000;
 8000cac:	4b0f      	ldr	r3, [pc, #60]	; (8000cec <fsm_auto_run_lane1+0x238>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000cb4:	fb02 f303 	mul.w	r3, r2, r3
 8000cb8:	4a0d      	ldr	r2, [pc, #52]	; (8000cf0 <fsm_auto_run_lane1+0x23c>)
 8000cba:	6013      	str	r3, [r2, #0]
				setTimer(1, value1_buffer[0]);
 8000cbc:	4b0c      	ldr	r3, [pc, #48]	; (8000cf0 <fsm_auto_run_lane1+0x23c>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	f000 fd5e 	bl	8001784 <setTimer>
				setTimer(3, 1000);
 8000cc8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000ccc:	2003      	movs	r0, #3
 8000cce:	f000 fd59 	bl	8001784 <setTimer>
			}
			break;
 8000cd2:	e005      	b.n	8000ce0 <fsm_auto_run_lane1+0x22c>
		default:
			break;
 8000cd4:	bf00      	nop
 8000cd6:	e004      	b.n	8000ce2 <fsm_auto_run_lane1+0x22e>
			break;
 8000cd8:	bf00      	nop
 8000cda:	e002      	b.n	8000ce2 <fsm_auto_run_lane1+0x22e>
			break;
 8000cdc:	bf00      	nop
 8000cde:	e000      	b.n	8000ce2 <fsm_auto_run_lane1+0x22e>
			break;
 8000ce0:	bf00      	nop
	}
}
 8000ce2:	bf00      	nop
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	20000034 	.word	0x20000034
 8000cec:	2000004c 	.word	0x2000004c
 8000cf0:	200000d8 	.word	0x200000d8
 8000cf4:	20000064 	.word	0x20000064
 8000cf8:	66666667 	.word	0x66666667
 8000cfc:	200000c8 	.word	0x200000c8
 8000d00:	2000011c 	.word	0x2000011c
 8000d04:	20000050 	.word	0x20000050
 8000d08:	20000068 	.word	0x20000068
 8000d0c:	20000054 	.word	0x20000054
 8000d10:	2000006c 	.word	0x2000006c

08000d14 <fsm_auto_run_lane2>:

void fsm_auto_run_lane2(){
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
	switch (status_lane2) {
 8000d18:	4b8b      	ldr	r3, [pc, #556]	; (8000f48 <fsm_auto_run_lane2+0x234>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	3b0e      	subs	r3, #14
 8000d1e:	2b03      	cmp	r3, #3
 8000d20:	f200 8108 	bhi.w	8000f34 <fsm_auto_run_lane2+0x220>
 8000d24:	a201      	add	r2, pc, #4	; (adr r2, 8000d2c <fsm_auto_run_lane2+0x18>)
 8000d26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d2a:	bf00      	nop
 8000d2c:	08000d3d 	.word	0x08000d3d
 8000d30:	08000e9d 	.word	0x08000e9d
 8000d34:	08000d6b 	.word	0x08000d6b
 8000d38:	08000e05 	.word	0x08000e05
		case INIT_2:
			status_lane2 = GREEN_2;
 8000d3c:	4b82      	ldr	r3, [pc, #520]	; (8000f48 <fsm_auto_run_lane2+0x234>)
 8000d3e:	2210      	movs	r2, #16
 8000d40:	601a      	str	r2, [r3, #0]
			value2_buffer[0] = green2TimeMAX*1000;
 8000d42:	4b82      	ldr	r3, [pc, #520]	; (8000f4c <fsm_auto_run_lane2+0x238>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d4a:	fb02 f303 	mul.w	r3, r2, r3
 8000d4e:	4a80      	ldr	r2, [pc, #512]	; (8000f50 <fsm_auto_run_lane2+0x23c>)
 8000d50:	6013      	str	r3, [r2, #0]
			setTimer(2, value2_buffer[0]);
 8000d52:	4b7f      	ldr	r3, [pc, #508]	; (8000f50 <fsm_auto_run_lane2+0x23c>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4619      	mov	r1, r3
 8000d58:	2002      	movs	r0, #2
 8000d5a:	f000 fd13 	bl	8001784 <setTimer>
			setTimer(5, 1000);
 8000d5e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000d62:	2005      	movs	r0, #5
 8000d64:	f000 fd0e 	bl	8001784 <setTimer>
			break;
 8000d68:	e0eb      	b.n	8000f42 <fsm_auto_run_lane2+0x22e>
		case GREEN_2:
			green_2();
 8000d6a:	f000 fe59 	bl	8001a20 <green_2>
			led_buffer_lane2[0] = green2_time/10;
 8000d6e:	4b79      	ldr	r3, [pc, #484]	; (8000f54 <fsm_auto_run_lane2+0x240>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	4a79      	ldr	r2, [pc, #484]	; (8000f58 <fsm_auto_run_lane2+0x244>)
 8000d74:	fb82 1203 	smull	r1, r2, r2, r3
 8000d78:	1092      	asrs	r2, r2, #2
 8000d7a:	17db      	asrs	r3, r3, #31
 8000d7c:	1ad3      	subs	r3, r2, r3
 8000d7e:	4a77      	ldr	r2, [pc, #476]	; (8000f5c <fsm_auto_run_lane2+0x248>)
 8000d80:	6013      	str	r3, [r2, #0]
			led_buffer_lane2[1] = green2_time%10;
 8000d82:	4b74      	ldr	r3, [pc, #464]	; (8000f54 <fsm_auto_run_lane2+0x240>)
 8000d84:	6819      	ldr	r1, [r3, #0]
 8000d86:	4b74      	ldr	r3, [pc, #464]	; (8000f58 <fsm_auto_run_lane2+0x244>)
 8000d88:	fb83 2301 	smull	r2, r3, r3, r1
 8000d8c:	109a      	asrs	r2, r3, #2
 8000d8e:	17cb      	asrs	r3, r1, #31
 8000d90:	1ad2      	subs	r2, r2, r3
 8000d92:	4613      	mov	r3, r2
 8000d94:	009b      	lsls	r3, r3, #2
 8000d96:	4413      	add	r3, r2
 8000d98:	005b      	lsls	r3, r3, #1
 8000d9a:	1aca      	subs	r2, r1, r3
 8000d9c:	4b6f      	ldr	r3, [pc, #444]	; (8000f5c <fsm_auto_run_lane2+0x248>)
 8000d9e:	605a      	str	r2, [r3, #4]
			if(timer_flag[5] == 1){
 8000da0:	4b6f      	ldr	r3, [pc, #444]	; (8000f60 <fsm_auto_run_lane2+0x24c>)
 8000da2:	695b      	ldr	r3, [r3, #20]
 8000da4:	2b01      	cmp	r3, #1
 8000da6:	d111      	bne.n	8000dcc <fsm_auto_run_lane2+0xb8>
				green2_time--;
 8000da8:	4b6a      	ldr	r3, [pc, #424]	; (8000f54 <fsm_auto_run_lane2+0x240>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	3b01      	subs	r3, #1
 8000dae:	4a69      	ldr	r2, [pc, #420]	; (8000f54 <fsm_auto_run_lane2+0x240>)
 8000db0:	6013      	str	r3, [r2, #0]
				if(green2_time == 0){
 8000db2:	4b68      	ldr	r3, [pc, #416]	; (8000f54 <fsm_auto_run_lane2+0x240>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d103      	bne.n	8000dc2 <fsm_auto_run_lane2+0xae>
					green2_time=green2TimeMAX;
 8000dba:	4b64      	ldr	r3, [pc, #400]	; (8000f4c <fsm_auto_run_lane2+0x238>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	4a65      	ldr	r2, [pc, #404]	; (8000f54 <fsm_auto_run_lane2+0x240>)
 8000dc0:	6013      	str	r3, [r2, #0]
				}
				setTimer(5, 1000);
 8000dc2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000dc6:	2005      	movs	r0, #5
 8000dc8:	f000 fcdc 	bl	8001784 <setTimer>
			}
			if(timer_flag[2] == 1){
 8000dcc:	4b64      	ldr	r3, [pc, #400]	; (8000f60 <fsm_auto_run_lane2+0x24c>)
 8000dce:	689b      	ldr	r3, [r3, #8]
 8000dd0:	2b01      	cmp	r3, #1
 8000dd2:	f040 80b1 	bne.w	8000f38 <fsm_auto_run_lane2+0x224>
				status_lane2 = YELLOW_2;
 8000dd6:	4b5c      	ldr	r3, [pc, #368]	; (8000f48 <fsm_auto_run_lane2+0x234>)
 8000dd8:	2211      	movs	r2, #17
 8000dda:	601a      	str	r2, [r3, #0]
				value2_buffer[1]=yellow2TimeMAX*1000;
 8000ddc:	4b61      	ldr	r3, [pc, #388]	; (8000f64 <fsm_auto_run_lane2+0x250>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000de4:	fb02 f303 	mul.w	r3, r2, r3
 8000de8:	4a59      	ldr	r2, [pc, #356]	; (8000f50 <fsm_auto_run_lane2+0x23c>)
 8000dea:	6053      	str	r3, [r2, #4]
				setTimer(2, value2_buffer[1]);
 8000dec:	4b58      	ldr	r3, [pc, #352]	; (8000f50 <fsm_auto_run_lane2+0x23c>)
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	4619      	mov	r1, r3
 8000df2:	2002      	movs	r0, #2
 8000df4:	f000 fcc6 	bl	8001784 <setTimer>
				setTimer(5, 1000);
 8000df8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000dfc:	2005      	movs	r0, #5
 8000dfe:	f000 fcc1 	bl	8001784 <setTimer>
			}
			break;
 8000e02:	e099      	b.n	8000f38 <fsm_auto_run_lane2+0x224>
		case YELLOW_2:
			yellow_2();
 8000e04:	f000 fe22 	bl	8001a4c <yellow_2>
			led_buffer_lane2[0] = yellow2_time/10;
 8000e08:	4b57      	ldr	r3, [pc, #348]	; (8000f68 <fsm_auto_run_lane2+0x254>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a52      	ldr	r2, [pc, #328]	; (8000f58 <fsm_auto_run_lane2+0x244>)
 8000e0e:	fb82 1203 	smull	r1, r2, r2, r3
 8000e12:	1092      	asrs	r2, r2, #2
 8000e14:	17db      	asrs	r3, r3, #31
 8000e16:	1ad3      	subs	r3, r2, r3
 8000e18:	4a50      	ldr	r2, [pc, #320]	; (8000f5c <fsm_auto_run_lane2+0x248>)
 8000e1a:	6013      	str	r3, [r2, #0]
			led_buffer_lane2[1] = yellow2_time%10;
 8000e1c:	4b52      	ldr	r3, [pc, #328]	; (8000f68 <fsm_auto_run_lane2+0x254>)
 8000e1e:	6819      	ldr	r1, [r3, #0]
 8000e20:	4b4d      	ldr	r3, [pc, #308]	; (8000f58 <fsm_auto_run_lane2+0x244>)
 8000e22:	fb83 2301 	smull	r2, r3, r3, r1
 8000e26:	109a      	asrs	r2, r3, #2
 8000e28:	17cb      	asrs	r3, r1, #31
 8000e2a:	1ad2      	subs	r2, r2, r3
 8000e2c:	4613      	mov	r3, r2
 8000e2e:	009b      	lsls	r3, r3, #2
 8000e30:	4413      	add	r3, r2
 8000e32:	005b      	lsls	r3, r3, #1
 8000e34:	1aca      	subs	r2, r1, r3
 8000e36:	4b49      	ldr	r3, [pc, #292]	; (8000f5c <fsm_auto_run_lane2+0x248>)
 8000e38:	605a      	str	r2, [r3, #4]
			if(timer_flag[5] == 1){
 8000e3a:	4b49      	ldr	r3, [pc, #292]	; (8000f60 <fsm_auto_run_lane2+0x24c>)
 8000e3c:	695b      	ldr	r3, [r3, #20]
 8000e3e:	2b01      	cmp	r3, #1
 8000e40:	d111      	bne.n	8000e66 <fsm_auto_run_lane2+0x152>
				yellow2_time--;
 8000e42:	4b49      	ldr	r3, [pc, #292]	; (8000f68 <fsm_auto_run_lane2+0x254>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	3b01      	subs	r3, #1
 8000e48:	4a47      	ldr	r2, [pc, #284]	; (8000f68 <fsm_auto_run_lane2+0x254>)
 8000e4a:	6013      	str	r3, [r2, #0]
				if(yellow2_time == 0){
 8000e4c:	4b46      	ldr	r3, [pc, #280]	; (8000f68 <fsm_auto_run_lane2+0x254>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d103      	bne.n	8000e5c <fsm_auto_run_lane2+0x148>
					yellow2_time=yellow2TimeMAX;
 8000e54:	4b43      	ldr	r3, [pc, #268]	; (8000f64 <fsm_auto_run_lane2+0x250>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	4a43      	ldr	r2, [pc, #268]	; (8000f68 <fsm_auto_run_lane2+0x254>)
 8000e5a:	6013      	str	r3, [r2, #0]
				}
				setTimer(5, 1000);
 8000e5c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000e60:	2005      	movs	r0, #5
 8000e62:	f000 fc8f 	bl	8001784 <setTimer>
			}
			if(timer_flag[2] == 1){
 8000e66:	4b3e      	ldr	r3, [pc, #248]	; (8000f60 <fsm_auto_run_lane2+0x24c>)
 8000e68:	689b      	ldr	r3, [r3, #8]
 8000e6a:	2b01      	cmp	r3, #1
 8000e6c:	d166      	bne.n	8000f3c <fsm_auto_run_lane2+0x228>
				status_lane2 = RED_2;
 8000e6e:	4b36      	ldr	r3, [pc, #216]	; (8000f48 <fsm_auto_run_lane2+0x234>)
 8000e70:	220f      	movs	r2, #15
 8000e72:	601a      	str	r2, [r3, #0]
				value2_buffer[2] = red2TimeMAX*1000;
 8000e74:	4b3d      	ldr	r3, [pc, #244]	; (8000f6c <fsm_auto_run_lane2+0x258>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000e7c:	fb02 f303 	mul.w	r3, r2, r3
 8000e80:	4a33      	ldr	r2, [pc, #204]	; (8000f50 <fsm_auto_run_lane2+0x23c>)
 8000e82:	6093      	str	r3, [r2, #8]
				setTimer(2, value2_buffer[2]);
 8000e84:	4b32      	ldr	r3, [pc, #200]	; (8000f50 <fsm_auto_run_lane2+0x23c>)
 8000e86:	689b      	ldr	r3, [r3, #8]
 8000e88:	4619      	mov	r1, r3
 8000e8a:	2002      	movs	r0, #2
 8000e8c:	f000 fc7a 	bl	8001784 <setTimer>
				setTimer(5, 1000);
 8000e90:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000e94:	2005      	movs	r0, #5
 8000e96:	f000 fc75 	bl	8001784 <setTimer>
			}
			break;
 8000e9a:	e04f      	b.n	8000f3c <fsm_auto_run_lane2+0x228>
		case RED_2:
			red_2();
 8000e9c:	f000 fdaa 	bl	80019f4 <red_2>
			led_buffer_lane2[0] = red2_time/10;
 8000ea0:	4b33      	ldr	r3, [pc, #204]	; (8000f70 <fsm_auto_run_lane2+0x25c>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4a2c      	ldr	r2, [pc, #176]	; (8000f58 <fsm_auto_run_lane2+0x244>)
 8000ea6:	fb82 1203 	smull	r1, r2, r2, r3
 8000eaa:	1092      	asrs	r2, r2, #2
 8000eac:	17db      	asrs	r3, r3, #31
 8000eae:	1ad3      	subs	r3, r2, r3
 8000eb0:	4a2a      	ldr	r2, [pc, #168]	; (8000f5c <fsm_auto_run_lane2+0x248>)
 8000eb2:	6013      	str	r3, [r2, #0]
			led_buffer_lane2[1] = red2_time%10;
 8000eb4:	4b2e      	ldr	r3, [pc, #184]	; (8000f70 <fsm_auto_run_lane2+0x25c>)
 8000eb6:	6819      	ldr	r1, [r3, #0]
 8000eb8:	4b27      	ldr	r3, [pc, #156]	; (8000f58 <fsm_auto_run_lane2+0x244>)
 8000eba:	fb83 2301 	smull	r2, r3, r3, r1
 8000ebe:	109a      	asrs	r2, r3, #2
 8000ec0:	17cb      	asrs	r3, r1, #31
 8000ec2:	1ad2      	subs	r2, r2, r3
 8000ec4:	4613      	mov	r3, r2
 8000ec6:	009b      	lsls	r3, r3, #2
 8000ec8:	4413      	add	r3, r2
 8000eca:	005b      	lsls	r3, r3, #1
 8000ecc:	1aca      	subs	r2, r1, r3
 8000ece:	4b23      	ldr	r3, [pc, #140]	; (8000f5c <fsm_auto_run_lane2+0x248>)
 8000ed0:	605a      	str	r2, [r3, #4]
			if(timer_flag[5] == 1){
 8000ed2:	4b23      	ldr	r3, [pc, #140]	; (8000f60 <fsm_auto_run_lane2+0x24c>)
 8000ed4:	695b      	ldr	r3, [r3, #20]
 8000ed6:	2b01      	cmp	r3, #1
 8000ed8:	d111      	bne.n	8000efe <fsm_auto_run_lane2+0x1ea>
				red2_time--;
 8000eda:	4b25      	ldr	r3, [pc, #148]	; (8000f70 <fsm_auto_run_lane2+0x25c>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	3b01      	subs	r3, #1
 8000ee0:	4a23      	ldr	r2, [pc, #140]	; (8000f70 <fsm_auto_run_lane2+0x25c>)
 8000ee2:	6013      	str	r3, [r2, #0]
				if(red2_time == 0){
 8000ee4:	4b22      	ldr	r3, [pc, #136]	; (8000f70 <fsm_auto_run_lane2+0x25c>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d103      	bne.n	8000ef4 <fsm_auto_run_lane2+0x1e0>
					red2_time=red1TimeMAX;
 8000eec:	4b21      	ldr	r3, [pc, #132]	; (8000f74 <fsm_auto_run_lane2+0x260>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4a1f      	ldr	r2, [pc, #124]	; (8000f70 <fsm_auto_run_lane2+0x25c>)
 8000ef2:	6013      	str	r3, [r2, #0]
				}
				setTimer(5, 1000);
 8000ef4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000ef8:	2005      	movs	r0, #5
 8000efa:	f000 fc43 	bl	8001784 <setTimer>
			}
			if(timer_flag[2] == 1){
 8000efe:	4b18      	ldr	r3, [pc, #96]	; (8000f60 <fsm_auto_run_lane2+0x24c>)
 8000f00:	689b      	ldr	r3, [r3, #8]
 8000f02:	2b01      	cmp	r3, #1
 8000f04:	d11c      	bne.n	8000f40 <fsm_auto_run_lane2+0x22c>
				status_lane2 = GREEN_2;
 8000f06:	4b10      	ldr	r3, [pc, #64]	; (8000f48 <fsm_auto_run_lane2+0x234>)
 8000f08:	2210      	movs	r2, #16
 8000f0a:	601a      	str	r2, [r3, #0]
				value2_buffer[0] = green2TimeMAX*1000;
 8000f0c:	4b0f      	ldr	r3, [pc, #60]	; (8000f4c <fsm_auto_run_lane2+0x238>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f14:	fb02 f303 	mul.w	r3, r2, r3
 8000f18:	4a0d      	ldr	r2, [pc, #52]	; (8000f50 <fsm_auto_run_lane2+0x23c>)
 8000f1a:	6013      	str	r3, [r2, #0]
				setTimer(2, value2_buffer[0]);
 8000f1c:	4b0c      	ldr	r3, [pc, #48]	; (8000f50 <fsm_auto_run_lane2+0x23c>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4619      	mov	r1, r3
 8000f22:	2002      	movs	r0, #2
 8000f24:	f000 fc2e 	bl	8001784 <setTimer>
				setTimer(5, 1000);
 8000f28:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000f2c:	2005      	movs	r0, #5
 8000f2e:	f000 fc29 	bl	8001784 <setTimer>
			}
			break;
 8000f32:	e005      	b.n	8000f40 <fsm_auto_run_lane2+0x22c>
		default:
			break;
 8000f34:	bf00      	nop
 8000f36:	e004      	b.n	8000f42 <fsm_auto_run_lane2+0x22e>
			break;
 8000f38:	bf00      	nop
 8000f3a:	e002      	b.n	8000f42 <fsm_auto_run_lane2+0x22e>
			break;
 8000f3c:	bf00      	nop
 8000f3e:	e000      	b.n	8000f42 <fsm_auto_run_lane2+0x22e>
			break;
 8000f40:	bf00      	nop
	}
}
 8000f42:	bf00      	nop
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	20000038 	.word	0x20000038
 8000f4c:	2000005c 	.word	0x2000005c
 8000f50:	200000e4 	.word	0x200000e4
 8000f54:	20000074 	.word	0x20000074
 8000f58:	66666667 	.word	0x66666667
 8000f5c:	200000d0 	.word	0x200000d0
 8000f60:	2000011c 	.word	0x2000011c
 8000f64:	20000060 	.word	0x20000060
 8000f68:	20000078 	.word	0x20000078
 8000f6c:	20000058 	.word	0x20000058
 8000f70:	20000070 	.word	0x20000070
 8000f74:	2000004c 	.word	0x2000004c

08000f78 <fsm_manual_run>:





void fsm_manual_run(){
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
	switch(STATUS_MODE){
 8000f7c:	4b8c      	ldr	r3, [pc, #560]	; (80011b0 <fsm_manual_run+0x238>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	2b04      	cmp	r3, #4
 8000f82:	f200 8113 	bhi.w	80011ac <fsm_manual_run+0x234>
 8000f86:	a201      	add	r2, pc, #4	; (adr r2, 8000f8c <fsm_manual_run+0x14>)
 8000f88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f8c:	08000fa1 	.word	0x08000fa1
 8000f90:	08000fa9 	.word	0x08000fa9
 8000f94:	08000fd5 	.word	0x08000fd5
 8000f98:	0800106b 	.word	0x0800106b
 8000f9c:	080010ff 	.word	0x080010ff
		case INIT:
			STATUS_MODE = MODE_1;
 8000fa0:	4b83      	ldr	r3, [pc, #524]	; (80011b0 <fsm_manual_run+0x238>)
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	601a      	str	r2, [r3, #0]
			break;
 8000fa6:	e101      	b.n	80011ac <fsm_manual_run+0x234>

		case MODE_1:
			status_traffic_lane1 = display_traffic_lane1;
 8000fa8:	4b82      	ldr	r3, [pc, #520]	; (80011b4 <fsm_manual_run+0x23c>)
 8000faa:	221e      	movs	r2, #30
 8000fac:	601a      	str	r2, [r3, #0]
			status_traffic_lane2 = display_traffic_lane2;
 8000fae:	4b82      	ldr	r3, [pc, #520]	; (80011b8 <fsm_manual_run+0x240>)
 8000fb0:	2223      	movs	r2, #35	; 0x23
 8000fb2:	601a      	str	r2, [r3, #0]
			StatusLED1 = CountDownLED1;
 8000fb4:	4b81      	ldr	r3, [pc, #516]	; (80011bc <fsm_manual_run+0x244>)
 8000fb6:	2214      	movs	r2, #20
 8000fb8:	601a      	str	r2, [r3, #0]
			StatusLED2 = CountDownLED2;
 8000fba:	4b81      	ldr	r3, [pc, #516]	; (80011c0 <fsm_manual_run+0x248>)
 8000fbc:	2218      	movs	r2, #24
 8000fbe:	601a      	str	r2, [r3, #0]

			if(isButton_BUT1_Pressed() == 1){
 8000fc0:	f7ff f8c4 	bl	800014c <isButton_BUT1_Pressed>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b01      	cmp	r3, #1
 8000fc8:	f040 80e9 	bne.w	800119e <fsm_manual_run+0x226>
				STATUS_MODE = MODE_2;
 8000fcc:	4b78      	ldr	r3, [pc, #480]	; (80011b0 <fsm_manual_run+0x238>)
 8000fce:	2202      	movs	r2, #2
 8000fd0:	601a      	str	r2, [r3, #0]
			}
			break;
 8000fd2:	e0e4      	b.n	800119e <fsm_manual_run+0x226>
		case MODE_2:
			status_traffic_lane1 = modify_red1;
 8000fd4:	4b77      	ldr	r3, [pc, #476]	; (80011b4 <fsm_manual_run+0x23c>)
 8000fd6:	221f      	movs	r2, #31
 8000fd8:	601a      	str	r2, [r3, #0]
			status_traffic_lane2 = modify_red2;
 8000fda:	4b77      	ldr	r3, [pc, #476]	; (80011b8 <fsm_manual_run+0x240>)
 8000fdc:	222d      	movs	r2, #45	; 0x2d
 8000fde:	601a      	str	r2, [r3, #0]
			StatusLED1 = DisplayLED1Mode2;
 8000fe0:	4b76      	ldr	r3, [pc, #472]	; (80011bc <fsm_manual_run+0x244>)
 8000fe2:	2215      	movs	r2, #21
 8000fe4:	601a      	str	r2, [r3, #0]
			StatusLED2 = TimerValue;
 8000fe6:	4b76      	ldr	r3, [pc, #472]	; (80011c0 <fsm_manual_run+0x248>)
 8000fe8:	2219      	movs	r2, #25
 8000fea:	601a      	str	r2, [r3, #0]

			if(isButton_BUT2_Pressed() == 1){
 8000fec:	f7ff f8c0 	bl	8000170 <isButton_BUT2_Pressed>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b01      	cmp	r3, #1
 8000ff4:	d109      	bne.n	800100a <fsm_manual_run+0x92>
				red1TimeMAX++;
 8000ff6:	4b73      	ldr	r3, [pc, #460]	; (80011c4 <fsm_manual_run+0x24c>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	4a71      	ldr	r2, [pc, #452]	; (80011c4 <fsm_manual_run+0x24c>)
 8000ffe:	6013      	str	r3, [r2, #0]
				red2TimeMAX++;
 8001000:	4b71      	ldr	r3, [pc, #452]	; (80011c8 <fsm_manual_run+0x250>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	3301      	adds	r3, #1
 8001006:	4a70      	ldr	r2, [pc, #448]	; (80011c8 <fsm_manual_run+0x250>)
 8001008:	6013      	str	r3, [r2, #0]
			}
			//update buffer
			led_buffer_lane2[0] = red2TimeMAX/10;
 800100a:	4b6f      	ldr	r3, [pc, #444]	; (80011c8 <fsm_manual_run+0x250>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4a6f      	ldr	r2, [pc, #444]	; (80011cc <fsm_manual_run+0x254>)
 8001010:	fb82 1203 	smull	r1, r2, r2, r3
 8001014:	1092      	asrs	r2, r2, #2
 8001016:	17db      	asrs	r3, r3, #31
 8001018:	1ad3      	subs	r3, r2, r3
 800101a:	4a6d      	ldr	r2, [pc, #436]	; (80011d0 <fsm_manual_run+0x258>)
 800101c:	6013      	str	r3, [r2, #0]
			led_buffer_lane2[1] = red2TimeMAX%10;
 800101e:	4b6a      	ldr	r3, [pc, #424]	; (80011c8 <fsm_manual_run+0x250>)
 8001020:	6819      	ldr	r1, [r3, #0]
 8001022:	4b6a      	ldr	r3, [pc, #424]	; (80011cc <fsm_manual_run+0x254>)
 8001024:	fb83 2301 	smull	r2, r3, r3, r1
 8001028:	109a      	asrs	r2, r3, #2
 800102a:	17cb      	asrs	r3, r1, #31
 800102c:	1ad2      	subs	r2, r2, r3
 800102e:	4613      	mov	r3, r2
 8001030:	009b      	lsls	r3, r3, #2
 8001032:	4413      	add	r3, r2
 8001034:	005b      	lsls	r3, r3, #1
 8001036:	1aca      	subs	r2, r1, r3
 8001038:	4b65      	ldr	r3, [pc, #404]	; (80011d0 <fsm_manual_run+0x258>)
 800103a:	605a      	str	r2, [r3, #4]

			if(isButton_BUT3_Pressed() == 1){
 800103c:	f7ff f8aa 	bl	8000194 <isButton_BUT3_Pressed>
 8001040:	4603      	mov	r3, r0
 8001042:	2b01      	cmp	r3, #1
 8001044:	d107      	bne.n	8001056 <fsm_manual_run+0xde>
				red1_time = red1TimeMAX;
 8001046:	4b5f      	ldr	r3, [pc, #380]	; (80011c4 <fsm_manual_run+0x24c>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4a62      	ldr	r2, [pc, #392]	; (80011d4 <fsm_manual_run+0x25c>)
 800104c:	6013      	str	r3, [r2, #0]
				red2_time = red2TimeMAX;
 800104e:	4b5e      	ldr	r3, [pc, #376]	; (80011c8 <fsm_manual_run+0x250>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4a61      	ldr	r2, [pc, #388]	; (80011d8 <fsm_manual_run+0x260>)
 8001054:	6013      	str	r3, [r2, #0]
			}
			if(isButton_BUT1_Pressed() == 1){
 8001056:	f7ff f879 	bl	800014c <isButton_BUT1_Pressed>
 800105a:	4603      	mov	r3, r0
 800105c:	2b01      	cmp	r3, #1
 800105e:	f040 80a0 	bne.w	80011a2 <fsm_manual_run+0x22a>
				STATUS_MODE = MODE_3;
 8001062:	4b53      	ldr	r3, [pc, #332]	; (80011b0 <fsm_manual_run+0x238>)
 8001064:	2203      	movs	r2, #3
 8001066:	601a      	str	r2, [r3, #0]
			}
			break;
 8001068:	e09b      	b.n	80011a2 <fsm_manual_run+0x22a>
		case MODE_3:
			status_traffic_lane1 = modify_yellow1;
 800106a:	4b52      	ldr	r3, [pc, #328]	; (80011b4 <fsm_manual_run+0x23c>)
 800106c:	2221      	movs	r2, #33	; 0x21
 800106e:	601a      	str	r2, [r3, #0]
			status_traffic_lane2 = modify_yellow2;
 8001070:	4b51      	ldr	r3, [pc, #324]	; (80011b8 <fsm_manual_run+0x240>)
 8001072:	222f      	movs	r2, #47	; 0x2f
 8001074:	601a      	str	r2, [r3, #0]
			StatusLED1 = DisplayLED1Mode3;
 8001076:	4b51      	ldr	r3, [pc, #324]	; (80011bc <fsm_manual_run+0x244>)
 8001078:	2216      	movs	r2, #22
 800107a:	601a      	str	r2, [r3, #0]
			StatusLED2 = TimerValue;
 800107c:	4b50      	ldr	r3, [pc, #320]	; (80011c0 <fsm_manual_run+0x248>)
 800107e:	2219      	movs	r2, #25
 8001080:	601a      	str	r2, [r3, #0]

			if(isButton_BUT2_Pressed() == 1){
 8001082:	f7ff f875 	bl	8000170 <isButton_BUT2_Pressed>
 8001086:	4603      	mov	r3, r0
 8001088:	2b01      	cmp	r3, #1
 800108a:	d109      	bne.n	80010a0 <fsm_manual_run+0x128>
				yellow1TimeMAX++;
 800108c:	4b53      	ldr	r3, [pc, #332]	; (80011dc <fsm_manual_run+0x264>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	3301      	adds	r3, #1
 8001092:	4a52      	ldr	r2, [pc, #328]	; (80011dc <fsm_manual_run+0x264>)
 8001094:	6013      	str	r3, [r2, #0]
				yellow2TimeMAX++;
 8001096:	4b52      	ldr	r3, [pc, #328]	; (80011e0 <fsm_manual_run+0x268>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	3301      	adds	r3, #1
 800109c:	4a50      	ldr	r2, [pc, #320]	; (80011e0 <fsm_manual_run+0x268>)
 800109e:	6013      	str	r3, [r2, #0]
			}
			led_buffer_lane2[0] = yellow2TimeMAX/10;
 80010a0:	4b4f      	ldr	r3, [pc, #316]	; (80011e0 <fsm_manual_run+0x268>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a49      	ldr	r2, [pc, #292]	; (80011cc <fsm_manual_run+0x254>)
 80010a6:	fb82 1203 	smull	r1, r2, r2, r3
 80010aa:	1092      	asrs	r2, r2, #2
 80010ac:	17db      	asrs	r3, r3, #31
 80010ae:	1ad3      	subs	r3, r2, r3
 80010b0:	4a47      	ldr	r2, [pc, #284]	; (80011d0 <fsm_manual_run+0x258>)
 80010b2:	6013      	str	r3, [r2, #0]
			led_buffer_lane2[1] = yellow2TimeMAX%10;
 80010b4:	4b4a      	ldr	r3, [pc, #296]	; (80011e0 <fsm_manual_run+0x268>)
 80010b6:	6819      	ldr	r1, [r3, #0]
 80010b8:	4b44      	ldr	r3, [pc, #272]	; (80011cc <fsm_manual_run+0x254>)
 80010ba:	fb83 2301 	smull	r2, r3, r3, r1
 80010be:	109a      	asrs	r2, r3, #2
 80010c0:	17cb      	asrs	r3, r1, #31
 80010c2:	1ad2      	subs	r2, r2, r3
 80010c4:	4613      	mov	r3, r2
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	4413      	add	r3, r2
 80010ca:	005b      	lsls	r3, r3, #1
 80010cc:	1aca      	subs	r2, r1, r3
 80010ce:	4b40      	ldr	r3, [pc, #256]	; (80011d0 <fsm_manual_run+0x258>)
 80010d0:	605a      	str	r2, [r3, #4]

			if(isButton_BUT3_Pressed() == 1){
 80010d2:	f7ff f85f 	bl	8000194 <isButton_BUT3_Pressed>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b01      	cmp	r3, #1
 80010da:	d107      	bne.n	80010ec <fsm_manual_run+0x174>
				yellow1_time = yellow1TimeMAX;
 80010dc:	4b3f      	ldr	r3, [pc, #252]	; (80011dc <fsm_manual_run+0x264>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a40      	ldr	r2, [pc, #256]	; (80011e4 <fsm_manual_run+0x26c>)
 80010e2:	6013      	str	r3, [r2, #0]
				yellow2_time = yellow2TimeMAX;
 80010e4:	4b3e      	ldr	r3, [pc, #248]	; (80011e0 <fsm_manual_run+0x268>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4a3f      	ldr	r2, [pc, #252]	; (80011e8 <fsm_manual_run+0x270>)
 80010ea:	6013      	str	r3, [r2, #0]
			}
			if(isButton_BUT1_Pressed() == 1){
 80010ec:	f7ff f82e 	bl	800014c <isButton_BUT1_Pressed>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b01      	cmp	r3, #1
 80010f4:	d157      	bne.n	80011a6 <fsm_manual_run+0x22e>
				STATUS_MODE = MODE_4;
 80010f6:	4b2e      	ldr	r3, [pc, #184]	; (80011b0 <fsm_manual_run+0x238>)
 80010f8:	2204      	movs	r2, #4
 80010fa:	601a      	str	r2, [r3, #0]
			}
			break;
 80010fc:	e053      	b.n	80011a6 <fsm_manual_run+0x22e>
		case MODE_4:
			status_traffic_lane1 = modify_green1;
 80010fe:	4b2d      	ldr	r3, [pc, #180]	; (80011b4 <fsm_manual_run+0x23c>)
 8001100:	2220      	movs	r2, #32
 8001102:	601a      	str	r2, [r3, #0]
			status_traffic_lane2 = modify_green2;
 8001104:	4b2c      	ldr	r3, [pc, #176]	; (80011b8 <fsm_manual_run+0x240>)
 8001106:	222e      	movs	r2, #46	; 0x2e
 8001108:	601a      	str	r2, [r3, #0]
			StatusLED1 = DisplayLED1Mode4;
 800110a:	4b2c      	ldr	r3, [pc, #176]	; (80011bc <fsm_manual_run+0x244>)
 800110c:	2217      	movs	r2, #23
 800110e:	601a      	str	r2, [r3, #0]
			StatusLED2 = TimerValue;
 8001110:	4b2b      	ldr	r3, [pc, #172]	; (80011c0 <fsm_manual_run+0x248>)
 8001112:	2219      	movs	r2, #25
 8001114:	601a      	str	r2, [r3, #0]

			if(isButton_BUT2_Pressed() == 1){
 8001116:	f7ff f82b 	bl	8000170 <isButton_BUT2_Pressed>
 800111a:	4603      	mov	r3, r0
 800111c:	2b01      	cmp	r3, #1
 800111e:	d109      	bne.n	8001134 <fsm_manual_run+0x1bc>
				green1TimeMAX++;
 8001120:	4b32      	ldr	r3, [pc, #200]	; (80011ec <fsm_manual_run+0x274>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	3301      	adds	r3, #1
 8001126:	4a31      	ldr	r2, [pc, #196]	; (80011ec <fsm_manual_run+0x274>)
 8001128:	6013      	str	r3, [r2, #0]
				green2TimeMAX++;
 800112a:	4b31      	ldr	r3, [pc, #196]	; (80011f0 <fsm_manual_run+0x278>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	3301      	adds	r3, #1
 8001130:	4a2f      	ldr	r2, [pc, #188]	; (80011f0 <fsm_manual_run+0x278>)
 8001132:	6013      	str	r3, [r2, #0]
			}

			led_buffer_lane2[0] = green2TimeMAX/10;
 8001134:	4b2e      	ldr	r3, [pc, #184]	; (80011f0 <fsm_manual_run+0x278>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a24      	ldr	r2, [pc, #144]	; (80011cc <fsm_manual_run+0x254>)
 800113a:	fb82 1203 	smull	r1, r2, r2, r3
 800113e:	1092      	asrs	r2, r2, #2
 8001140:	17db      	asrs	r3, r3, #31
 8001142:	1ad3      	subs	r3, r2, r3
 8001144:	4a22      	ldr	r2, [pc, #136]	; (80011d0 <fsm_manual_run+0x258>)
 8001146:	6013      	str	r3, [r2, #0]
			led_buffer_lane2[1] = green2TimeMAX%10;
 8001148:	4b29      	ldr	r3, [pc, #164]	; (80011f0 <fsm_manual_run+0x278>)
 800114a:	6819      	ldr	r1, [r3, #0]
 800114c:	4b1f      	ldr	r3, [pc, #124]	; (80011cc <fsm_manual_run+0x254>)
 800114e:	fb83 2301 	smull	r2, r3, r3, r1
 8001152:	109a      	asrs	r2, r3, #2
 8001154:	17cb      	asrs	r3, r1, #31
 8001156:	1ad2      	subs	r2, r2, r3
 8001158:	4613      	mov	r3, r2
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	4413      	add	r3, r2
 800115e:	005b      	lsls	r3, r3, #1
 8001160:	1aca      	subs	r2, r1, r3
 8001162:	4b1b      	ldr	r3, [pc, #108]	; (80011d0 <fsm_manual_run+0x258>)
 8001164:	605a      	str	r2, [r3, #4]

			if(isButton_BUT3_Pressed() == 1){
 8001166:	f7ff f815 	bl	8000194 <isButton_BUT3_Pressed>
 800116a:	4603      	mov	r3, r0
 800116c:	2b01      	cmp	r3, #1
 800116e:	d107      	bne.n	8001180 <fsm_manual_run+0x208>
				green1_time = green1TimeMAX;
 8001170:	4b1e      	ldr	r3, [pc, #120]	; (80011ec <fsm_manual_run+0x274>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a1f      	ldr	r2, [pc, #124]	; (80011f4 <fsm_manual_run+0x27c>)
 8001176:	6013      	str	r3, [r2, #0]
				green2_time = green2TimeMAX;
 8001178:	4b1d      	ldr	r3, [pc, #116]	; (80011f0 <fsm_manual_run+0x278>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a1e      	ldr	r2, [pc, #120]	; (80011f8 <fsm_manual_run+0x280>)
 800117e:	6013      	str	r3, [r2, #0]
			}
			if(isButton_BUT1_Pressed() == 1 ){
 8001180:	f7fe ffe4 	bl	800014c <isButton_BUT1_Pressed>
 8001184:	4603      	mov	r3, r0
 8001186:	2b01      	cmp	r3, #1
 8001188:	d10f      	bne.n	80011aa <fsm_manual_run+0x232>
				status_lane1 = INIT_1;
 800118a:	4b1c      	ldr	r3, [pc, #112]	; (80011fc <fsm_manual_run+0x284>)
 800118c:	220a      	movs	r2, #10
 800118e:	601a      	str	r2, [r3, #0]
				status_lane2 = INIT_2;
 8001190:	4b1b      	ldr	r3, [pc, #108]	; (8001200 <fsm_manual_run+0x288>)
 8001192:	220e      	movs	r2, #14
 8001194:	601a      	str	r2, [r3, #0]
				STATUS_MODE = INIT;
 8001196:	4b06      	ldr	r3, [pc, #24]	; (80011b0 <fsm_manual_run+0x238>)
 8001198:	2200      	movs	r2, #0
 800119a:	601a      	str	r2, [r3, #0]
			}
			break;
 800119c:	e005      	b.n	80011aa <fsm_manual_run+0x232>
			break;
 800119e:	bf00      	nop
 80011a0:	e004      	b.n	80011ac <fsm_manual_run+0x234>
			break;
 80011a2:	bf00      	nop
 80011a4:	e002      	b.n	80011ac <fsm_manual_run+0x234>
			break;
 80011a6:	bf00      	nop
 80011a8:	e000      	b.n	80011ac <fsm_manual_run+0x234>
			break;
 80011aa:	bf00      	nop
		}
}
 80011ac:	bf00      	nop
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	200000f0 	.word	0x200000f0
 80011b4:	20000044 	.word	0x20000044
 80011b8:	20000048 	.word	0x20000048
 80011bc:	2000003c 	.word	0x2000003c
 80011c0:	20000040 	.word	0x20000040
 80011c4:	2000004c 	.word	0x2000004c
 80011c8:	20000058 	.word	0x20000058
 80011cc:	66666667 	.word	0x66666667
 80011d0:	200000d0 	.word	0x200000d0
 80011d4:	20000064 	.word	0x20000064
 80011d8:	20000070 	.word	0x20000070
 80011dc:	20000054 	.word	0x20000054
 80011e0:	20000060 	.word	0x20000060
 80011e4:	2000006c 	.word	0x2000006c
 80011e8:	20000078 	.word	0x20000078
 80011ec:	20000050 	.word	0x20000050
 80011f0:	2000005c 	.word	0x2000005c
 80011f4:	20000068 	.word	0x20000068
 80011f8:	20000074 	.word	0x20000074
 80011fc:	20000034 	.word	0x20000034
 8001200:	20000038 	.word	0x20000038

08001204 <FSMDisplayLED1>:
#include "fsm_setting.h"
int StatusLED1 = CountDownLED1;
int StatusLED2 = CountDownLED2;

void FSMDisplayLED1(){
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
	switch(StatusLED1){
 8001208:	4b46      	ldr	r3, [pc, #280]	; (8001324 <FSMDisplayLED1+0x120>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	3b14      	subs	r3, #20
 800120e:	2b03      	cmp	r3, #3
 8001210:	d87c      	bhi.n	800130c <FSMDisplayLED1+0x108>
 8001212:	a201      	add	r2, pc, #4	; (adr r2, 8001218 <FSMDisplayLED1+0x14>)
 8001214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001218:	08001229 	.word	0x08001229
 800121c:	08001259 	.word	0x08001259
 8001220:	08001295 	.word	0x08001295
 8001224:	080012d1 	.word	0x080012d1
		case CountDownLED1:
			if(timer_flag[4] == 1)
 8001228:	4b3f      	ldr	r3, [pc, #252]	; (8001328 <FSMDisplayLED1+0x124>)
 800122a:	691b      	ldr	r3, [r3, #16]
 800122c:	2b01      	cmp	r3, #1
 800122e:	d16f      	bne.n	8001310 <FSMDisplayLED1+0x10c>
			{
				update7SEG(indexLEDmot++);
 8001230:	4b3e      	ldr	r3, [pc, #248]	; (800132c <FSMDisplayLED1+0x128>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	1c5a      	adds	r2, r3, #1
 8001236:	493d      	ldr	r1, [pc, #244]	; (800132c <FSMDisplayLED1+0x128>)
 8001238:	600a      	str	r2, [r1, #0]
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff fbca 	bl	80009d4 <update7SEG>
				if(indexLEDmot == 2) indexLEDmot = 0;
 8001240:	4b3a      	ldr	r3, [pc, #232]	; (800132c <FSMDisplayLED1+0x128>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	2b02      	cmp	r3, #2
 8001246:	d102      	bne.n	800124e <FSMDisplayLED1+0x4a>
 8001248:	4b38      	ldr	r3, [pc, #224]	; (800132c <FSMDisplayLED1+0x128>)
 800124a:	2200      	movs	r2, #0
 800124c:	601a      	str	r2, [r3, #0]
				setTimer(4, 200);
 800124e:	21c8      	movs	r1, #200	; 0xc8
 8001250:	2004      	movs	r0, #4
 8001252:	f000 fa97 	bl	8001784 <setTimer>
			}
			break;
 8001256:	e05b      	b.n	8001310 <FSMDisplayLED1+0x10c>
		case DisplayLED1Mode2:
			led_buffer_lane1[0] = 0;
 8001258:	4b35      	ldr	r3, [pc, #212]	; (8001330 <FSMDisplayLED1+0x12c>)
 800125a:	2200      	movs	r2, #0
 800125c:	601a      	str	r2, [r3, #0]
			led_buffer_lane1[1] = 2;
 800125e:	4b34      	ldr	r3, [pc, #208]	; (8001330 <FSMDisplayLED1+0x12c>)
 8001260:	2202      	movs	r2, #2
 8001262:	605a      	str	r2, [r3, #4]
			if(timer_flag[4]==1)
 8001264:	4b30      	ldr	r3, [pc, #192]	; (8001328 <FSMDisplayLED1+0x124>)
 8001266:	691b      	ldr	r3, [r3, #16]
 8001268:	2b01      	cmp	r3, #1
 800126a:	d153      	bne.n	8001314 <FSMDisplayLED1+0x110>
			{
				update7SEG(indexLEDmot++);
 800126c:	4b2f      	ldr	r3, [pc, #188]	; (800132c <FSMDisplayLED1+0x128>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	1c5a      	adds	r2, r3, #1
 8001272:	492e      	ldr	r1, [pc, #184]	; (800132c <FSMDisplayLED1+0x128>)
 8001274:	600a      	str	r2, [r1, #0]
 8001276:	4618      	mov	r0, r3
 8001278:	f7ff fbac 	bl	80009d4 <update7SEG>
				if(indexLEDmot == 2) indexLEDmot = 0;
 800127c:	4b2b      	ldr	r3, [pc, #172]	; (800132c <FSMDisplayLED1+0x128>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	2b02      	cmp	r3, #2
 8001282:	d102      	bne.n	800128a <FSMDisplayLED1+0x86>
 8001284:	4b29      	ldr	r3, [pc, #164]	; (800132c <FSMDisplayLED1+0x128>)
 8001286:	2200      	movs	r2, #0
 8001288:	601a      	str	r2, [r3, #0]
				setTimer(4, 200);
 800128a:	21c8      	movs	r1, #200	; 0xc8
 800128c:	2004      	movs	r0, #4
 800128e:	f000 fa79 	bl	8001784 <setTimer>
			}
			break;
 8001292:	e03f      	b.n	8001314 <FSMDisplayLED1+0x110>
		case DisplayLED1Mode3:
			led_buffer_lane1[0] = 0;
 8001294:	4b26      	ldr	r3, [pc, #152]	; (8001330 <FSMDisplayLED1+0x12c>)
 8001296:	2200      	movs	r2, #0
 8001298:	601a      	str	r2, [r3, #0]
			led_buffer_lane1[1] = 3;
 800129a:	4b25      	ldr	r3, [pc, #148]	; (8001330 <FSMDisplayLED1+0x12c>)
 800129c:	2203      	movs	r2, #3
 800129e:	605a      	str	r2, [r3, #4]
			if(timer_flag[4]==1){
 80012a0:	4b21      	ldr	r3, [pc, #132]	; (8001328 <FSMDisplayLED1+0x124>)
 80012a2:	691b      	ldr	r3, [r3, #16]
 80012a4:	2b01      	cmp	r3, #1
 80012a6:	d137      	bne.n	8001318 <FSMDisplayLED1+0x114>
				update7SEG(indexLEDmot++);
 80012a8:	4b20      	ldr	r3, [pc, #128]	; (800132c <FSMDisplayLED1+0x128>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	1c5a      	adds	r2, r3, #1
 80012ae:	491f      	ldr	r1, [pc, #124]	; (800132c <FSMDisplayLED1+0x128>)
 80012b0:	600a      	str	r2, [r1, #0]
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff fb8e 	bl	80009d4 <update7SEG>
				if(indexLEDmot == 2) indexLEDmot = 0;
 80012b8:	4b1c      	ldr	r3, [pc, #112]	; (800132c <FSMDisplayLED1+0x128>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	2b02      	cmp	r3, #2
 80012be:	d102      	bne.n	80012c6 <FSMDisplayLED1+0xc2>
 80012c0:	4b1a      	ldr	r3, [pc, #104]	; (800132c <FSMDisplayLED1+0x128>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	601a      	str	r2, [r3, #0]
				setTimer(4, 200);
 80012c6:	21c8      	movs	r1, #200	; 0xc8
 80012c8:	2004      	movs	r0, #4
 80012ca:	f000 fa5b 	bl	8001784 <setTimer>
			}
			break;
 80012ce:	e023      	b.n	8001318 <FSMDisplayLED1+0x114>
		case DisplayLED1Mode4:
			led_buffer_lane1[0] = 0;
 80012d0:	4b17      	ldr	r3, [pc, #92]	; (8001330 <FSMDisplayLED1+0x12c>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	601a      	str	r2, [r3, #0]
			led_buffer_lane1[1] = 4;
 80012d6:	4b16      	ldr	r3, [pc, #88]	; (8001330 <FSMDisplayLED1+0x12c>)
 80012d8:	2204      	movs	r2, #4
 80012da:	605a      	str	r2, [r3, #4]
			if(timer_flag[4]==1){
 80012dc:	4b12      	ldr	r3, [pc, #72]	; (8001328 <FSMDisplayLED1+0x124>)
 80012de:	691b      	ldr	r3, [r3, #16]
 80012e0:	2b01      	cmp	r3, #1
 80012e2:	d11b      	bne.n	800131c <FSMDisplayLED1+0x118>
				update7SEG(indexLEDmot++);
 80012e4:	4b11      	ldr	r3, [pc, #68]	; (800132c <FSMDisplayLED1+0x128>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	1c5a      	adds	r2, r3, #1
 80012ea:	4910      	ldr	r1, [pc, #64]	; (800132c <FSMDisplayLED1+0x128>)
 80012ec:	600a      	str	r2, [r1, #0]
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7ff fb70 	bl	80009d4 <update7SEG>
				if(indexLEDmot == 2) indexLEDmot = 0;
 80012f4:	4b0d      	ldr	r3, [pc, #52]	; (800132c <FSMDisplayLED1+0x128>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	2b02      	cmp	r3, #2
 80012fa:	d102      	bne.n	8001302 <FSMDisplayLED1+0xfe>
 80012fc:	4b0b      	ldr	r3, [pc, #44]	; (800132c <FSMDisplayLED1+0x128>)
 80012fe:	2200      	movs	r2, #0
 8001300:	601a      	str	r2, [r3, #0]
				setTimer(4, 200);
 8001302:	21c8      	movs	r1, #200	; 0xc8
 8001304:	2004      	movs	r0, #4
 8001306:	f000 fa3d 	bl	8001784 <setTimer>
			}
			break;
 800130a:	e007      	b.n	800131c <FSMDisplayLED1+0x118>
		default:
			break;
 800130c:	bf00      	nop
 800130e:	e006      	b.n	800131e <FSMDisplayLED1+0x11a>
			break;
 8001310:	bf00      	nop
 8001312:	e004      	b.n	800131e <FSMDisplayLED1+0x11a>
			break;
 8001314:	bf00      	nop
 8001316:	e002      	b.n	800131e <FSMDisplayLED1+0x11a>
			break;
 8001318:	bf00      	nop
 800131a:	e000      	b.n	800131e <FSMDisplayLED1+0x11a>
			break;
 800131c:	bf00      	nop
	}
}
 800131e:	bf00      	nop
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	2000003c 	.word	0x2000003c
 8001328:	2000011c 	.word	0x2000011c
 800132c:	200000c0 	.word	0x200000c0
 8001330:	200000c8 	.word	0x200000c8

08001334 <FSMDisplayLED2>:

void FSMDisplayLED2(){
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
	switch(StatusLED2) {
 8001338:	4b1d      	ldr	r3, [pc, #116]	; (80013b0 <FSMDisplayLED2+0x7c>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	2b18      	cmp	r3, #24
 800133e:	d002      	beq.n	8001346 <FSMDisplayLED2+0x12>
 8001340:	2b19      	cmp	r3, #25
 8001342:	d018      	beq.n	8001376 <FSMDisplayLED2+0x42>
				if(indexLEDhai == 2) indexLEDhai = 0;
				setTimer(6, 200);
			}
			break;
		default:
			break;
 8001344:	e032      	b.n	80013ac <FSMDisplayLED2+0x78>
			if(timer_flag[6] == 1){
 8001346:	4b1b      	ldr	r3, [pc, #108]	; (80013b4 <FSMDisplayLED2+0x80>)
 8001348:	699b      	ldr	r3, [r3, #24]
 800134a:	2b01      	cmp	r3, #1
 800134c:	d12b      	bne.n	80013a6 <FSMDisplayLED2+0x72>
				update7SEG_lane2(indexLEDhai++);
 800134e:	4b1a      	ldr	r3, [pc, #104]	; (80013b8 <FSMDisplayLED2+0x84>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	1c5a      	adds	r2, r3, #1
 8001354:	4918      	ldr	r1, [pc, #96]	; (80013b8 <FSMDisplayLED2+0x84>)
 8001356:	600a      	str	r2, [r1, #0]
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff fb73 	bl	8000a44 <update7SEG_lane2>
				if(indexLEDhai == 2) indexLEDhai = 0;
 800135e:	4b16      	ldr	r3, [pc, #88]	; (80013b8 <FSMDisplayLED2+0x84>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	2b02      	cmp	r3, #2
 8001364:	d102      	bne.n	800136c <FSMDisplayLED2+0x38>
 8001366:	4b14      	ldr	r3, [pc, #80]	; (80013b8 <FSMDisplayLED2+0x84>)
 8001368:	2200      	movs	r2, #0
 800136a:	601a      	str	r2, [r3, #0]
				setTimer(6, 200);
 800136c:	21c8      	movs	r1, #200	; 0xc8
 800136e:	2006      	movs	r0, #6
 8001370:	f000 fa08 	bl	8001784 <setTimer>
			break;
 8001374:	e017      	b.n	80013a6 <FSMDisplayLED2+0x72>
			if(timer_flag[6] == 1){
 8001376:	4b0f      	ldr	r3, [pc, #60]	; (80013b4 <FSMDisplayLED2+0x80>)
 8001378:	699b      	ldr	r3, [r3, #24]
 800137a:	2b01      	cmp	r3, #1
 800137c:	d115      	bne.n	80013aa <FSMDisplayLED2+0x76>
				update7SEG_lane2(indexLEDhai++);
 800137e:	4b0e      	ldr	r3, [pc, #56]	; (80013b8 <FSMDisplayLED2+0x84>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	1c5a      	adds	r2, r3, #1
 8001384:	490c      	ldr	r1, [pc, #48]	; (80013b8 <FSMDisplayLED2+0x84>)
 8001386:	600a      	str	r2, [r1, #0]
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff fb5b 	bl	8000a44 <update7SEG_lane2>
				if(indexLEDhai == 2) indexLEDhai = 0;
 800138e:	4b0a      	ldr	r3, [pc, #40]	; (80013b8 <FSMDisplayLED2+0x84>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	2b02      	cmp	r3, #2
 8001394:	d102      	bne.n	800139c <FSMDisplayLED2+0x68>
 8001396:	4b08      	ldr	r3, [pc, #32]	; (80013b8 <FSMDisplayLED2+0x84>)
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
				setTimer(6, 200);
 800139c:	21c8      	movs	r1, #200	; 0xc8
 800139e:	2006      	movs	r0, #6
 80013a0:	f000 f9f0 	bl	8001784 <setTimer>
			break;
 80013a4:	e001      	b.n	80013aa <FSMDisplayLED2+0x76>
			break;
 80013a6:	bf00      	nop
 80013a8:	e000      	b.n	80013ac <FSMDisplayLED2+0x78>
			break;
 80013aa:	bf00      	nop
	}
}
 80013ac:	bf00      	nop
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	20000040 	.word	0x20000040
 80013b4:	2000011c 	.word	0x2000011c
 80013b8:	200000c4 	.word	0x200000c4

080013bc <fsm_traffic_lane1_run>:


int status_traffic_lane1 = display_traffic_lane1;
int status_traffic_lane2 = display_traffic_lane2;

void fsm_traffic_lane1_run(){
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
	switch (status_traffic_lane1) {
 80013c0:	4b25      	ldr	r3, [pc, #148]	; (8001458 <fsm_traffic_lane1_run+0x9c>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	3b1e      	subs	r3, #30
 80013c6:	2b03      	cmp	r3, #3
 80013c8:	d83d      	bhi.n	8001446 <fsm_traffic_lane1_run+0x8a>
 80013ca:	a201      	add	r2, pc, #4	; (adr r2, 80013d0 <fsm_traffic_lane1_run+0x14>)
 80013cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013d0:	080013e1 	.word	0x080013e1
 80013d4:	080013e7 	.word	0x080013e7
 80013d8:	08001427 	.word	0x08001427
 80013dc:	08001407 	.word	0x08001407
		case display_traffic_lane1:
			fsm_auto_run_lane1();
 80013e0:	f7ff fb68 	bl	8000ab4 <fsm_auto_run_lane1>
			break;
 80013e4:	e036      	b.n	8001454 <fsm_traffic_lane1_run+0x98>
		case modify_red1:
			off_greenyellow_lane1();
 80013e6:	f000 fb67 	bl	8001ab8 <off_greenyellow_lane1>
			if(timer_flag[8] == 1){
 80013ea:	4b1c      	ldr	r3, [pc, #112]	; (800145c <fsm_traffic_lane1_run+0xa0>)
 80013ec:	6a1b      	ldr	r3, [r3, #32]
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d12b      	bne.n	800144a <fsm_traffic_lane1_run+0x8e>
				HAL_GPIO_TogglePin(red1_GPIO_Port, red1_Pin);
 80013f2:	2102      	movs	r1, #2
 80013f4:	481a      	ldr	r0, [pc, #104]	; (8001460 <fsm_traffic_lane1_run+0xa4>)
 80013f6:	f000 fede 	bl	80021b6 <HAL_GPIO_TogglePin>
				setTimer(8, 500);
 80013fa:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80013fe:	2008      	movs	r0, #8
 8001400:	f000 f9c0 	bl	8001784 <setTimer>
			}
			break;
 8001404:	e021      	b.n	800144a <fsm_traffic_lane1_run+0x8e>
		case modify_yellow1:
			off_redgreen_lane1();
 8001406:	f000 fb37 	bl	8001a78 <off_redgreen_lane1>
			if(timer_flag[8] == 1){
 800140a:	4b14      	ldr	r3, [pc, #80]	; (800145c <fsm_traffic_lane1_run+0xa0>)
 800140c:	6a1b      	ldr	r3, [r3, #32]
 800140e:	2b01      	cmp	r3, #1
 8001410:	d11d      	bne.n	800144e <fsm_traffic_lane1_run+0x92>
				HAL_GPIO_TogglePin(yellow1_GPIO_Port, yellow1_Pin);
 8001412:	2108      	movs	r1, #8
 8001414:	4812      	ldr	r0, [pc, #72]	; (8001460 <fsm_traffic_lane1_run+0xa4>)
 8001416:	f000 fece 	bl	80021b6 <HAL_GPIO_TogglePin>
				setTimer(8, 500);
 800141a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800141e:	2008      	movs	r0, #8
 8001420:	f000 f9b0 	bl	8001784 <setTimer>
			}
			break;
 8001424:	e013      	b.n	800144e <fsm_traffic_lane1_run+0x92>
		case modify_green1:
			off_redyellow_lane1();
 8001426:	f000 fb37 	bl	8001a98 <off_redyellow_lane1>
			if(timer_flag[8] == 1){
 800142a:	4b0c      	ldr	r3, [pc, #48]	; (800145c <fsm_traffic_lane1_run+0xa0>)
 800142c:	6a1b      	ldr	r3, [r3, #32]
 800142e:	2b01      	cmp	r3, #1
 8001430:	d10f      	bne.n	8001452 <fsm_traffic_lane1_run+0x96>
				HAL_GPIO_TogglePin(green1_GPIO_Port, green1_Pin);
 8001432:	2104      	movs	r1, #4
 8001434:	480a      	ldr	r0, [pc, #40]	; (8001460 <fsm_traffic_lane1_run+0xa4>)
 8001436:	f000 febe 	bl	80021b6 <HAL_GPIO_TogglePin>
				setTimer(8, 500);
 800143a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800143e:	2008      	movs	r0, #8
 8001440:	f000 f9a0 	bl	8001784 <setTimer>
			}
			break;
 8001444:	e005      	b.n	8001452 <fsm_traffic_lane1_run+0x96>
		default:
			break;
 8001446:	bf00      	nop
 8001448:	e004      	b.n	8001454 <fsm_traffic_lane1_run+0x98>
			break;
 800144a:	bf00      	nop
 800144c:	e002      	b.n	8001454 <fsm_traffic_lane1_run+0x98>
			break;
 800144e:	bf00      	nop
 8001450:	e000      	b.n	8001454 <fsm_traffic_lane1_run+0x98>
			break;
 8001452:	bf00      	nop
	}
}
 8001454:	bf00      	nop
 8001456:	bd80      	pop	{r7, pc}
 8001458:	20000044 	.word	0x20000044
 800145c:	2000011c 	.word	0x2000011c
 8001460:	40010800 	.word	0x40010800

08001464 <fsm_traffic_lane2_run>:

void fsm_traffic_lane2_run(){
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
	switch(status_traffic_lane2){
 8001468:	4b2e      	ldr	r3, [pc, #184]	; (8001524 <fsm_traffic_lane2_run+0xc0>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	3b23      	subs	r3, #35	; 0x23
 800146e:	2b0c      	cmp	r3, #12
 8001470:	d84f      	bhi.n	8001512 <fsm_traffic_lane2_run+0xae>
 8001472:	a201      	add	r2, pc, #4	; (adr r2, 8001478 <fsm_traffic_lane2_run+0x14>)
 8001474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001478:	080014ad 	.word	0x080014ad
 800147c:	08001513 	.word	0x08001513
 8001480:	08001513 	.word	0x08001513
 8001484:	08001513 	.word	0x08001513
 8001488:	08001513 	.word	0x08001513
 800148c:	08001513 	.word	0x08001513
 8001490:	08001513 	.word	0x08001513
 8001494:	08001513 	.word	0x08001513
 8001498:	08001513 	.word	0x08001513
 800149c:	08001513 	.word	0x08001513
 80014a0:	080014b3 	.word	0x080014b3
 80014a4:	080014d3 	.word	0x080014d3
 80014a8:	080014f3 	.word	0x080014f3
		case display_traffic_lane2:
			fsm_auto_run_lane2();
 80014ac:	f7ff fc32 	bl	8000d14 <fsm_auto_run_lane2>
			break;
 80014b0:	e036      	b.n	8001520 <fsm_traffic_lane2_run+0xbc>
		case modify_red2:
			off_greenyellow_lane2();
 80014b2:	f000 fb31 	bl	8001b18 <off_greenyellow_lane2>
			if(timer_flag[7] == 1){
 80014b6:	4b1c      	ldr	r3, [pc, #112]	; (8001528 <fsm_traffic_lane2_run+0xc4>)
 80014b8:	69db      	ldr	r3, [r3, #28]
 80014ba:	2b01      	cmp	r3, #1
 80014bc:	d12b      	bne.n	8001516 <fsm_traffic_lane2_run+0xb2>
				HAL_GPIO_TogglePin(red2_GPIO_Port, red2_Pin);
 80014be:	2110      	movs	r1, #16
 80014c0:	481a      	ldr	r0, [pc, #104]	; (800152c <fsm_traffic_lane2_run+0xc8>)
 80014c2:	f000 fe78 	bl	80021b6 <HAL_GPIO_TogglePin>
				setTimer(7, 500);
 80014c6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80014ca:	2007      	movs	r0, #7
 80014cc:	f000 f95a 	bl	8001784 <setTimer>
			}
			break;
 80014d0:	e021      	b.n	8001516 <fsm_traffic_lane2_run+0xb2>
		case modify_green2:
			off_redyellow_lane2();
 80014d2:	f000 fb11 	bl	8001af8 <off_redyellow_lane2>
			if(timer_flag[7] == 1){
 80014d6:	4b14      	ldr	r3, [pc, #80]	; (8001528 <fsm_traffic_lane2_run+0xc4>)
 80014d8:	69db      	ldr	r3, [r3, #28]
 80014da:	2b01      	cmp	r3, #1
 80014dc:	d11d      	bne.n	800151a <fsm_traffic_lane2_run+0xb6>
				HAL_GPIO_TogglePin(green2_GPIO_Port, green2_Pin);
 80014de:	2120      	movs	r1, #32
 80014e0:	4812      	ldr	r0, [pc, #72]	; (800152c <fsm_traffic_lane2_run+0xc8>)
 80014e2:	f000 fe68 	bl	80021b6 <HAL_GPIO_TogglePin>
				setTimer(7, 500);
 80014e6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80014ea:	2007      	movs	r0, #7
 80014ec:	f000 f94a 	bl	8001784 <setTimer>
			}
			break;
 80014f0:	e013      	b.n	800151a <fsm_traffic_lane2_run+0xb6>
		case modify_yellow2:
			off_redgreen_lane2();
 80014f2:	f000 faf1 	bl	8001ad8 <off_redgreen_lane2>
			if(timer_flag[7] == 1){
 80014f6:	4b0c      	ldr	r3, [pc, #48]	; (8001528 <fsm_traffic_lane2_run+0xc4>)
 80014f8:	69db      	ldr	r3, [r3, #28]
 80014fa:	2b01      	cmp	r3, #1
 80014fc:	d10f      	bne.n	800151e <fsm_traffic_lane2_run+0xba>
				HAL_GPIO_TogglePin(yellow2_GPIO_Port, yellow2_Pin);
 80014fe:	2140      	movs	r1, #64	; 0x40
 8001500:	480a      	ldr	r0, [pc, #40]	; (800152c <fsm_traffic_lane2_run+0xc8>)
 8001502:	f000 fe58 	bl	80021b6 <HAL_GPIO_TogglePin>
				setTimer(7, 500);
 8001506:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800150a:	2007      	movs	r0, #7
 800150c:	f000 f93a 	bl	8001784 <setTimer>
			}
			break;
 8001510:	e005      	b.n	800151e <fsm_traffic_lane2_run+0xba>
		default:
			break;
 8001512:	bf00      	nop
 8001514:	e004      	b.n	8001520 <fsm_traffic_lane2_run+0xbc>
			break;
 8001516:	bf00      	nop
 8001518:	e002      	b.n	8001520 <fsm_traffic_lane2_run+0xbc>
			break;
 800151a:	bf00      	nop
 800151c:	e000      	b.n	8001520 <fsm_traffic_lane2_run+0xbc>
			break;
 800151e:	bf00      	nop
	}
}
 8001520:	bf00      	nop
 8001522:	bd80      	pop	{r7, pc}
 8001524:	20000048 	.word	0x20000048
 8001528:	2000011c 	.word	0x2000011c
 800152c:	40010800 	.word	0x40010800

08001530 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001534:	f000 fb26 	bl	8001b84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001538:	f000 f826 	bl	8001588 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800153c:	f000 f8ac 	bl	8001698 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001540:	f000 f85e 	bl	8001600 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001544:	480f      	ldr	r0, [pc, #60]	; (8001584 <main+0x54>)
 8001546:	f001 fa87 	bl	8002a58 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  setTimer(4, 10);
 800154a:	210a      	movs	r1, #10
 800154c:	2004      	movs	r0, #4
 800154e:	f000 f919 	bl	8001784 <setTimer>
  setTimer(6, 10);
 8001552:	210a      	movs	r1, #10
 8001554:	2006      	movs	r0, #6
 8001556:	f000 f915 	bl	8001784 <setTimer>
  setTimer(7, 500);
 800155a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800155e:	2007      	movs	r0, #7
 8001560:	f000 f910 	bl	8001784 <setTimer>
  setTimer(8, 500);
 8001564:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001568:	2008      	movs	r0, #8
 800156a:	f000 f90b 	bl	8001784 <setTimer>
  while (1)
  {
    /* USER CODE END WHILE */
	  fsm_manual_run();
 800156e:	f7ff fd03 	bl	8000f78 <fsm_manual_run>
	  FSMDisplayLED1();
 8001572:	f7ff fe47 	bl	8001204 <FSMDisplayLED1>
	  FSMDisplayLED2();
 8001576:	f7ff fedd 	bl	8001334 <FSMDisplayLED2>
	  fsm_traffic_lane1_run();
 800157a:	f7ff ff1f 	bl	80013bc <fsm_traffic_lane1_run>
	  fsm_traffic_lane2_run();
 800157e:	f7ff ff71 	bl	8001464 <fsm_traffic_lane2_run>
	  fsm_manual_run();
 8001582:	e7f4      	b.n	800156e <main+0x3e>
 8001584:	20000144 	.word	0x20000144

08001588 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b090      	sub	sp, #64	; 0x40
 800158c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800158e:	f107 0318 	add.w	r3, r7, #24
 8001592:	2228      	movs	r2, #40	; 0x28
 8001594:	2100      	movs	r1, #0
 8001596:	4618      	mov	r0, r3
 8001598:	f001 fe16 	bl	80031c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800159c:	1d3b      	adds	r3, r7, #4
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
 80015a2:	605a      	str	r2, [r3, #4]
 80015a4:	609a      	str	r2, [r3, #8]
 80015a6:	60da      	str	r2, [r3, #12]
 80015a8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015aa:	2302      	movs	r3, #2
 80015ac:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015ae:	2301      	movs	r3, #1
 80015b0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015b2:	2310      	movs	r3, #16
 80015b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80015b6:	2300      	movs	r3, #0
 80015b8:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015ba:	f107 0318 	add.w	r3, r7, #24
 80015be:	4618      	mov	r0, r3
 80015c0:	f000 fe12 	bl	80021e8 <HAL_RCC_OscConfig>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <SystemClock_Config+0x46>
  {
    Error_Handler();
 80015ca:	f000 f8d5 	bl	8001778 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015ce:	230f      	movs	r3, #15
 80015d0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80015d2:	2300      	movs	r3, #0
 80015d4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015d6:	2300      	movs	r3, #0
 80015d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015da:	2300      	movs	r3, #0
 80015dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015de:	2300      	movs	r3, #0
 80015e0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80015e2:	1d3b      	adds	r3, r7, #4
 80015e4:	2100      	movs	r1, #0
 80015e6:	4618      	mov	r0, r3
 80015e8:	f001 f87e 	bl	80026e8 <HAL_RCC_ClockConfig>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80015f2:	f000 f8c1 	bl	8001778 <Error_Handler>
  }
}
 80015f6:	bf00      	nop
 80015f8:	3740      	adds	r7, #64	; 0x40
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
	...

08001600 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b086      	sub	sp, #24
 8001604:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001606:	f107 0308 	add.w	r3, r7, #8
 800160a:	2200      	movs	r2, #0
 800160c:	601a      	str	r2, [r3, #0]
 800160e:	605a      	str	r2, [r3, #4]
 8001610:	609a      	str	r2, [r3, #8]
 8001612:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001614:	463b      	mov	r3, r7
 8001616:	2200      	movs	r2, #0
 8001618:	601a      	str	r2, [r3, #0]
 800161a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800161c:	4b1d      	ldr	r3, [pc, #116]	; (8001694 <MX_TIM2_Init+0x94>)
 800161e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001622:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001624:	4b1b      	ldr	r3, [pc, #108]	; (8001694 <MX_TIM2_Init+0x94>)
 8001626:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800162a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800162c:	4b19      	ldr	r3, [pc, #100]	; (8001694 <MX_TIM2_Init+0x94>)
 800162e:	2200      	movs	r2, #0
 8001630:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001632:	4b18      	ldr	r3, [pc, #96]	; (8001694 <MX_TIM2_Init+0x94>)
 8001634:	2209      	movs	r2, #9
 8001636:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001638:	4b16      	ldr	r3, [pc, #88]	; (8001694 <MX_TIM2_Init+0x94>)
 800163a:	2200      	movs	r2, #0
 800163c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800163e:	4b15      	ldr	r3, [pc, #84]	; (8001694 <MX_TIM2_Init+0x94>)
 8001640:	2200      	movs	r2, #0
 8001642:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001644:	4813      	ldr	r0, [pc, #76]	; (8001694 <MX_TIM2_Init+0x94>)
 8001646:	f001 f9b7 	bl	80029b8 <HAL_TIM_Base_Init>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001650:	f000 f892 	bl	8001778 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001654:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001658:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800165a:	f107 0308 	add.w	r3, r7, #8
 800165e:	4619      	mov	r1, r3
 8001660:	480c      	ldr	r0, [pc, #48]	; (8001694 <MX_TIM2_Init+0x94>)
 8001662:	f001 fb4d 	bl	8002d00 <HAL_TIM_ConfigClockSource>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800166c:	f000 f884 	bl	8001778 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001670:	2300      	movs	r3, #0
 8001672:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001674:	2300      	movs	r3, #0
 8001676:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001678:	463b      	mov	r3, r7
 800167a:	4619      	mov	r1, r3
 800167c:	4805      	ldr	r0, [pc, #20]	; (8001694 <MX_TIM2_Init+0x94>)
 800167e:	f001 fd15 	bl	80030ac <HAL_TIMEx_MasterConfigSynchronization>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001688:	f000 f876 	bl	8001778 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800168c:	bf00      	nop
 800168e:	3718      	adds	r7, #24
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	20000144 	.word	0x20000144

08001698 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800169e:	f107 0308 	add.w	r3, r7, #8
 80016a2:	2200      	movs	r2, #0
 80016a4:	601a      	str	r2, [r3, #0]
 80016a6:	605a      	str	r2, [r3, #4]
 80016a8:	609a      	str	r2, [r3, #8]
 80016aa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ac:	4b29      	ldr	r3, [pc, #164]	; (8001754 <MX_GPIO_Init+0xbc>)
 80016ae:	699b      	ldr	r3, [r3, #24]
 80016b0:	4a28      	ldr	r2, [pc, #160]	; (8001754 <MX_GPIO_Init+0xbc>)
 80016b2:	f043 0304 	orr.w	r3, r3, #4
 80016b6:	6193      	str	r3, [r2, #24]
 80016b8:	4b26      	ldr	r3, [pc, #152]	; (8001754 <MX_GPIO_Init+0xbc>)
 80016ba:	699b      	ldr	r3, [r3, #24]
 80016bc:	f003 0304 	and.w	r3, r3, #4
 80016c0:	607b      	str	r3, [r7, #4]
 80016c2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016c4:	4b23      	ldr	r3, [pc, #140]	; (8001754 <MX_GPIO_Init+0xbc>)
 80016c6:	699b      	ldr	r3, [r3, #24]
 80016c8:	4a22      	ldr	r2, [pc, #136]	; (8001754 <MX_GPIO_Init+0xbc>)
 80016ca:	f043 0308 	orr.w	r3, r3, #8
 80016ce:	6193      	str	r3, [r2, #24]
 80016d0:	4b20      	ldr	r3, [pc, #128]	; (8001754 <MX_GPIO_Init+0xbc>)
 80016d2:	699b      	ldr	r3, [r3, #24]
 80016d4:	f003 0308 	and.w	r3, r3, #8
 80016d8:	603b      	str	r3, [r7, #0]
 80016da:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, red1_Pin|green1_Pin|yellow1_Pin|red2_Pin
 80016dc:	2200      	movs	r2, #0
 80016de:	f64f 01fe 	movw	r1, #63742	; 0xf8fe
 80016e2:	481d      	ldr	r0, [pc, #116]	; (8001758 <MX_GPIO_Init+0xc0>)
 80016e4:	f000 fd4f 	bl	8002186 <HAL_GPIO_WritePin>
                          |green2_Pin|yellow2_Pin|LED_BLINKY_Pin|aa_Pin
                          |bb_Pin|cc_Pin|dd_Pin|ee_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|EN2_Pin
 80016e8:	2200      	movs	r2, #0
 80016ea:	f643 717f 	movw	r1, #16255	; 0x3f7f
 80016ee:	481b      	ldr	r0, [pc, #108]	; (800175c <MX_GPIO_Init+0xc4>)
 80016f0:	f000 fd49 	bl	8002186 <HAL_GPIO_WritePin>
                          |EN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : red1_Pin green1_Pin yellow1_Pin red2_Pin
                           green2_Pin yellow2_Pin LED_BLINKY_Pin aa_Pin
                           bb_Pin cc_Pin dd_Pin ee_Pin */
  GPIO_InitStruct.Pin = red1_Pin|green1_Pin|yellow1_Pin|red2_Pin
 80016f4:	f64f 03fe 	movw	r3, #63742	; 0xf8fe
 80016f8:	60bb      	str	r3, [r7, #8]
                          |green2_Pin|yellow2_Pin|LED_BLINKY_Pin|aa_Pin
                          |bb_Pin|cc_Pin|dd_Pin|ee_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016fa:	2301      	movs	r3, #1
 80016fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fe:	2300      	movs	r3, #0
 8001700:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001702:	2302      	movs	r3, #2
 8001704:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001706:	f107 0308 	add.w	r3, r7, #8
 800170a:	4619      	mov	r1, r3
 800170c:	4812      	ldr	r0, [pc, #72]	; (8001758 <MX_GPIO_Init+0xc0>)
 800170e:	f000 fba9 	bl	8001e64 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin EN2_Pin
                           EN3_Pin ff_Pin gg_Pin SEG3_Pin
                           SEG4_Pin SEG5_Pin SEG6_Pin EN0_Pin
                           EN1_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|EN2_Pin
 8001712:	f643 737f 	movw	r3, #16255	; 0x3f7f
 8001716:	60bb      	str	r3, [r7, #8]
                          |EN3_Pin|ff_Pin|gg_Pin|SEG3_Pin
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin|EN0_Pin
                          |EN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001718:	2301      	movs	r3, #1
 800171a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171c:	2300      	movs	r3, #0
 800171e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001720:	2302      	movs	r3, #2
 8001722:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001724:	f107 0308 	add.w	r3, r7, #8
 8001728:	4619      	mov	r1, r3
 800172a:	480c      	ldr	r0, [pc, #48]	; (800175c <MX_GPIO_Init+0xc4>)
 800172c:	f000 fb9a 	bl	8001e64 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin;
 8001730:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001734:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001736:	2300      	movs	r3, #0
 8001738:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800173a:	2301      	movs	r3, #1
 800173c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800173e:	f107 0308 	add.w	r3, r7, #8
 8001742:	4619      	mov	r1, r3
 8001744:	4804      	ldr	r0, [pc, #16]	; (8001758 <MX_GPIO_Init+0xc0>)
 8001746:	f000 fb8d 	bl	8001e64 <HAL_GPIO_Init>

}
 800174a:	bf00      	nop
 800174c:	3718      	adds	r7, #24
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	40021000 	.word	0x40021000
 8001758:	40010800 	.word	0x40010800
 800175c:	40010c00 	.word	0x40010c00

08001760 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim )
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
	timerRun();
 8001768:	f000 f852 	bl	8001810 <timerRun>
	getKeyInput();
 800176c:	f7fe fd24 	bl	80001b8 <getKeyInput>
	//getkey();

}
 8001770:	bf00      	nop
 8001772:	3708      	adds	r7, #8
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}

08001778 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800177c:	b672      	cpsid	i
}
 800177e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001780:	e7fe      	b.n	8001780 <Error_Handler+0x8>
	...

08001784 <setTimer>:

int timer_counter[10] = {0};
int timer_flag[10] = {0};


void setTimer(int i, int duration){
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	6039      	str	r1, [r7, #0]
	timer_flag[i] = 0;
 800178e:	4a09      	ldr	r2, [pc, #36]	; (80017b4 <setTimer+0x30>)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2100      	movs	r1, #0
 8001794:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	timer_counter[i] = duration/TICK;
 8001798:	4b07      	ldr	r3, [pc, #28]	; (80017b8 <setTimer+0x34>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	683a      	ldr	r2, [r7, #0]
 800179e:	fb92 f2f3 	sdiv	r2, r2, r3
 80017a2:	4906      	ldr	r1, [pc, #24]	; (80017bc <setTimer+0x38>)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80017aa:	bf00      	nop
 80017ac:	370c      	adds	r7, #12
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bc80      	pop	{r7}
 80017b2:	4770      	bx	lr
 80017b4:	2000011c 	.word	0x2000011c
 80017b8:	2000007c 	.word	0x2000007c
 80017bc:	200000f4 	.word	0x200000f4

080017c0 <timer_run>:
void timer_run(int i){
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
	if(timer_counter[i] > 0){
 80017c8:	4a0f      	ldr	r2, [pc, #60]	; (8001808 <timer_run+0x48>)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	dd13      	ble.n	80017fc <timer_run+0x3c>
		timer_counter[i]--;
 80017d4:	4a0c      	ldr	r2, [pc, #48]	; (8001808 <timer_run+0x48>)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017dc:	1e5a      	subs	r2, r3, #1
 80017de:	490a      	ldr	r1, [pc, #40]	; (8001808 <timer_run+0x48>)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if(timer_counter[i] <= 0) timer_flag[i] = 1;
 80017e6:	4a08      	ldr	r2, [pc, #32]	; (8001808 <timer_run+0x48>)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	dc04      	bgt.n	80017fc <timer_run+0x3c>
 80017f2:	4a06      	ldr	r2, [pc, #24]	; (800180c <timer_run+0x4c>)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2101      	movs	r1, #1
 80017f8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
}
 80017fc:	bf00      	nop
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	bc80      	pop	{r7}
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	200000f4 	.word	0x200000f4
 800180c:	2000011c 	.word	0x2000011c

08001810 <timerRun>:
void timerRun(){
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0
	timer_run(0);
 8001814:	2000      	movs	r0, #0
 8001816:	f7ff ffd3 	bl	80017c0 <timer_run>
	timer_run(1);
 800181a:	2001      	movs	r0, #1
 800181c:	f7ff ffd0 	bl	80017c0 <timer_run>
	timer_run(2);
 8001820:	2002      	movs	r0, #2
 8001822:	f7ff ffcd 	bl	80017c0 <timer_run>
	timer_run(3);
 8001826:	2003      	movs	r0, #3
 8001828:	f7ff ffca 	bl	80017c0 <timer_run>
	timer_run(4);
 800182c:	2004      	movs	r0, #4
 800182e:	f7ff ffc7 	bl	80017c0 <timer_run>
	timer_run(5);
 8001832:	2005      	movs	r0, #5
 8001834:	f7ff ffc4 	bl	80017c0 <timer_run>
	timer_run(6);
 8001838:	2006      	movs	r0, #6
 800183a:	f7ff ffc1 	bl	80017c0 <timer_run>
	timer_run(7);
 800183e:	2007      	movs	r0, #7
 8001840:	f7ff ffbe 	bl	80017c0 <timer_run>
	timer_run(8);
 8001844:	2008      	movs	r0, #8
 8001846:	f7ff ffbb 	bl	80017c0 <timer_run>
	timer_run(9);
 800184a:	2009      	movs	r0, #9
 800184c:	f7ff ffb8 	bl	80017c0 <timer_run>

}
 8001850:	bf00      	nop
 8001852:	bd80      	pop	{r7, pc}

08001854 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001854:	b480      	push	{r7}
 8001856:	b085      	sub	sp, #20
 8001858:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800185a:	4b15      	ldr	r3, [pc, #84]	; (80018b0 <HAL_MspInit+0x5c>)
 800185c:	699b      	ldr	r3, [r3, #24]
 800185e:	4a14      	ldr	r2, [pc, #80]	; (80018b0 <HAL_MspInit+0x5c>)
 8001860:	f043 0301 	orr.w	r3, r3, #1
 8001864:	6193      	str	r3, [r2, #24]
 8001866:	4b12      	ldr	r3, [pc, #72]	; (80018b0 <HAL_MspInit+0x5c>)
 8001868:	699b      	ldr	r3, [r3, #24]
 800186a:	f003 0301 	and.w	r3, r3, #1
 800186e:	60bb      	str	r3, [r7, #8]
 8001870:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001872:	4b0f      	ldr	r3, [pc, #60]	; (80018b0 <HAL_MspInit+0x5c>)
 8001874:	69db      	ldr	r3, [r3, #28]
 8001876:	4a0e      	ldr	r2, [pc, #56]	; (80018b0 <HAL_MspInit+0x5c>)
 8001878:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800187c:	61d3      	str	r3, [r2, #28]
 800187e:	4b0c      	ldr	r3, [pc, #48]	; (80018b0 <HAL_MspInit+0x5c>)
 8001880:	69db      	ldr	r3, [r3, #28]
 8001882:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001886:	607b      	str	r3, [r7, #4]
 8001888:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800188a:	4b0a      	ldr	r3, [pc, #40]	; (80018b4 <HAL_MspInit+0x60>)
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	60fb      	str	r3, [r7, #12]
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001896:	60fb      	str	r3, [r7, #12]
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800189e:	60fb      	str	r3, [r7, #12]
 80018a0:	4a04      	ldr	r2, [pc, #16]	; (80018b4 <HAL_MspInit+0x60>)
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018a6:	bf00      	nop
 80018a8:	3714      	adds	r7, #20
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bc80      	pop	{r7}
 80018ae:	4770      	bx	lr
 80018b0:	40021000 	.word	0x40021000
 80018b4:	40010000 	.word	0x40010000

080018b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b084      	sub	sp, #16
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018c8:	d113      	bne.n	80018f2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018ca:	4b0c      	ldr	r3, [pc, #48]	; (80018fc <HAL_TIM_Base_MspInit+0x44>)
 80018cc:	69db      	ldr	r3, [r3, #28]
 80018ce:	4a0b      	ldr	r2, [pc, #44]	; (80018fc <HAL_TIM_Base_MspInit+0x44>)
 80018d0:	f043 0301 	orr.w	r3, r3, #1
 80018d4:	61d3      	str	r3, [r2, #28]
 80018d6:	4b09      	ldr	r3, [pc, #36]	; (80018fc <HAL_TIM_Base_MspInit+0x44>)
 80018d8:	69db      	ldr	r3, [r3, #28]
 80018da:	f003 0301 	and.w	r3, r3, #1
 80018de:	60fb      	str	r3, [r7, #12]
 80018e0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80018e2:	2200      	movs	r2, #0
 80018e4:	2100      	movs	r1, #0
 80018e6:	201c      	movs	r0, #28
 80018e8:	f000 fa85 	bl	8001df6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80018ec:	201c      	movs	r0, #28
 80018ee:	f000 fa9e 	bl	8001e2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80018f2:	bf00      	nop
 80018f4:	3710      	adds	r7, #16
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	40021000 	.word	0x40021000

08001900 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001904:	e7fe      	b.n	8001904 <NMI_Handler+0x4>

08001906 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001906:	b480      	push	{r7}
 8001908:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800190a:	e7fe      	b.n	800190a <HardFault_Handler+0x4>

0800190c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001910:	e7fe      	b.n	8001910 <MemManage_Handler+0x4>

08001912 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001912:	b480      	push	{r7}
 8001914:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001916:	e7fe      	b.n	8001916 <BusFault_Handler+0x4>

08001918 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800191c:	e7fe      	b.n	800191c <UsageFault_Handler+0x4>

0800191e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800191e:	b480      	push	{r7}
 8001920:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001922:	bf00      	nop
 8001924:	46bd      	mov	sp, r7
 8001926:	bc80      	pop	{r7}
 8001928:	4770      	bx	lr

0800192a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800192a:	b480      	push	{r7}
 800192c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800192e:	bf00      	nop
 8001930:	46bd      	mov	sp, r7
 8001932:	bc80      	pop	{r7}
 8001934:	4770      	bx	lr

08001936 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001936:	b480      	push	{r7}
 8001938:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800193a:	bf00      	nop
 800193c:	46bd      	mov	sp, r7
 800193e:	bc80      	pop	{r7}
 8001940:	4770      	bx	lr

08001942 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001942:	b580      	push	{r7, lr}
 8001944:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001946:	f000 f963 	bl	8001c10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800194a:	bf00      	nop
 800194c:	bd80      	pop	{r7, pc}
	...

08001950 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001954:	4802      	ldr	r0, [pc, #8]	; (8001960 <TIM2_IRQHandler+0x10>)
 8001956:	f001 f8cb 	bl	8002af0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800195a:	bf00      	nop
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	20000144 	.word	0x20000144

08001964 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001968:	bf00      	nop
 800196a:	46bd      	mov	sp, r7
 800196c:	bc80      	pop	{r7}
 800196e:	4770      	bx	lr

08001970 <red_1>:
#include "traffic_2_lane.h"

void red_1(void){
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(red1_GPIO_Port, red1_Pin, GPIO_PIN_SET);
 8001974:	2201      	movs	r2, #1
 8001976:	2102      	movs	r1, #2
 8001978:	4807      	ldr	r0, [pc, #28]	; (8001998 <red_1+0x28>)
 800197a:	f000 fc04 	bl	8002186 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(green1_GPIO_Port, green1_Pin, GPIO_PIN_RESET);
 800197e:	2200      	movs	r2, #0
 8001980:	2104      	movs	r1, #4
 8001982:	4805      	ldr	r0, [pc, #20]	; (8001998 <red_1+0x28>)
 8001984:	f000 fbff 	bl	8002186 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(yellow1_GPIO_Port, yellow1_Pin, GPIO_PIN_RESET);
 8001988:	2200      	movs	r2, #0
 800198a:	2108      	movs	r1, #8
 800198c:	4802      	ldr	r0, [pc, #8]	; (8001998 <red_1+0x28>)
 800198e:	f000 fbfa 	bl	8002186 <HAL_GPIO_WritePin>
}
 8001992:	bf00      	nop
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	40010800 	.word	0x40010800

0800199c <green_1>:

void green_1(void){
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(red1_GPIO_Port, red1_Pin, GPIO_PIN_RESET);
 80019a0:	2200      	movs	r2, #0
 80019a2:	2102      	movs	r1, #2
 80019a4:	4807      	ldr	r0, [pc, #28]	; (80019c4 <green_1+0x28>)
 80019a6:	f000 fbee 	bl	8002186 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(yellow1_GPIO_Port, yellow1_Pin, GPIO_PIN_RESET);
 80019aa:	2200      	movs	r2, #0
 80019ac:	2108      	movs	r1, #8
 80019ae:	4805      	ldr	r0, [pc, #20]	; (80019c4 <green_1+0x28>)
 80019b0:	f000 fbe9 	bl	8002186 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(green1_GPIO_Port, green1_Pin, GPIO_PIN_SET);
 80019b4:	2201      	movs	r2, #1
 80019b6:	2104      	movs	r1, #4
 80019b8:	4802      	ldr	r0, [pc, #8]	; (80019c4 <green_1+0x28>)
 80019ba:	f000 fbe4 	bl	8002186 <HAL_GPIO_WritePin>
}
 80019be:	bf00      	nop
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	40010800 	.word	0x40010800

080019c8 <yellow_1>:

void yellow_1(void){
 80019c8:	b580      	push	{r7, lr}
 80019ca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(red1_GPIO_Port, red1_Pin, GPIO_PIN_RESET );
 80019cc:	2200      	movs	r2, #0
 80019ce:	2102      	movs	r1, #2
 80019d0:	4807      	ldr	r0, [pc, #28]	; (80019f0 <yellow_1+0x28>)
 80019d2:	f000 fbd8 	bl	8002186 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(yellow1_GPIO_Port, yellow1_Pin, GPIO_PIN_SET );
 80019d6:	2201      	movs	r2, #1
 80019d8:	2108      	movs	r1, #8
 80019da:	4805      	ldr	r0, [pc, #20]	; (80019f0 <yellow_1+0x28>)
 80019dc:	f000 fbd3 	bl	8002186 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(green1_GPIO_Port, green1_Pin, GPIO_PIN_RESET );
 80019e0:	2200      	movs	r2, #0
 80019e2:	2104      	movs	r1, #4
 80019e4:	4802      	ldr	r0, [pc, #8]	; (80019f0 <yellow_1+0x28>)
 80019e6:	f000 fbce 	bl	8002186 <HAL_GPIO_WritePin>
}
 80019ea:	bf00      	nop
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	40010800 	.word	0x40010800

080019f4 <red_2>:

void red_2(void) {
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(red2_GPIO_Port, red2_Pin, GPIO_PIN_SET);
 80019f8:	2201      	movs	r2, #1
 80019fa:	2110      	movs	r1, #16
 80019fc:	4807      	ldr	r0, [pc, #28]	; (8001a1c <red_2+0x28>)
 80019fe:	f000 fbc2 	bl	8002186 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(green2_GPIO_Port, green2_Pin, GPIO_PIN_RESET);
 8001a02:	2200      	movs	r2, #0
 8001a04:	2120      	movs	r1, #32
 8001a06:	4805      	ldr	r0, [pc, #20]	; (8001a1c <red_2+0x28>)
 8001a08:	f000 fbbd 	bl	8002186 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(yellow2_GPIO_Port, yellow2_Pin, GPIO_PIN_RESET);
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	2140      	movs	r1, #64	; 0x40
 8001a10:	4802      	ldr	r0, [pc, #8]	; (8001a1c <red_2+0x28>)
 8001a12:	f000 fbb8 	bl	8002186 <HAL_GPIO_WritePin>
}
 8001a16:	bf00      	nop
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	40010800 	.word	0x40010800

08001a20 <green_2>:

void green_2(void) {
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(red2_GPIO_Port, red2_Pin, GPIO_PIN_RESET);
 8001a24:	2200      	movs	r2, #0
 8001a26:	2110      	movs	r1, #16
 8001a28:	4807      	ldr	r0, [pc, #28]	; (8001a48 <green_2+0x28>)
 8001a2a:	f000 fbac 	bl	8002186 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(yellow2_GPIO_Port, yellow2_Pin, GPIO_PIN_RESET);
 8001a2e:	2200      	movs	r2, #0
 8001a30:	2140      	movs	r1, #64	; 0x40
 8001a32:	4805      	ldr	r0, [pc, #20]	; (8001a48 <green_2+0x28>)
 8001a34:	f000 fba7 	bl	8002186 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(green2_GPIO_Port, green2_Pin, GPIO_PIN_SET);
 8001a38:	2201      	movs	r2, #1
 8001a3a:	2120      	movs	r1, #32
 8001a3c:	4802      	ldr	r0, [pc, #8]	; (8001a48 <green_2+0x28>)
 8001a3e:	f000 fba2 	bl	8002186 <HAL_GPIO_WritePin>
}
 8001a42:	bf00      	nop
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	40010800 	.word	0x40010800

08001a4c <yellow_2>:

void yellow_2(void){
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(red2_GPIO_Port, red2_Pin, GPIO_PIN_RESET );
 8001a50:	2200      	movs	r2, #0
 8001a52:	2110      	movs	r1, #16
 8001a54:	4807      	ldr	r0, [pc, #28]	; (8001a74 <yellow_2+0x28>)
 8001a56:	f000 fb96 	bl	8002186 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(yellow2_GPIO_Port, yellow2_Pin, GPIO_PIN_SET );
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	2140      	movs	r1, #64	; 0x40
 8001a5e:	4805      	ldr	r0, [pc, #20]	; (8001a74 <yellow_2+0x28>)
 8001a60:	f000 fb91 	bl	8002186 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(green2_GPIO_Port, green2_Pin, GPIO_PIN_RESET );
 8001a64:	2200      	movs	r2, #0
 8001a66:	2120      	movs	r1, #32
 8001a68:	4802      	ldr	r0, [pc, #8]	; (8001a74 <yellow_2+0x28>)
 8001a6a:	f000 fb8c 	bl	8002186 <HAL_GPIO_WritePin>
}
 8001a6e:	bf00      	nop
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	40010800 	.word	0x40010800

08001a78 <off_redgreen_lane1>:





void off_redgreen_lane1(){
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(red1_GPIO_Port, red1_Pin, GPIO_PIN_RESET);
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	2102      	movs	r1, #2
 8001a80:	4804      	ldr	r0, [pc, #16]	; (8001a94 <off_redgreen_lane1+0x1c>)
 8001a82:	f000 fb80 	bl	8002186 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(green1_GPIO_Port, green1_Pin, GPIO_PIN_RESET);
 8001a86:	2200      	movs	r2, #0
 8001a88:	2104      	movs	r1, #4
 8001a8a:	4802      	ldr	r0, [pc, #8]	; (8001a94 <off_redgreen_lane1+0x1c>)
 8001a8c:	f000 fb7b 	bl	8002186 <HAL_GPIO_WritePin>
}
 8001a90:	bf00      	nop
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	40010800 	.word	0x40010800

08001a98 <off_redyellow_lane1>:
void off_redyellow_lane1(){
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(red1_GPIO_Port, red1_Pin, GPIO_PIN_RESET);
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	2102      	movs	r1, #2
 8001aa0:	4804      	ldr	r0, [pc, #16]	; (8001ab4 <off_redyellow_lane1+0x1c>)
 8001aa2:	f000 fb70 	bl	8002186 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(yellow1_GPIO_Port, yellow1_Pin, GPIO_PIN_RESET);
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	2108      	movs	r1, #8
 8001aaa:	4802      	ldr	r0, [pc, #8]	; (8001ab4 <off_redyellow_lane1+0x1c>)
 8001aac:	f000 fb6b 	bl	8002186 <HAL_GPIO_WritePin>
}
 8001ab0:	bf00      	nop
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	40010800 	.word	0x40010800

08001ab8 <off_greenyellow_lane1>:
void off_greenyellow_lane1(){
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(green1_GPIO_Port, green1_Pin, GPIO_PIN_RESET);
 8001abc:	2200      	movs	r2, #0
 8001abe:	2104      	movs	r1, #4
 8001ac0:	4804      	ldr	r0, [pc, #16]	; (8001ad4 <off_greenyellow_lane1+0x1c>)
 8001ac2:	f000 fb60 	bl	8002186 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(yellow1_GPIO_Port, yellow1_Pin, GPIO_PIN_RESET);
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	2108      	movs	r1, #8
 8001aca:	4802      	ldr	r0, [pc, #8]	; (8001ad4 <off_greenyellow_lane1+0x1c>)
 8001acc:	f000 fb5b 	bl	8002186 <HAL_GPIO_WritePin>
}
 8001ad0:	bf00      	nop
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	40010800 	.word	0x40010800

08001ad8 <off_redgreen_lane2>:





void off_redgreen_lane2(){
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(red2_GPIO_Port, red2_Pin, GPIO_PIN_RESET );
 8001adc:	2200      	movs	r2, #0
 8001ade:	2110      	movs	r1, #16
 8001ae0:	4804      	ldr	r0, [pc, #16]	; (8001af4 <off_redgreen_lane2+0x1c>)
 8001ae2:	f000 fb50 	bl	8002186 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(green2_GPIO_Port, green2_Pin, GPIO_PIN_RESET);
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	2120      	movs	r1, #32
 8001aea:	4802      	ldr	r0, [pc, #8]	; (8001af4 <off_redgreen_lane2+0x1c>)
 8001aec:	f000 fb4b 	bl	8002186 <HAL_GPIO_WritePin>
}
 8001af0:	bf00      	nop
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	40010800 	.word	0x40010800

08001af8 <off_redyellow_lane2>:
void off_redyellow_lane2(){
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(red2_GPIO_Port, red2_Pin, GPIO_PIN_RESET);
 8001afc:	2200      	movs	r2, #0
 8001afe:	2110      	movs	r1, #16
 8001b00:	4804      	ldr	r0, [pc, #16]	; (8001b14 <off_redyellow_lane2+0x1c>)
 8001b02:	f000 fb40 	bl	8002186 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(yellow2_GPIO_Port, yellow2_Pin, GPIO_PIN_RESET);
 8001b06:	2200      	movs	r2, #0
 8001b08:	2140      	movs	r1, #64	; 0x40
 8001b0a:	4802      	ldr	r0, [pc, #8]	; (8001b14 <off_redyellow_lane2+0x1c>)
 8001b0c:	f000 fb3b 	bl	8002186 <HAL_GPIO_WritePin>
}
 8001b10:	bf00      	nop
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	40010800 	.word	0x40010800

08001b18 <off_greenyellow_lane2>:
void off_greenyellow_lane2(){
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(green2_GPIO_Port, green2_Pin, GPIO_PIN_RESET);
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	2120      	movs	r1, #32
 8001b20:	4804      	ldr	r0, [pc, #16]	; (8001b34 <off_greenyellow_lane2+0x1c>)
 8001b22:	f000 fb30 	bl	8002186 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(yellow2_GPIO_Port, yellow2_Pin, GPIO_PIN_RESET);
 8001b26:	2200      	movs	r2, #0
 8001b28:	2140      	movs	r1, #64	; 0x40
 8001b2a:	4802      	ldr	r0, [pc, #8]	; (8001b34 <off_greenyellow_lane2+0x1c>)
 8001b2c:	f000 fb2b 	bl	8002186 <HAL_GPIO_WritePin>

}
 8001b30:	bf00      	nop
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	40010800 	.word	0x40010800

08001b38 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b38:	480c      	ldr	r0, [pc, #48]	; (8001b6c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b3a:	490d      	ldr	r1, [pc, #52]	; (8001b70 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b3c:	4a0d      	ldr	r2, [pc, #52]	; (8001b74 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b40:	e002      	b.n	8001b48 <LoopCopyDataInit>

08001b42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b46:	3304      	adds	r3, #4

08001b48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b4c:	d3f9      	bcc.n	8001b42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b4e:	4a0a      	ldr	r2, [pc, #40]	; (8001b78 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b50:	4c0a      	ldr	r4, [pc, #40]	; (8001b7c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b54:	e001      	b.n	8001b5a <LoopFillZerobss>

08001b56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b58:	3204      	adds	r2, #4

08001b5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b5c:	d3fb      	bcc.n	8001b56 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001b5e:	f7ff ff01 	bl	8001964 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b62:	f001 fb0d 	bl	8003180 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b66:	f7ff fce3 	bl	8001530 <main>
  bx lr
 8001b6a:	4770      	bx	lr
  ldr r0, =_sdata
 8001b6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b70:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8001b74:	08003218 	.word	0x08003218
  ldr r2, =_sbss
 8001b78:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8001b7c:	20000190 	.word	0x20000190

08001b80 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b80:	e7fe      	b.n	8001b80 <ADC1_2_IRQHandler>
	...

08001b84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b88:	4b08      	ldr	r3, [pc, #32]	; (8001bac <HAL_Init+0x28>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a07      	ldr	r2, [pc, #28]	; (8001bac <HAL_Init+0x28>)
 8001b8e:	f043 0310 	orr.w	r3, r3, #16
 8001b92:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b94:	2003      	movs	r0, #3
 8001b96:	f000 f923 	bl	8001de0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b9a:	200f      	movs	r0, #15
 8001b9c:	f000 f808 	bl	8001bb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ba0:	f7ff fe58 	bl	8001854 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ba4:	2300      	movs	r3, #0
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	40022000 	.word	0x40022000

08001bb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bb8:	4b12      	ldr	r3, [pc, #72]	; (8001c04 <HAL_InitTick+0x54>)
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	4b12      	ldr	r3, [pc, #72]	; (8001c08 <HAL_InitTick+0x58>)
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bca:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f000 f93b 	bl	8001e4a <HAL_SYSTICK_Config>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e00e      	b.n	8001bfc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2b0f      	cmp	r3, #15
 8001be2:	d80a      	bhi.n	8001bfa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001be4:	2200      	movs	r2, #0
 8001be6:	6879      	ldr	r1, [r7, #4]
 8001be8:	f04f 30ff 	mov.w	r0, #4294967295
 8001bec:	f000 f903 	bl	8001df6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bf0:	4a06      	ldr	r2, [pc, #24]	; (8001c0c <HAL_InitTick+0x5c>)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	e000      	b.n	8001bfc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3708      	adds	r7, #8
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	20000080 	.word	0x20000080
 8001c08:	20000088 	.word	0x20000088
 8001c0c:	20000084 	.word	0x20000084

08001c10 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c14:	4b05      	ldr	r3, [pc, #20]	; (8001c2c <HAL_IncTick+0x1c>)
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	461a      	mov	r2, r3
 8001c1a:	4b05      	ldr	r3, [pc, #20]	; (8001c30 <HAL_IncTick+0x20>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4413      	add	r3, r2
 8001c20:	4a03      	ldr	r2, [pc, #12]	; (8001c30 <HAL_IncTick+0x20>)
 8001c22:	6013      	str	r3, [r2, #0]
}
 8001c24:	bf00      	nop
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bc80      	pop	{r7}
 8001c2a:	4770      	bx	lr
 8001c2c:	20000088 	.word	0x20000088
 8001c30:	2000018c 	.word	0x2000018c

08001c34 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  return uwTick;
 8001c38:	4b02      	ldr	r3, [pc, #8]	; (8001c44 <HAL_GetTick+0x10>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bc80      	pop	{r7}
 8001c42:	4770      	bx	lr
 8001c44:	2000018c 	.word	0x2000018c

08001c48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	f003 0307 	and.w	r3, r3, #7
 8001c56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c58:	4b0c      	ldr	r3, [pc, #48]	; (8001c8c <__NVIC_SetPriorityGrouping+0x44>)
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c5e:	68ba      	ldr	r2, [r7, #8]
 8001c60:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c64:	4013      	ands	r3, r2
 8001c66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c70:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c7a:	4a04      	ldr	r2, [pc, #16]	; (8001c8c <__NVIC_SetPriorityGrouping+0x44>)
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	60d3      	str	r3, [r2, #12]
}
 8001c80:	bf00      	nop
 8001c82:	3714      	adds	r7, #20
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bc80      	pop	{r7}
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	e000ed00 	.word	0xe000ed00

08001c90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c94:	4b04      	ldr	r3, [pc, #16]	; (8001ca8 <__NVIC_GetPriorityGrouping+0x18>)
 8001c96:	68db      	ldr	r3, [r3, #12]
 8001c98:	0a1b      	lsrs	r3, r3, #8
 8001c9a:	f003 0307 	and.w	r3, r3, #7
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bc80      	pop	{r7}
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop
 8001ca8:	e000ed00 	.word	0xe000ed00

08001cac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b083      	sub	sp, #12
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	db0b      	blt.n	8001cd6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cbe:	79fb      	ldrb	r3, [r7, #7]
 8001cc0:	f003 021f 	and.w	r2, r3, #31
 8001cc4:	4906      	ldr	r1, [pc, #24]	; (8001ce0 <__NVIC_EnableIRQ+0x34>)
 8001cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cca:	095b      	lsrs	r3, r3, #5
 8001ccc:	2001      	movs	r0, #1
 8001cce:	fa00 f202 	lsl.w	r2, r0, r2
 8001cd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001cd6:	bf00      	nop
 8001cd8:	370c      	adds	r7, #12
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bc80      	pop	{r7}
 8001cde:	4770      	bx	lr
 8001ce0:	e000e100 	.word	0xe000e100

08001ce4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b083      	sub	sp, #12
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	4603      	mov	r3, r0
 8001cec:	6039      	str	r1, [r7, #0]
 8001cee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	db0a      	blt.n	8001d0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	b2da      	uxtb	r2, r3
 8001cfc:	490c      	ldr	r1, [pc, #48]	; (8001d30 <__NVIC_SetPriority+0x4c>)
 8001cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d02:	0112      	lsls	r2, r2, #4
 8001d04:	b2d2      	uxtb	r2, r2
 8001d06:	440b      	add	r3, r1
 8001d08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d0c:	e00a      	b.n	8001d24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	b2da      	uxtb	r2, r3
 8001d12:	4908      	ldr	r1, [pc, #32]	; (8001d34 <__NVIC_SetPriority+0x50>)
 8001d14:	79fb      	ldrb	r3, [r7, #7]
 8001d16:	f003 030f 	and.w	r3, r3, #15
 8001d1a:	3b04      	subs	r3, #4
 8001d1c:	0112      	lsls	r2, r2, #4
 8001d1e:	b2d2      	uxtb	r2, r2
 8001d20:	440b      	add	r3, r1
 8001d22:	761a      	strb	r2, [r3, #24]
}
 8001d24:	bf00      	nop
 8001d26:	370c      	adds	r7, #12
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bc80      	pop	{r7}
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	e000e100 	.word	0xe000e100
 8001d34:	e000ed00 	.word	0xe000ed00

08001d38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b089      	sub	sp, #36	; 0x24
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	60f8      	str	r0, [r7, #12]
 8001d40:	60b9      	str	r1, [r7, #8]
 8001d42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	f003 0307 	and.w	r3, r3, #7
 8001d4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d4c:	69fb      	ldr	r3, [r7, #28]
 8001d4e:	f1c3 0307 	rsb	r3, r3, #7
 8001d52:	2b04      	cmp	r3, #4
 8001d54:	bf28      	it	cs
 8001d56:	2304      	movcs	r3, #4
 8001d58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d5a:	69fb      	ldr	r3, [r7, #28]
 8001d5c:	3304      	adds	r3, #4
 8001d5e:	2b06      	cmp	r3, #6
 8001d60:	d902      	bls.n	8001d68 <NVIC_EncodePriority+0x30>
 8001d62:	69fb      	ldr	r3, [r7, #28]
 8001d64:	3b03      	subs	r3, #3
 8001d66:	e000      	b.n	8001d6a <NVIC_EncodePriority+0x32>
 8001d68:	2300      	movs	r3, #0
 8001d6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d6c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d70:	69bb      	ldr	r3, [r7, #24]
 8001d72:	fa02 f303 	lsl.w	r3, r2, r3
 8001d76:	43da      	mvns	r2, r3
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	401a      	ands	r2, r3
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d80:	f04f 31ff 	mov.w	r1, #4294967295
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	fa01 f303 	lsl.w	r3, r1, r3
 8001d8a:	43d9      	mvns	r1, r3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d90:	4313      	orrs	r3, r2
         );
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3724      	adds	r7, #36	; 0x24
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bc80      	pop	{r7}
 8001d9a:	4770      	bx	lr

08001d9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	3b01      	subs	r3, #1
 8001da8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001dac:	d301      	bcc.n	8001db2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dae:	2301      	movs	r3, #1
 8001db0:	e00f      	b.n	8001dd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001db2:	4a0a      	ldr	r2, [pc, #40]	; (8001ddc <SysTick_Config+0x40>)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	3b01      	subs	r3, #1
 8001db8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dba:	210f      	movs	r1, #15
 8001dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8001dc0:	f7ff ff90 	bl	8001ce4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dc4:	4b05      	ldr	r3, [pc, #20]	; (8001ddc <SysTick_Config+0x40>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dca:	4b04      	ldr	r3, [pc, #16]	; (8001ddc <SysTick_Config+0x40>)
 8001dcc:	2207      	movs	r2, #7
 8001dce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dd0:	2300      	movs	r3, #0
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3708      	adds	r7, #8
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	e000e010 	.word	0xe000e010

08001de0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f7ff ff2d 	bl	8001c48 <__NVIC_SetPriorityGrouping>
}
 8001dee:	bf00      	nop
 8001df0:	3708      	adds	r7, #8
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}

08001df6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001df6:	b580      	push	{r7, lr}
 8001df8:	b086      	sub	sp, #24
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	60b9      	str	r1, [r7, #8]
 8001e00:	607a      	str	r2, [r7, #4]
 8001e02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e04:	2300      	movs	r3, #0
 8001e06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e08:	f7ff ff42 	bl	8001c90 <__NVIC_GetPriorityGrouping>
 8001e0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e0e:	687a      	ldr	r2, [r7, #4]
 8001e10:	68b9      	ldr	r1, [r7, #8]
 8001e12:	6978      	ldr	r0, [r7, #20]
 8001e14:	f7ff ff90 	bl	8001d38 <NVIC_EncodePriority>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e1e:	4611      	mov	r1, r2
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7ff ff5f 	bl	8001ce4 <__NVIC_SetPriority>
}
 8001e26:	bf00      	nop
 8001e28:	3718      	adds	r7, #24
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}

08001e2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e2e:	b580      	push	{r7, lr}
 8001e30:	b082      	sub	sp, #8
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	4603      	mov	r3, r0
 8001e36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f7ff ff35 	bl	8001cac <__NVIC_EnableIRQ>
}
 8001e42:	bf00      	nop
 8001e44:	3708      	adds	r7, #8
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}

08001e4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e4a:	b580      	push	{r7, lr}
 8001e4c:	b082      	sub	sp, #8
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f7ff ffa2 	bl	8001d9c <SysTick_Config>
 8001e58:	4603      	mov	r3, r0
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3708      	adds	r7, #8
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
	...

08001e64 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b08b      	sub	sp, #44	; 0x2c
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
 8001e6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001e72:	2300      	movs	r3, #0
 8001e74:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e76:	e148      	b.n	800210a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001e78:	2201      	movs	r2, #1
 8001e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e80:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	69fa      	ldr	r2, [r7, #28]
 8001e88:	4013      	ands	r3, r2
 8001e8a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001e8c:	69ba      	ldr	r2, [r7, #24]
 8001e8e:	69fb      	ldr	r3, [r7, #28]
 8001e90:	429a      	cmp	r2, r3
 8001e92:	f040 8137 	bne.w	8002104 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	4aa3      	ldr	r2, [pc, #652]	; (8002128 <HAL_GPIO_Init+0x2c4>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d05e      	beq.n	8001f5e <HAL_GPIO_Init+0xfa>
 8001ea0:	4aa1      	ldr	r2, [pc, #644]	; (8002128 <HAL_GPIO_Init+0x2c4>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d875      	bhi.n	8001f92 <HAL_GPIO_Init+0x12e>
 8001ea6:	4aa1      	ldr	r2, [pc, #644]	; (800212c <HAL_GPIO_Init+0x2c8>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d058      	beq.n	8001f5e <HAL_GPIO_Init+0xfa>
 8001eac:	4a9f      	ldr	r2, [pc, #636]	; (800212c <HAL_GPIO_Init+0x2c8>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d86f      	bhi.n	8001f92 <HAL_GPIO_Init+0x12e>
 8001eb2:	4a9f      	ldr	r2, [pc, #636]	; (8002130 <HAL_GPIO_Init+0x2cc>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d052      	beq.n	8001f5e <HAL_GPIO_Init+0xfa>
 8001eb8:	4a9d      	ldr	r2, [pc, #628]	; (8002130 <HAL_GPIO_Init+0x2cc>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d869      	bhi.n	8001f92 <HAL_GPIO_Init+0x12e>
 8001ebe:	4a9d      	ldr	r2, [pc, #628]	; (8002134 <HAL_GPIO_Init+0x2d0>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d04c      	beq.n	8001f5e <HAL_GPIO_Init+0xfa>
 8001ec4:	4a9b      	ldr	r2, [pc, #620]	; (8002134 <HAL_GPIO_Init+0x2d0>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d863      	bhi.n	8001f92 <HAL_GPIO_Init+0x12e>
 8001eca:	4a9b      	ldr	r2, [pc, #620]	; (8002138 <HAL_GPIO_Init+0x2d4>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d046      	beq.n	8001f5e <HAL_GPIO_Init+0xfa>
 8001ed0:	4a99      	ldr	r2, [pc, #612]	; (8002138 <HAL_GPIO_Init+0x2d4>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d85d      	bhi.n	8001f92 <HAL_GPIO_Init+0x12e>
 8001ed6:	2b12      	cmp	r3, #18
 8001ed8:	d82a      	bhi.n	8001f30 <HAL_GPIO_Init+0xcc>
 8001eda:	2b12      	cmp	r3, #18
 8001edc:	d859      	bhi.n	8001f92 <HAL_GPIO_Init+0x12e>
 8001ede:	a201      	add	r2, pc, #4	; (adr r2, 8001ee4 <HAL_GPIO_Init+0x80>)
 8001ee0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ee4:	08001f5f 	.word	0x08001f5f
 8001ee8:	08001f39 	.word	0x08001f39
 8001eec:	08001f4b 	.word	0x08001f4b
 8001ef0:	08001f8d 	.word	0x08001f8d
 8001ef4:	08001f93 	.word	0x08001f93
 8001ef8:	08001f93 	.word	0x08001f93
 8001efc:	08001f93 	.word	0x08001f93
 8001f00:	08001f93 	.word	0x08001f93
 8001f04:	08001f93 	.word	0x08001f93
 8001f08:	08001f93 	.word	0x08001f93
 8001f0c:	08001f93 	.word	0x08001f93
 8001f10:	08001f93 	.word	0x08001f93
 8001f14:	08001f93 	.word	0x08001f93
 8001f18:	08001f93 	.word	0x08001f93
 8001f1c:	08001f93 	.word	0x08001f93
 8001f20:	08001f93 	.word	0x08001f93
 8001f24:	08001f93 	.word	0x08001f93
 8001f28:	08001f41 	.word	0x08001f41
 8001f2c:	08001f55 	.word	0x08001f55
 8001f30:	4a82      	ldr	r2, [pc, #520]	; (800213c <HAL_GPIO_Init+0x2d8>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d013      	beq.n	8001f5e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001f36:	e02c      	b.n	8001f92 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	623b      	str	r3, [r7, #32]
          break;
 8001f3e:	e029      	b.n	8001f94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	68db      	ldr	r3, [r3, #12]
 8001f44:	3304      	adds	r3, #4
 8001f46:	623b      	str	r3, [r7, #32]
          break;
 8001f48:	e024      	b.n	8001f94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	68db      	ldr	r3, [r3, #12]
 8001f4e:	3308      	adds	r3, #8
 8001f50:	623b      	str	r3, [r7, #32]
          break;
 8001f52:	e01f      	b.n	8001f94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	68db      	ldr	r3, [r3, #12]
 8001f58:	330c      	adds	r3, #12
 8001f5a:	623b      	str	r3, [r7, #32]
          break;
 8001f5c:	e01a      	b.n	8001f94 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d102      	bne.n	8001f6c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f66:	2304      	movs	r3, #4
 8001f68:	623b      	str	r3, [r7, #32]
          break;
 8001f6a:	e013      	b.n	8001f94 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	2b01      	cmp	r3, #1
 8001f72:	d105      	bne.n	8001f80 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f74:	2308      	movs	r3, #8
 8001f76:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	69fa      	ldr	r2, [r7, #28]
 8001f7c:	611a      	str	r2, [r3, #16]
          break;
 8001f7e:	e009      	b.n	8001f94 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f80:	2308      	movs	r3, #8
 8001f82:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	69fa      	ldr	r2, [r7, #28]
 8001f88:	615a      	str	r2, [r3, #20]
          break;
 8001f8a:	e003      	b.n	8001f94 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	623b      	str	r3, [r7, #32]
          break;
 8001f90:	e000      	b.n	8001f94 <HAL_GPIO_Init+0x130>
          break;
 8001f92:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f94:	69bb      	ldr	r3, [r7, #24]
 8001f96:	2bff      	cmp	r3, #255	; 0xff
 8001f98:	d801      	bhi.n	8001f9e <HAL_GPIO_Init+0x13a>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	e001      	b.n	8001fa2 <HAL_GPIO_Init+0x13e>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	3304      	adds	r3, #4
 8001fa2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001fa4:	69bb      	ldr	r3, [r7, #24]
 8001fa6:	2bff      	cmp	r3, #255	; 0xff
 8001fa8:	d802      	bhi.n	8001fb0 <HAL_GPIO_Init+0x14c>
 8001faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fac:	009b      	lsls	r3, r3, #2
 8001fae:	e002      	b.n	8001fb6 <HAL_GPIO_Init+0x152>
 8001fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb2:	3b08      	subs	r3, #8
 8001fb4:	009b      	lsls	r3, r3, #2
 8001fb6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	210f      	movs	r1, #15
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	fa01 f303 	lsl.w	r3, r1, r3
 8001fc4:	43db      	mvns	r3, r3
 8001fc6:	401a      	ands	r2, r3
 8001fc8:	6a39      	ldr	r1, [r7, #32]
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	fa01 f303 	lsl.w	r3, r1, r3
 8001fd0:	431a      	orrs	r2, r3
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	f000 8090 	beq.w	8002104 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001fe4:	4b56      	ldr	r3, [pc, #344]	; (8002140 <HAL_GPIO_Init+0x2dc>)
 8001fe6:	699b      	ldr	r3, [r3, #24]
 8001fe8:	4a55      	ldr	r2, [pc, #340]	; (8002140 <HAL_GPIO_Init+0x2dc>)
 8001fea:	f043 0301 	orr.w	r3, r3, #1
 8001fee:	6193      	str	r3, [r2, #24]
 8001ff0:	4b53      	ldr	r3, [pc, #332]	; (8002140 <HAL_GPIO_Init+0x2dc>)
 8001ff2:	699b      	ldr	r3, [r3, #24]
 8001ff4:	f003 0301 	and.w	r3, r3, #1
 8001ff8:	60bb      	str	r3, [r7, #8]
 8001ffa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001ffc:	4a51      	ldr	r2, [pc, #324]	; (8002144 <HAL_GPIO_Init+0x2e0>)
 8001ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002000:	089b      	lsrs	r3, r3, #2
 8002002:	3302      	adds	r3, #2
 8002004:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002008:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800200a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800200c:	f003 0303 	and.w	r3, r3, #3
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	220f      	movs	r2, #15
 8002014:	fa02 f303 	lsl.w	r3, r2, r3
 8002018:	43db      	mvns	r3, r3
 800201a:	68fa      	ldr	r2, [r7, #12]
 800201c:	4013      	ands	r3, r2
 800201e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	4a49      	ldr	r2, [pc, #292]	; (8002148 <HAL_GPIO_Init+0x2e4>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d00d      	beq.n	8002044 <HAL_GPIO_Init+0x1e0>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	4a48      	ldr	r2, [pc, #288]	; (800214c <HAL_GPIO_Init+0x2e8>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d007      	beq.n	8002040 <HAL_GPIO_Init+0x1dc>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	4a47      	ldr	r2, [pc, #284]	; (8002150 <HAL_GPIO_Init+0x2ec>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d101      	bne.n	800203c <HAL_GPIO_Init+0x1d8>
 8002038:	2302      	movs	r3, #2
 800203a:	e004      	b.n	8002046 <HAL_GPIO_Init+0x1e2>
 800203c:	2303      	movs	r3, #3
 800203e:	e002      	b.n	8002046 <HAL_GPIO_Init+0x1e2>
 8002040:	2301      	movs	r3, #1
 8002042:	e000      	b.n	8002046 <HAL_GPIO_Init+0x1e2>
 8002044:	2300      	movs	r3, #0
 8002046:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002048:	f002 0203 	and.w	r2, r2, #3
 800204c:	0092      	lsls	r2, r2, #2
 800204e:	4093      	lsls	r3, r2
 8002050:	68fa      	ldr	r2, [r7, #12]
 8002052:	4313      	orrs	r3, r2
 8002054:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002056:	493b      	ldr	r1, [pc, #236]	; (8002144 <HAL_GPIO_Init+0x2e0>)
 8002058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800205a:	089b      	lsrs	r3, r3, #2
 800205c:	3302      	adds	r3, #2
 800205e:	68fa      	ldr	r2, [r7, #12]
 8002060:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800206c:	2b00      	cmp	r3, #0
 800206e:	d006      	beq.n	800207e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002070:	4b38      	ldr	r3, [pc, #224]	; (8002154 <HAL_GPIO_Init+0x2f0>)
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	4937      	ldr	r1, [pc, #220]	; (8002154 <HAL_GPIO_Init+0x2f0>)
 8002076:	69bb      	ldr	r3, [r7, #24]
 8002078:	4313      	orrs	r3, r2
 800207a:	600b      	str	r3, [r1, #0]
 800207c:	e006      	b.n	800208c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800207e:	4b35      	ldr	r3, [pc, #212]	; (8002154 <HAL_GPIO_Init+0x2f0>)
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	69bb      	ldr	r3, [r7, #24]
 8002084:	43db      	mvns	r3, r3
 8002086:	4933      	ldr	r1, [pc, #204]	; (8002154 <HAL_GPIO_Init+0x2f0>)
 8002088:	4013      	ands	r3, r2
 800208a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002094:	2b00      	cmp	r3, #0
 8002096:	d006      	beq.n	80020a6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002098:	4b2e      	ldr	r3, [pc, #184]	; (8002154 <HAL_GPIO_Init+0x2f0>)
 800209a:	685a      	ldr	r2, [r3, #4]
 800209c:	492d      	ldr	r1, [pc, #180]	; (8002154 <HAL_GPIO_Init+0x2f0>)
 800209e:	69bb      	ldr	r3, [r7, #24]
 80020a0:	4313      	orrs	r3, r2
 80020a2:	604b      	str	r3, [r1, #4]
 80020a4:	e006      	b.n	80020b4 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80020a6:	4b2b      	ldr	r3, [pc, #172]	; (8002154 <HAL_GPIO_Init+0x2f0>)
 80020a8:	685a      	ldr	r2, [r3, #4]
 80020aa:	69bb      	ldr	r3, [r7, #24]
 80020ac:	43db      	mvns	r3, r3
 80020ae:	4929      	ldr	r1, [pc, #164]	; (8002154 <HAL_GPIO_Init+0x2f0>)
 80020b0:	4013      	ands	r3, r2
 80020b2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d006      	beq.n	80020ce <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80020c0:	4b24      	ldr	r3, [pc, #144]	; (8002154 <HAL_GPIO_Init+0x2f0>)
 80020c2:	689a      	ldr	r2, [r3, #8]
 80020c4:	4923      	ldr	r1, [pc, #140]	; (8002154 <HAL_GPIO_Init+0x2f0>)
 80020c6:	69bb      	ldr	r3, [r7, #24]
 80020c8:	4313      	orrs	r3, r2
 80020ca:	608b      	str	r3, [r1, #8]
 80020cc:	e006      	b.n	80020dc <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80020ce:	4b21      	ldr	r3, [pc, #132]	; (8002154 <HAL_GPIO_Init+0x2f0>)
 80020d0:	689a      	ldr	r2, [r3, #8]
 80020d2:	69bb      	ldr	r3, [r7, #24]
 80020d4:	43db      	mvns	r3, r3
 80020d6:	491f      	ldr	r1, [pc, #124]	; (8002154 <HAL_GPIO_Init+0x2f0>)
 80020d8:	4013      	ands	r3, r2
 80020da:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d006      	beq.n	80020f6 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80020e8:	4b1a      	ldr	r3, [pc, #104]	; (8002154 <HAL_GPIO_Init+0x2f0>)
 80020ea:	68da      	ldr	r2, [r3, #12]
 80020ec:	4919      	ldr	r1, [pc, #100]	; (8002154 <HAL_GPIO_Init+0x2f0>)
 80020ee:	69bb      	ldr	r3, [r7, #24]
 80020f0:	4313      	orrs	r3, r2
 80020f2:	60cb      	str	r3, [r1, #12]
 80020f4:	e006      	b.n	8002104 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80020f6:	4b17      	ldr	r3, [pc, #92]	; (8002154 <HAL_GPIO_Init+0x2f0>)
 80020f8:	68da      	ldr	r2, [r3, #12]
 80020fa:	69bb      	ldr	r3, [r7, #24]
 80020fc:	43db      	mvns	r3, r3
 80020fe:	4915      	ldr	r1, [pc, #84]	; (8002154 <HAL_GPIO_Init+0x2f0>)
 8002100:	4013      	ands	r3, r2
 8002102:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002106:	3301      	adds	r3, #1
 8002108:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002110:	fa22 f303 	lsr.w	r3, r2, r3
 8002114:	2b00      	cmp	r3, #0
 8002116:	f47f aeaf 	bne.w	8001e78 <HAL_GPIO_Init+0x14>
  }
}
 800211a:	bf00      	nop
 800211c:	bf00      	nop
 800211e:	372c      	adds	r7, #44	; 0x2c
 8002120:	46bd      	mov	sp, r7
 8002122:	bc80      	pop	{r7}
 8002124:	4770      	bx	lr
 8002126:	bf00      	nop
 8002128:	10320000 	.word	0x10320000
 800212c:	10310000 	.word	0x10310000
 8002130:	10220000 	.word	0x10220000
 8002134:	10210000 	.word	0x10210000
 8002138:	10120000 	.word	0x10120000
 800213c:	10110000 	.word	0x10110000
 8002140:	40021000 	.word	0x40021000
 8002144:	40010000 	.word	0x40010000
 8002148:	40010800 	.word	0x40010800
 800214c:	40010c00 	.word	0x40010c00
 8002150:	40011000 	.word	0x40011000
 8002154:	40010400 	.word	0x40010400

08002158 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002158:	b480      	push	{r7}
 800215a:	b085      	sub	sp, #20
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
 8002160:	460b      	mov	r3, r1
 8002162:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	689a      	ldr	r2, [r3, #8]
 8002168:	887b      	ldrh	r3, [r7, #2]
 800216a:	4013      	ands	r3, r2
 800216c:	2b00      	cmp	r3, #0
 800216e:	d002      	beq.n	8002176 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002170:	2301      	movs	r3, #1
 8002172:	73fb      	strb	r3, [r7, #15]
 8002174:	e001      	b.n	800217a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002176:	2300      	movs	r3, #0
 8002178:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800217a:	7bfb      	ldrb	r3, [r7, #15]
}
 800217c:	4618      	mov	r0, r3
 800217e:	3714      	adds	r7, #20
 8002180:	46bd      	mov	sp, r7
 8002182:	bc80      	pop	{r7}
 8002184:	4770      	bx	lr

08002186 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002186:	b480      	push	{r7}
 8002188:	b083      	sub	sp, #12
 800218a:	af00      	add	r7, sp, #0
 800218c:	6078      	str	r0, [r7, #4]
 800218e:	460b      	mov	r3, r1
 8002190:	807b      	strh	r3, [r7, #2]
 8002192:	4613      	mov	r3, r2
 8002194:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002196:	787b      	ldrb	r3, [r7, #1]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d003      	beq.n	80021a4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800219c:	887a      	ldrh	r2, [r7, #2]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80021a2:	e003      	b.n	80021ac <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80021a4:	887b      	ldrh	r3, [r7, #2]
 80021a6:	041a      	lsls	r2, r3, #16
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	611a      	str	r2, [r3, #16]
}
 80021ac:	bf00      	nop
 80021ae:	370c      	adds	r7, #12
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bc80      	pop	{r7}
 80021b4:	4770      	bx	lr

080021b6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80021b6:	b480      	push	{r7}
 80021b8:	b085      	sub	sp, #20
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	6078      	str	r0, [r7, #4]
 80021be:	460b      	mov	r3, r1
 80021c0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	68db      	ldr	r3, [r3, #12]
 80021c6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80021c8:	887a      	ldrh	r2, [r7, #2]
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	4013      	ands	r3, r2
 80021ce:	041a      	lsls	r2, r3, #16
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	43d9      	mvns	r1, r3
 80021d4:	887b      	ldrh	r3, [r7, #2]
 80021d6:	400b      	ands	r3, r1
 80021d8:	431a      	orrs	r2, r3
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	611a      	str	r2, [r3, #16]
}
 80021de:	bf00      	nop
 80021e0:	3714      	adds	r7, #20
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bc80      	pop	{r7}
 80021e6:	4770      	bx	lr

080021e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b086      	sub	sp, #24
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d101      	bne.n	80021fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e26c      	b.n	80026d4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 0301 	and.w	r3, r3, #1
 8002202:	2b00      	cmp	r3, #0
 8002204:	f000 8087 	beq.w	8002316 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002208:	4b92      	ldr	r3, [pc, #584]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f003 030c 	and.w	r3, r3, #12
 8002210:	2b04      	cmp	r3, #4
 8002212:	d00c      	beq.n	800222e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002214:	4b8f      	ldr	r3, [pc, #572]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	f003 030c 	and.w	r3, r3, #12
 800221c:	2b08      	cmp	r3, #8
 800221e:	d112      	bne.n	8002246 <HAL_RCC_OscConfig+0x5e>
 8002220:	4b8c      	ldr	r3, [pc, #560]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002228:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800222c:	d10b      	bne.n	8002246 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800222e:	4b89      	ldr	r3, [pc, #548]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d06c      	beq.n	8002314 <HAL_RCC_OscConfig+0x12c>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d168      	bne.n	8002314 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002242:	2301      	movs	r3, #1
 8002244:	e246      	b.n	80026d4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800224e:	d106      	bne.n	800225e <HAL_RCC_OscConfig+0x76>
 8002250:	4b80      	ldr	r3, [pc, #512]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a7f      	ldr	r2, [pc, #508]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002256:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800225a:	6013      	str	r3, [r2, #0]
 800225c:	e02e      	b.n	80022bc <HAL_RCC_OscConfig+0xd4>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d10c      	bne.n	8002280 <HAL_RCC_OscConfig+0x98>
 8002266:	4b7b      	ldr	r3, [pc, #492]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a7a      	ldr	r2, [pc, #488]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 800226c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002270:	6013      	str	r3, [r2, #0]
 8002272:	4b78      	ldr	r3, [pc, #480]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a77      	ldr	r2, [pc, #476]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002278:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800227c:	6013      	str	r3, [r2, #0]
 800227e:	e01d      	b.n	80022bc <HAL_RCC_OscConfig+0xd4>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002288:	d10c      	bne.n	80022a4 <HAL_RCC_OscConfig+0xbc>
 800228a:	4b72      	ldr	r3, [pc, #456]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a71      	ldr	r2, [pc, #452]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002290:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002294:	6013      	str	r3, [r2, #0]
 8002296:	4b6f      	ldr	r3, [pc, #444]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4a6e      	ldr	r2, [pc, #440]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 800229c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022a0:	6013      	str	r3, [r2, #0]
 80022a2:	e00b      	b.n	80022bc <HAL_RCC_OscConfig+0xd4>
 80022a4:	4b6b      	ldr	r3, [pc, #428]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a6a      	ldr	r2, [pc, #424]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 80022aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022ae:	6013      	str	r3, [r2, #0]
 80022b0:	4b68      	ldr	r3, [pc, #416]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a67      	ldr	r2, [pc, #412]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 80022b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022ba:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d013      	beq.n	80022ec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022c4:	f7ff fcb6 	bl	8001c34 <HAL_GetTick>
 80022c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ca:	e008      	b.n	80022de <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022cc:	f7ff fcb2 	bl	8001c34 <HAL_GetTick>
 80022d0:	4602      	mov	r2, r0
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	1ad3      	subs	r3, r2, r3
 80022d6:	2b64      	cmp	r3, #100	; 0x64
 80022d8:	d901      	bls.n	80022de <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80022da:	2303      	movs	r3, #3
 80022dc:	e1fa      	b.n	80026d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022de:	4b5d      	ldr	r3, [pc, #372]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d0f0      	beq.n	80022cc <HAL_RCC_OscConfig+0xe4>
 80022ea:	e014      	b.n	8002316 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ec:	f7ff fca2 	bl	8001c34 <HAL_GetTick>
 80022f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022f2:	e008      	b.n	8002306 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022f4:	f7ff fc9e 	bl	8001c34 <HAL_GetTick>
 80022f8:	4602      	mov	r2, r0
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	2b64      	cmp	r3, #100	; 0x64
 8002300:	d901      	bls.n	8002306 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002302:	2303      	movs	r3, #3
 8002304:	e1e6      	b.n	80026d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002306:	4b53      	ldr	r3, [pc, #332]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800230e:	2b00      	cmp	r3, #0
 8002310:	d1f0      	bne.n	80022f4 <HAL_RCC_OscConfig+0x10c>
 8002312:	e000      	b.n	8002316 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002314:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f003 0302 	and.w	r3, r3, #2
 800231e:	2b00      	cmp	r3, #0
 8002320:	d063      	beq.n	80023ea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002322:	4b4c      	ldr	r3, [pc, #304]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	f003 030c 	and.w	r3, r3, #12
 800232a:	2b00      	cmp	r3, #0
 800232c:	d00b      	beq.n	8002346 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800232e:	4b49      	ldr	r3, [pc, #292]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	f003 030c 	and.w	r3, r3, #12
 8002336:	2b08      	cmp	r3, #8
 8002338:	d11c      	bne.n	8002374 <HAL_RCC_OscConfig+0x18c>
 800233a:	4b46      	ldr	r3, [pc, #280]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002342:	2b00      	cmp	r3, #0
 8002344:	d116      	bne.n	8002374 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002346:	4b43      	ldr	r3, [pc, #268]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 0302 	and.w	r3, r3, #2
 800234e:	2b00      	cmp	r3, #0
 8002350:	d005      	beq.n	800235e <HAL_RCC_OscConfig+0x176>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	691b      	ldr	r3, [r3, #16]
 8002356:	2b01      	cmp	r3, #1
 8002358:	d001      	beq.n	800235e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e1ba      	b.n	80026d4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800235e:	4b3d      	ldr	r3, [pc, #244]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	695b      	ldr	r3, [r3, #20]
 800236a:	00db      	lsls	r3, r3, #3
 800236c:	4939      	ldr	r1, [pc, #228]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 800236e:	4313      	orrs	r3, r2
 8002370:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002372:	e03a      	b.n	80023ea <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	691b      	ldr	r3, [r3, #16]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d020      	beq.n	80023be <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800237c:	4b36      	ldr	r3, [pc, #216]	; (8002458 <HAL_RCC_OscConfig+0x270>)
 800237e:	2201      	movs	r2, #1
 8002380:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002382:	f7ff fc57 	bl	8001c34 <HAL_GetTick>
 8002386:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002388:	e008      	b.n	800239c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800238a:	f7ff fc53 	bl	8001c34 <HAL_GetTick>
 800238e:	4602      	mov	r2, r0
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	1ad3      	subs	r3, r2, r3
 8002394:	2b02      	cmp	r3, #2
 8002396:	d901      	bls.n	800239c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002398:	2303      	movs	r3, #3
 800239a:	e19b      	b.n	80026d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800239c:	4b2d      	ldr	r3, [pc, #180]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f003 0302 	and.w	r3, r3, #2
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d0f0      	beq.n	800238a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023a8:	4b2a      	ldr	r3, [pc, #168]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	695b      	ldr	r3, [r3, #20]
 80023b4:	00db      	lsls	r3, r3, #3
 80023b6:	4927      	ldr	r1, [pc, #156]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 80023b8:	4313      	orrs	r3, r2
 80023ba:	600b      	str	r3, [r1, #0]
 80023bc:	e015      	b.n	80023ea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023be:	4b26      	ldr	r3, [pc, #152]	; (8002458 <HAL_RCC_OscConfig+0x270>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c4:	f7ff fc36 	bl	8001c34 <HAL_GetTick>
 80023c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023ca:	e008      	b.n	80023de <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023cc:	f7ff fc32 	bl	8001c34 <HAL_GetTick>
 80023d0:	4602      	mov	r2, r0
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d901      	bls.n	80023de <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80023da:	2303      	movs	r3, #3
 80023dc:	e17a      	b.n	80026d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023de:	4b1d      	ldr	r3, [pc, #116]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 0302 	and.w	r3, r3, #2
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d1f0      	bne.n	80023cc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0308 	and.w	r3, r3, #8
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d03a      	beq.n	800246c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	699b      	ldr	r3, [r3, #24]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d019      	beq.n	8002432 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023fe:	4b17      	ldr	r3, [pc, #92]	; (800245c <HAL_RCC_OscConfig+0x274>)
 8002400:	2201      	movs	r2, #1
 8002402:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002404:	f7ff fc16 	bl	8001c34 <HAL_GetTick>
 8002408:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800240a:	e008      	b.n	800241e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800240c:	f7ff fc12 	bl	8001c34 <HAL_GetTick>
 8002410:	4602      	mov	r2, r0
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	1ad3      	subs	r3, r2, r3
 8002416:	2b02      	cmp	r3, #2
 8002418:	d901      	bls.n	800241e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800241a:	2303      	movs	r3, #3
 800241c:	e15a      	b.n	80026d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800241e:	4b0d      	ldr	r3, [pc, #52]	; (8002454 <HAL_RCC_OscConfig+0x26c>)
 8002420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002422:	f003 0302 	and.w	r3, r3, #2
 8002426:	2b00      	cmp	r3, #0
 8002428:	d0f0      	beq.n	800240c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800242a:	2001      	movs	r0, #1
 800242c:	f000 faa6 	bl	800297c <RCC_Delay>
 8002430:	e01c      	b.n	800246c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002432:	4b0a      	ldr	r3, [pc, #40]	; (800245c <HAL_RCC_OscConfig+0x274>)
 8002434:	2200      	movs	r2, #0
 8002436:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002438:	f7ff fbfc 	bl	8001c34 <HAL_GetTick>
 800243c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800243e:	e00f      	b.n	8002460 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002440:	f7ff fbf8 	bl	8001c34 <HAL_GetTick>
 8002444:	4602      	mov	r2, r0
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	2b02      	cmp	r3, #2
 800244c:	d908      	bls.n	8002460 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800244e:	2303      	movs	r3, #3
 8002450:	e140      	b.n	80026d4 <HAL_RCC_OscConfig+0x4ec>
 8002452:	bf00      	nop
 8002454:	40021000 	.word	0x40021000
 8002458:	42420000 	.word	0x42420000
 800245c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002460:	4b9e      	ldr	r3, [pc, #632]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 8002462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002464:	f003 0302 	and.w	r3, r3, #2
 8002468:	2b00      	cmp	r3, #0
 800246a:	d1e9      	bne.n	8002440 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f003 0304 	and.w	r3, r3, #4
 8002474:	2b00      	cmp	r3, #0
 8002476:	f000 80a6 	beq.w	80025c6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800247a:	2300      	movs	r3, #0
 800247c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800247e:	4b97      	ldr	r3, [pc, #604]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 8002480:	69db      	ldr	r3, [r3, #28]
 8002482:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002486:	2b00      	cmp	r3, #0
 8002488:	d10d      	bne.n	80024a6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800248a:	4b94      	ldr	r3, [pc, #592]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 800248c:	69db      	ldr	r3, [r3, #28]
 800248e:	4a93      	ldr	r2, [pc, #588]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 8002490:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002494:	61d3      	str	r3, [r2, #28]
 8002496:	4b91      	ldr	r3, [pc, #580]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 8002498:	69db      	ldr	r3, [r3, #28]
 800249a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800249e:	60bb      	str	r3, [r7, #8]
 80024a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024a2:	2301      	movs	r3, #1
 80024a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024a6:	4b8e      	ldr	r3, [pc, #568]	; (80026e0 <HAL_RCC_OscConfig+0x4f8>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d118      	bne.n	80024e4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024b2:	4b8b      	ldr	r3, [pc, #556]	; (80026e0 <HAL_RCC_OscConfig+0x4f8>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a8a      	ldr	r2, [pc, #552]	; (80026e0 <HAL_RCC_OscConfig+0x4f8>)
 80024b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024be:	f7ff fbb9 	bl	8001c34 <HAL_GetTick>
 80024c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024c4:	e008      	b.n	80024d8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024c6:	f7ff fbb5 	bl	8001c34 <HAL_GetTick>
 80024ca:	4602      	mov	r2, r0
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	1ad3      	subs	r3, r2, r3
 80024d0:	2b64      	cmp	r3, #100	; 0x64
 80024d2:	d901      	bls.n	80024d8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80024d4:	2303      	movs	r3, #3
 80024d6:	e0fd      	b.n	80026d4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024d8:	4b81      	ldr	r3, [pc, #516]	; (80026e0 <HAL_RCC_OscConfig+0x4f8>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d0f0      	beq.n	80024c6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	2b01      	cmp	r3, #1
 80024ea:	d106      	bne.n	80024fa <HAL_RCC_OscConfig+0x312>
 80024ec:	4b7b      	ldr	r3, [pc, #492]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 80024ee:	6a1b      	ldr	r3, [r3, #32]
 80024f0:	4a7a      	ldr	r2, [pc, #488]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 80024f2:	f043 0301 	orr.w	r3, r3, #1
 80024f6:	6213      	str	r3, [r2, #32]
 80024f8:	e02d      	b.n	8002556 <HAL_RCC_OscConfig+0x36e>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	68db      	ldr	r3, [r3, #12]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d10c      	bne.n	800251c <HAL_RCC_OscConfig+0x334>
 8002502:	4b76      	ldr	r3, [pc, #472]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 8002504:	6a1b      	ldr	r3, [r3, #32]
 8002506:	4a75      	ldr	r2, [pc, #468]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 8002508:	f023 0301 	bic.w	r3, r3, #1
 800250c:	6213      	str	r3, [r2, #32]
 800250e:	4b73      	ldr	r3, [pc, #460]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 8002510:	6a1b      	ldr	r3, [r3, #32]
 8002512:	4a72      	ldr	r2, [pc, #456]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 8002514:	f023 0304 	bic.w	r3, r3, #4
 8002518:	6213      	str	r3, [r2, #32]
 800251a:	e01c      	b.n	8002556 <HAL_RCC_OscConfig+0x36e>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	2b05      	cmp	r3, #5
 8002522:	d10c      	bne.n	800253e <HAL_RCC_OscConfig+0x356>
 8002524:	4b6d      	ldr	r3, [pc, #436]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 8002526:	6a1b      	ldr	r3, [r3, #32]
 8002528:	4a6c      	ldr	r2, [pc, #432]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 800252a:	f043 0304 	orr.w	r3, r3, #4
 800252e:	6213      	str	r3, [r2, #32]
 8002530:	4b6a      	ldr	r3, [pc, #424]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 8002532:	6a1b      	ldr	r3, [r3, #32]
 8002534:	4a69      	ldr	r2, [pc, #420]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 8002536:	f043 0301 	orr.w	r3, r3, #1
 800253a:	6213      	str	r3, [r2, #32]
 800253c:	e00b      	b.n	8002556 <HAL_RCC_OscConfig+0x36e>
 800253e:	4b67      	ldr	r3, [pc, #412]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 8002540:	6a1b      	ldr	r3, [r3, #32]
 8002542:	4a66      	ldr	r2, [pc, #408]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 8002544:	f023 0301 	bic.w	r3, r3, #1
 8002548:	6213      	str	r3, [r2, #32]
 800254a:	4b64      	ldr	r3, [pc, #400]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 800254c:	6a1b      	ldr	r3, [r3, #32]
 800254e:	4a63      	ldr	r2, [pc, #396]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 8002550:	f023 0304 	bic.w	r3, r3, #4
 8002554:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	68db      	ldr	r3, [r3, #12]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d015      	beq.n	800258a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800255e:	f7ff fb69 	bl	8001c34 <HAL_GetTick>
 8002562:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002564:	e00a      	b.n	800257c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002566:	f7ff fb65 	bl	8001c34 <HAL_GetTick>
 800256a:	4602      	mov	r2, r0
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	f241 3288 	movw	r2, #5000	; 0x1388
 8002574:	4293      	cmp	r3, r2
 8002576:	d901      	bls.n	800257c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002578:	2303      	movs	r3, #3
 800257a:	e0ab      	b.n	80026d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800257c:	4b57      	ldr	r3, [pc, #348]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 800257e:	6a1b      	ldr	r3, [r3, #32]
 8002580:	f003 0302 	and.w	r3, r3, #2
 8002584:	2b00      	cmp	r3, #0
 8002586:	d0ee      	beq.n	8002566 <HAL_RCC_OscConfig+0x37e>
 8002588:	e014      	b.n	80025b4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800258a:	f7ff fb53 	bl	8001c34 <HAL_GetTick>
 800258e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002590:	e00a      	b.n	80025a8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002592:	f7ff fb4f 	bl	8001c34 <HAL_GetTick>
 8002596:	4602      	mov	r2, r0
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	1ad3      	subs	r3, r2, r3
 800259c:	f241 3288 	movw	r2, #5000	; 0x1388
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d901      	bls.n	80025a8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80025a4:	2303      	movs	r3, #3
 80025a6:	e095      	b.n	80026d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025a8:	4b4c      	ldr	r3, [pc, #304]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 80025aa:	6a1b      	ldr	r3, [r3, #32]
 80025ac:	f003 0302 	and.w	r3, r3, #2
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d1ee      	bne.n	8002592 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80025b4:	7dfb      	ldrb	r3, [r7, #23]
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	d105      	bne.n	80025c6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025ba:	4b48      	ldr	r3, [pc, #288]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 80025bc:	69db      	ldr	r3, [r3, #28]
 80025be:	4a47      	ldr	r2, [pc, #284]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 80025c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025c4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	69db      	ldr	r3, [r3, #28]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	f000 8081 	beq.w	80026d2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025d0:	4b42      	ldr	r3, [pc, #264]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	f003 030c 	and.w	r3, r3, #12
 80025d8:	2b08      	cmp	r3, #8
 80025da:	d061      	beq.n	80026a0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	69db      	ldr	r3, [r3, #28]
 80025e0:	2b02      	cmp	r3, #2
 80025e2:	d146      	bne.n	8002672 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025e4:	4b3f      	ldr	r3, [pc, #252]	; (80026e4 <HAL_RCC_OscConfig+0x4fc>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ea:	f7ff fb23 	bl	8001c34 <HAL_GetTick>
 80025ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025f0:	e008      	b.n	8002604 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025f2:	f7ff fb1f 	bl	8001c34 <HAL_GetTick>
 80025f6:	4602      	mov	r2, r0
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	1ad3      	subs	r3, r2, r3
 80025fc:	2b02      	cmp	r3, #2
 80025fe:	d901      	bls.n	8002604 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002600:	2303      	movs	r3, #3
 8002602:	e067      	b.n	80026d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002604:	4b35      	ldr	r3, [pc, #212]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800260c:	2b00      	cmp	r3, #0
 800260e:	d1f0      	bne.n	80025f2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6a1b      	ldr	r3, [r3, #32]
 8002614:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002618:	d108      	bne.n	800262c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800261a:	4b30      	ldr	r3, [pc, #192]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	492d      	ldr	r1, [pc, #180]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 8002628:	4313      	orrs	r3, r2
 800262a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800262c:	4b2b      	ldr	r3, [pc, #172]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6a19      	ldr	r1, [r3, #32]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800263c:	430b      	orrs	r3, r1
 800263e:	4927      	ldr	r1, [pc, #156]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 8002640:	4313      	orrs	r3, r2
 8002642:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002644:	4b27      	ldr	r3, [pc, #156]	; (80026e4 <HAL_RCC_OscConfig+0x4fc>)
 8002646:	2201      	movs	r2, #1
 8002648:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800264a:	f7ff faf3 	bl	8001c34 <HAL_GetTick>
 800264e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002650:	e008      	b.n	8002664 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002652:	f7ff faef 	bl	8001c34 <HAL_GetTick>
 8002656:	4602      	mov	r2, r0
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	1ad3      	subs	r3, r2, r3
 800265c:	2b02      	cmp	r3, #2
 800265e:	d901      	bls.n	8002664 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002660:	2303      	movs	r3, #3
 8002662:	e037      	b.n	80026d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002664:	4b1d      	ldr	r3, [pc, #116]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800266c:	2b00      	cmp	r3, #0
 800266e:	d0f0      	beq.n	8002652 <HAL_RCC_OscConfig+0x46a>
 8002670:	e02f      	b.n	80026d2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002672:	4b1c      	ldr	r3, [pc, #112]	; (80026e4 <HAL_RCC_OscConfig+0x4fc>)
 8002674:	2200      	movs	r2, #0
 8002676:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002678:	f7ff fadc 	bl	8001c34 <HAL_GetTick>
 800267c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800267e:	e008      	b.n	8002692 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002680:	f7ff fad8 	bl	8001c34 <HAL_GetTick>
 8002684:	4602      	mov	r2, r0
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	2b02      	cmp	r3, #2
 800268c:	d901      	bls.n	8002692 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800268e:	2303      	movs	r3, #3
 8002690:	e020      	b.n	80026d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002692:	4b12      	ldr	r3, [pc, #72]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800269a:	2b00      	cmp	r3, #0
 800269c:	d1f0      	bne.n	8002680 <HAL_RCC_OscConfig+0x498>
 800269e:	e018      	b.n	80026d2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	69db      	ldr	r3, [r3, #28]
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d101      	bne.n	80026ac <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	e013      	b.n	80026d4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80026ac:	4b0b      	ldr	r3, [pc, #44]	; (80026dc <HAL_RCC_OscConfig+0x4f4>)
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6a1b      	ldr	r3, [r3, #32]
 80026bc:	429a      	cmp	r2, r3
 80026be:	d106      	bne.n	80026ce <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026ca:	429a      	cmp	r2, r3
 80026cc:	d001      	beq.n	80026d2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	e000      	b.n	80026d4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80026d2:	2300      	movs	r3, #0
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	3718      	adds	r7, #24
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	40021000 	.word	0x40021000
 80026e0:	40007000 	.word	0x40007000
 80026e4:	42420060 	.word	0x42420060

080026e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b084      	sub	sp, #16
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
 80026f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d101      	bne.n	80026fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	e0d0      	b.n	800289e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80026fc:	4b6a      	ldr	r3, [pc, #424]	; (80028a8 <HAL_RCC_ClockConfig+0x1c0>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 0307 	and.w	r3, r3, #7
 8002704:	683a      	ldr	r2, [r7, #0]
 8002706:	429a      	cmp	r2, r3
 8002708:	d910      	bls.n	800272c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800270a:	4b67      	ldr	r3, [pc, #412]	; (80028a8 <HAL_RCC_ClockConfig+0x1c0>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f023 0207 	bic.w	r2, r3, #7
 8002712:	4965      	ldr	r1, [pc, #404]	; (80028a8 <HAL_RCC_ClockConfig+0x1c0>)
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	4313      	orrs	r3, r2
 8002718:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800271a:	4b63      	ldr	r3, [pc, #396]	; (80028a8 <HAL_RCC_ClockConfig+0x1c0>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0307 	and.w	r3, r3, #7
 8002722:	683a      	ldr	r2, [r7, #0]
 8002724:	429a      	cmp	r2, r3
 8002726:	d001      	beq.n	800272c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	e0b8      	b.n	800289e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f003 0302 	and.w	r3, r3, #2
 8002734:	2b00      	cmp	r3, #0
 8002736:	d020      	beq.n	800277a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 0304 	and.w	r3, r3, #4
 8002740:	2b00      	cmp	r3, #0
 8002742:	d005      	beq.n	8002750 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002744:	4b59      	ldr	r3, [pc, #356]	; (80028ac <HAL_RCC_ClockConfig+0x1c4>)
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	4a58      	ldr	r2, [pc, #352]	; (80028ac <HAL_RCC_ClockConfig+0x1c4>)
 800274a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800274e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f003 0308 	and.w	r3, r3, #8
 8002758:	2b00      	cmp	r3, #0
 800275a:	d005      	beq.n	8002768 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800275c:	4b53      	ldr	r3, [pc, #332]	; (80028ac <HAL_RCC_ClockConfig+0x1c4>)
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	4a52      	ldr	r2, [pc, #328]	; (80028ac <HAL_RCC_ClockConfig+0x1c4>)
 8002762:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002766:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002768:	4b50      	ldr	r3, [pc, #320]	; (80028ac <HAL_RCC_ClockConfig+0x1c4>)
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	494d      	ldr	r1, [pc, #308]	; (80028ac <HAL_RCC_ClockConfig+0x1c4>)
 8002776:	4313      	orrs	r3, r2
 8002778:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f003 0301 	and.w	r3, r3, #1
 8002782:	2b00      	cmp	r3, #0
 8002784:	d040      	beq.n	8002808 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	2b01      	cmp	r3, #1
 800278c:	d107      	bne.n	800279e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800278e:	4b47      	ldr	r3, [pc, #284]	; (80028ac <HAL_RCC_ClockConfig+0x1c4>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002796:	2b00      	cmp	r3, #0
 8002798:	d115      	bne.n	80027c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e07f      	b.n	800289e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	2b02      	cmp	r3, #2
 80027a4:	d107      	bne.n	80027b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027a6:	4b41      	ldr	r3, [pc, #260]	; (80028ac <HAL_RCC_ClockConfig+0x1c4>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d109      	bne.n	80027c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e073      	b.n	800289e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027b6:	4b3d      	ldr	r3, [pc, #244]	; (80028ac <HAL_RCC_ClockConfig+0x1c4>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f003 0302 	and.w	r3, r3, #2
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d101      	bne.n	80027c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e06b      	b.n	800289e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027c6:	4b39      	ldr	r3, [pc, #228]	; (80028ac <HAL_RCC_ClockConfig+0x1c4>)
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	f023 0203 	bic.w	r2, r3, #3
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	4936      	ldr	r1, [pc, #216]	; (80028ac <HAL_RCC_ClockConfig+0x1c4>)
 80027d4:	4313      	orrs	r3, r2
 80027d6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027d8:	f7ff fa2c 	bl	8001c34 <HAL_GetTick>
 80027dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027de:	e00a      	b.n	80027f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027e0:	f7ff fa28 	bl	8001c34 <HAL_GetTick>
 80027e4:	4602      	mov	r2, r0
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d901      	bls.n	80027f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80027f2:	2303      	movs	r3, #3
 80027f4:	e053      	b.n	800289e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027f6:	4b2d      	ldr	r3, [pc, #180]	; (80028ac <HAL_RCC_ClockConfig+0x1c4>)
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	f003 020c 	and.w	r2, r3, #12
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	009b      	lsls	r3, r3, #2
 8002804:	429a      	cmp	r2, r3
 8002806:	d1eb      	bne.n	80027e0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002808:	4b27      	ldr	r3, [pc, #156]	; (80028a8 <HAL_RCC_ClockConfig+0x1c0>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f003 0307 	and.w	r3, r3, #7
 8002810:	683a      	ldr	r2, [r7, #0]
 8002812:	429a      	cmp	r2, r3
 8002814:	d210      	bcs.n	8002838 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002816:	4b24      	ldr	r3, [pc, #144]	; (80028a8 <HAL_RCC_ClockConfig+0x1c0>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f023 0207 	bic.w	r2, r3, #7
 800281e:	4922      	ldr	r1, [pc, #136]	; (80028a8 <HAL_RCC_ClockConfig+0x1c0>)
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	4313      	orrs	r3, r2
 8002824:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002826:	4b20      	ldr	r3, [pc, #128]	; (80028a8 <HAL_RCC_ClockConfig+0x1c0>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f003 0307 	and.w	r3, r3, #7
 800282e:	683a      	ldr	r2, [r7, #0]
 8002830:	429a      	cmp	r2, r3
 8002832:	d001      	beq.n	8002838 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	e032      	b.n	800289e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f003 0304 	and.w	r3, r3, #4
 8002840:	2b00      	cmp	r3, #0
 8002842:	d008      	beq.n	8002856 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002844:	4b19      	ldr	r3, [pc, #100]	; (80028ac <HAL_RCC_ClockConfig+0x1c4>)
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	4916      	ldr	r1, [pc, #88]	; (80028ac <HAL_RCC_ClockConfig+0x1c4>)
 8002852:	4313      	orrs	r3, r2
 8002854:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f003 0308 	and.w	r3, r3, #8
 800285e:	2b00      	cmp	r3, #0
 8002860:	d009      	beq.n	8002876 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002862:	4b12      	ldr	r3, [pc, #72]	; (80028ac <HAL_RCC_ClockConfig+0x1c4>)
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	691b      	ldr	r3, [r3, #16]
 800286e:	00db      	lsls	r3, r3, #3
 8002870:	490e      	ldr	r1, [pc, #56]	; (80028ac <HAL_RCC_ClockConfig+0x1c4>)
 8002872:	4313      	orrs	r3, r2
 8002874:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002876:	f000 f821 	bl	80028bc <HAL_RCC_GetSysClockFreq>
 800287a:	4602      	mov	r2, r0
 800287c:	4b0b      	ldr	r3, [pc, #44]	; (80028ac <HAL_RCC_ClockConfig+0x1c4>)
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	091b      	lsrs	r3, r3, #4
 8002882:	f003 030f 	and.w	r3, r3, #15
 8002886:	490a      	ldr	r1, [pc, #40]	; (80028b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002888:	5ccb      	ldrb	r3, [r1, r3]
 800288a:	fa22 f303 	lsr.w	r3, r2, r3
 800288e:	4a09      	ldr	r2, [pc, #36]	; (80028b4 <HAL_RCC_ClockConfig+0x1cc>)
 8002890:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002892:	4b09      	ldr	r3, [pc, #36]	; (80028b8 <HAL_RCC_ClockConfig+0x1d0>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4618      	mov	r0, r3
 8002898:	f7ff f98a 	bl	8001bb0 <HAL_InitTick>

  return HAL_OK;
 800289c:	2300      	movs	r3, #0
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3710      	adds	r7, #16
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	40022000 	.word	0x40022000
 80028ac:	40021000 	.word	0x40021000
 80028b0:	08003200 	.word	0x08003200
 80028b4:	20000080 	.word	0x20000080
 80028b8:	20000084 	.word	0x20000084

080028bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028bc:	b490      	push	{r4, r7}
 80028be:	b08a      	sub	sp, #40	; 0x28
 80028c0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80028c2:	4b2a      	ldr	r3, [pc, #168]	; (800296c <HAL_RCC_GetSysClockFreq+0xb0>)
 80028c4:	1d3c      	adds	r4, r7, #4
 80028c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80028c8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80028cc:	f240 2301 	movw	r3, #513	; 0x201
 80028d0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80028d2:	2300      	movs	r3, #0
 80028d4:	61fb      	str	r3, [r7, #28]
 80028d6:	2300      	movs	r3, #0
 80028d8:	61bb      	str	r3, [r7, #24]
 80028da:	2300      	movs	r3, #0
 80028dc:	627b      	str	r3, [r7, #36]	; 0x24
 80028de:	2300      	movs	r3, #0
 80028e0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80028e2:	2300      	movs	r3, #0
 80028e4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80028e6:	4b22      	ldr	r3, [pc, #136]	; (8002970 <HAL_RCC_GetSysClockFreq+0xb4>)
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80028ec:	69fb      	ldr	r3, [r7, #28]
 80028ee:	f003 030c 	and.w	r3, r3, #12
 80028f2:	2b04      	cmp	r3, #4
 80028f4:	d002      	beq.n	80028fc <HAL_RCC_GetSysClockFreq+0x40>
 80028f6:	2b08      	cmp	r3, #8
 80028f8:	d003      	beq.n	8002902 <HAL_RCC_GetSysClockFreq+0x46>
 80028fa:	e02d      	b.n	8002958 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80028fc:	4b1d      	ldr	r3, [pc, #116]	; (8002974 <HAL_RCC_GetSysClockFreq+0xb8>)
 80028fe:	623b      	str	r3, [r7, #32]
      break;
 8002900:	e02d      	b.n	800295e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	0c9b      	lsrs	r3, r3, #18
 8002906:	f003 030f 	and.w	r3, r3, #15
 800290a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800290e:	4413      	add	r3, r2
 8002910:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002914:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002916:	69fb      	ldr	r3, [r7, #28]
 8002918:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800291c:	2b00      	cmp	r3, #0
 800291e:	d013      	beq.n	8002948 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002920:	4b13      	ldr	r3, [pc, #76]	; (8002970 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	0c5b      	lsrs	r3, r3, #17
 8002926:	f003 0301 	and.w	r3, r3, #1
 800292a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800292e:	4413      	add	r3, r2
 8002930:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002934:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	4a0e      	ldr	r2, [pc, #56]	; (8002974 <HAL_RCC_GetSysClockFreq+0xb8>)
 800293a:	fb02 f203 	mul.w	r2, r2, r3
 800293e:	69bb      	ldr	r3, [r7, #24]
 8002940:	fbb2 f3f3 	udiv	r3, r2, r3
 8002944:	627b      	str	r3, [r7, #36]	; 0x24
 8002946:	e004      	b.n	8002952 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	4a0b      	ldr	r2, [pc, #44]	; (8002978 <HAL_RCC_GetSysClockFreq+0xbc>)
 800294c:	fb02 f303 	mul.w	r3, r2, r3
 8002950:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002954:	623b      	str	r3, [r7, #32]
      break;
 8002956:	e002      	b.n	800295e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002958:	4b06      	ldr	r3, [pc, #24]	; (8002974 <HAL_RCC_GetSysClockFreq+0xb8>)
 800295a:	623b      	str	r3, [r7, #32]
      break;
 800295c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800295e:	6a3b      	ldr	r3, [r7, #32]
}
 8002960:	4618      	mov	r0, r3
 8002962:	3728      	adds	r7, #40	; 0x28
 8002964:	46bd      	mov	sp, r7
 8002966:	bc90      	pop	{r4, r7}
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	080031f0 	.word	0x080031f0
 8002970:	40021000 	.word	0x40021000
 8002974:	007a1200 	.word	0x007a1200
 8002978:	003d0900 	.word	0x003d0900

0800297c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800297c:	b480      	push	{r7}
 800297e:	b085      	sub	sp, #20
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002984:	4b0a      	ldr	r3, [pc, #40]	; (80029b0 <RCC_Delay+0x34>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a0a      	ldr	r2, [pc, #40]	; (80029b4 <RCC_Delay+0x38>)
 800298a:	fba2 2303 	umull	r2, r3, r2, r3
 800298e:	0a5b      	lsrs	r3, r3, #9
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	fb02 f303 	mul.w	r3, r2, r3
 8002996:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002998:	bf00      	nop
  }
  while (Delay --);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	1e5a      	subs	r2, r3, #1
 800299e:	60fa      	str	r2, [r7, #12]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d1f9      	bne.n	8002998 <RCC_Delay+0x1c>
}
 80029a4:	bf00      	nop
 80029a6:	bf00      	nop
 80029a8:	3714      	adds	r7, #20
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bc80      	pop	{r7}
 80029ae:	4770      	bx	lr
 80029b0:	20000080 	.word	0x20000080
 80029b4:	10624dd3 	.word	0x10624dd3

080029b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d101      	bne.n	80029ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e041      	b.n	8002a4e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d106      	bne.n	80029e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2200      	movs	r2, #0
 80029da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f7fe ff6a 	bl	80018b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2202      	movs	r2, #2
 80029e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	3304      	adds	r3, #4
 80029f4:	4619      	mov	r1, r3
 80029f6:	4610      	mov	r0, r2
 80029f8:	f000 fa6a 	bl	8002ed0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2201      	movs	r2, #1
 8002a00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2201      	movs	r2, #1
 8002a18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2201      	movs	r2, #1
 8002a20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2201      	movs	r2, #1
 8002a28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2201      	movs	r2, #1
 8002a30:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2201      	movs	r2, #1
 8002a38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2201      	movs	r2, #1
 8002a40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2201      	movs	r2, #1
 8002a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a4c:	2300      	movs	r3, #0
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3708      	adds	r7, #8
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
	...

08002a58 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b085      	sub	sp, #20
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a66:	b2db      	uxtb	r3, r3
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d001      	beq.n	8002a70 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e035      	b.n	8002adc <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2202      	movs	r2, #2
 8002a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	68da      	ldr	r2, [r3, #12]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f042 0201 	orr.w	r2, r2, #1
 8002a86:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a16      	ldr	r2, [pc, #88]	; (8002ae8 <HAL_TIM_Base_Start_IT+0x90>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d009      	beq.n	8002aa6 <HAL_TIM_Base_Start_IT+0x4e>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a9a:	d004      	beq.n	8002aa6 <HAL_TIM_Base_Start_IT+0x4e>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a12      	ldr	r2, [pc, #72]	; (8002aec <HAL_TIM_Base_Start_IT+0x94>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d111      	bne.n	8002aca <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	f003 0307 	and.w	r3, r3, #7
 8002ab0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	2b06      	cmp	r3, #6
 8002ab6:	d010      	beq.n	8002ada <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f042 0201 	orr.w	r2, r2, #1
 8002ac6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ac8:	e007      	b.n	8002ada <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f042 0201 	orr.w	r2, r2, #1
 8002ad8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ada:	2300      	movs	r3, #0
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	3714      	adds	r7, #20
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bc80      	pop	{r7}
 8002ae4:	4770      	bx	lr
 8002ae6:	bf00      	nop
 8002ae8:	40012c00 	.word	0x40012c00
 8002aec:	40000400 	.word	0x40000400

08002af0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b082      	sub	sp, #8
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	691b      	ldr	r3, [r3, #16]
 8002afe:	f003 0302 	and.w	r3, r3, #2
 8002b02:	2b02      	cmp	r3, #2
 8002b04:	d122      	bne.n	8002b4c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	f003 0302 	and.w	r3, r3, #2
 8002b10:	2b02      	cmp	r3, #2
 8002b12:	d11b      	bne.n	8002b4c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f06f 0202 	mvn.w	r2, #2
 8002b1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2201      	movs	r2, #1
 8002b22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	699b      	ldr	r3, [r3, #24]
 8002b2a:	f003 0303 	and.w	r3, r3, #3
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d003      	beq.n	8002b3a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f000 f9b1 	bl	8002e9a <HAL_TIM_IC_CaptureCallback>
 8002b38:	e005      	b.n	8002b46 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f000 f9a4 	bl	8002e88 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	f000 f9b3 	bl	8002eac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	691b      	ldr	r3, [r3, #16]
 8002b52:	f003 0304 	and.w	r3, r3, #4
 8002b56:	2b04      	cmp	r3, #4
 8002b58:	d122      	bne.n	8002ba0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	f003 0304 	and.w	r3, r3, #4
 8002b64:	2b04      	cmp	r3, #4
 8002b66:	d11b      	bne.n	8002ba0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f06f 0204 	mvn.w	r2, #4
 8002b70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2202      	movs	r2, #2
 8002b76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	699b      	ldr	r3, [r3, #24]
 8002b7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d003      	beq.n	8002b8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f000 f987 	bl	8002e9a <HAL_TIM_IC_CaptureCallback>
 8002b8c:	e005      	b.n	8002b9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f000 f97a 	bl	8002e88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	f000 f989 	bl	8002eac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	691b      	ldr	r3, [r3, #16]
 8002ba6:	f003 0308 	and.w	r3, r3, #8
 8002baa:	2b08      	cmp	r3, #8
 8002bac:	d122      	bne.n	8002bf4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	f003 0308 	and.w	r3, r3, #8
 8002bb8:	2b08      	cmp	r3, #8
 8002bba:	d11b      	bne.n	8002bf4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f06f 0208 	mvn.w	r2, #8
 8002bc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2204      	movs	r2, #4
 8002bca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	69db      	ldr	r3, [r3, #28]
 8002bd2:	f003 0303 	and.w	r3, r3, #3
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d003      	beq.n	8002be2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f000 f95d 	bl	8002e9a <HAL_TIM_IC_CaptureCallback>
 8002be0:	e005      	b.n	8002bee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f000 f950 	bl	8002e88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002be8:	6878      	ldr	r0, [r7, #4]
 8002bea:	f000 f95f 	bl	8002eac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	691b      	ldr	r3, [r3, #16]
 8002bfa:	f003 0310 	and.w	r3, r3, #16
 8002bfe:	2b10      	cmp	r3, #16
 8002c00:	d122      	bne.n	8002c48 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	f003 0310 	and.w	r3, r3, #16
 8002c0c:	2b10      	cmp	r3, #16
 8002c0e:	d11b      	bne.n	8002c48 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f06f 0210 	mvn.w	r2, #16
 8002c18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2208      	movs	r2, #8
 8002c1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	69db      	ldr	r3, [r3, #28]
 8002c26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d003      	beq.n	8002c36 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f000 f933 	bl	8002e9a <HAL_TIM_IC_CaptureCallback>
 8002c34:	e005      	b.n	8002c42 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	f000 f926 	bl	8002e88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	f000 f935 	bl	8002eac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2200      	movs	r2, #0
 8002c46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	691b      	ldr	r3, [r3, #16]
 8002c4e:	f003 0301 	and.w	r3, r3, #1
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d10e      	bne.n	8002c74 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	f003 0301 	and.w	r3, r3, #1
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d107      	bne.n	8002c74 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f06f 0201 	mvn.w	r2, #1
 8002c6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c6e:	6878      	ldr	r0, [r7, #4]
 8002c70:	f7fe fd76 	bl	8001760 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	691b      	ldr	r3, [r3, #16]
 8002c7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c7e:	2b80      	cmp	r3, #128	; 0x80
 8002c80:	d10e      	bne.n	8002ca0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c8c:	2b80      	cmp	r3, #128	; 0x80
 8002c8e:	d107      	bne.n	8002ca0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002c98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002c9a:	6878      	ldr	r0, [r7, #4]
 8002c9c:	f000 fa67 	bl	800316e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	691b      	ldr	r3, [r3, #16]
 8002ca6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002caa:	2b40      	cmp	r3, #64	; 0x40
 8002cac:	d10e      	bne.n	8002ccc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cb8:	2b40      	cmp	r3, #64	; 0x40
 8002cba:	d107      	bne.n	8002ccc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002cc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f000 f8f9 	bl	8002ebe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	691b      	ldr	r3, [r3, #16]
 8002cd2:	f003 0320 	and.w	r3, r3, #32
 8002cd6:	2b20      	cmp	r3, #32
 8002cd8:	d10e      	bne.n	8002cf8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	68db      	ldr	r3, [r3, #12]
 8002ce0:	f003 0320 	and.w	r3, r3, #32
 8002ce4:	2b20      	cmp	r3, #32
 8002ce6:	d107      	bne.n	8002cf8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f06f 0220 	mvn.w	r2, #32
 8002cf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	f000 fa32 	bl	800315c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002cf8:	bf00      	nop
 8002cfa:	3708      	adds	r7, #8
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}

08002d00 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
 8002d08:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d101      	bne.n	8002d18 <HAL_TIM_ConfigClockSource+0x18>
 8002d14:	2302      	movs	r3, #2
 8002d16:	e0b3      	b.n	8002e80 <HAL_TIM_ConfigClockSource+0x180>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2202      	movs	r2, #2
 8002d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002d36:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d3e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	68fa      	ldr	r2, [r7, #12]
 8002d46:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d50:	d03e      	beq.n	8002dd0 <HAL_TIM_ConfigClockSource+0xd0>
 8002d52:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d56:	f200 8087 	bhi.w	8002e68 <HAL_TIM_ConfigClockSource+0x168>
 8002d5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d5e:	f000 8085 	beq.w	8002e6c <HAL_TIM_ConfigClockSource+0x16c>
 8002d62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d66:	d87f      	bhi.n	8002e68 <HAL_TIM_ConfigClockSource+0x168>
 8002d68:	2b70      	cmp	r3, #112	; 0x70
 8002d6a:	d01a      	beq.n	8002da2 <HAL_TIM_ConfigClockSource+0xa2>
 8002d6c:	2b70      	cmp	r3, #112	; 0x70
 8002d6e:	d87b      	bhi.n	8002e68 <HAL_TIM_ConfigClockSource+0x168>
 8002d70:	2b60      	cmp	r3, #96	; 0x60
 8002d72:	d050      	beq.n	8002e16 <HAL_TIM_ConfigClockSource+0x116>
 8002d74:	2b60      	cmp	r3, #96	; 0x60
 8002d76:	d877      	bhi.n	8002e68 <HAL_TIM_ConfigClockSource+0x168>
 8002d78:	2b50      	cmp	r3, #80	; 0x50
 8002d7a:	d03c      	beq.n	8002df6 <HAL_TIM_ConfigClockSource+0xf6>
 8002d7c:	2b50      	cmp	r3, #80	; 0x50
 8002d7e:	d873      	bhi.n	8002e68 <HAL_TIM_ConfigClockSource+0x168>
 8002d80:	2b40      	cmp	r3, #64	; 0x40
 8002d82:	d058      	beq.n	8002e36 <HAL_TIM_ConfigClockSource+0x136>
 8002d84:	2b40      	cmp	r3, #64	; 0x40
 8002d86:	d86f      	bhi.n	8002e68 <HAL_TIM_ConfigClockSource+0x168>
 8002d88:	2b30      	cmp	r3, #48	; 0x30
 8002d8a:	d064      	beq.n	8002e56 <HAL_TIM_ConfigClockSource+0x156>
 8002d8c:	2b30      	cmp	r3, #48	; 0x30
 8002d8e:	d86b      	bhi.n	8002e68 <HAL_TIM_ConfigClockSource+0x168>
 8002d90:	2b20      	cmp	r3, #32
 8002d92:	d060      	beq.n	8002e56 <HAL_TIM_ConfigClockSource+0x156>
 8002d94:	2b20      	cmp	r3, #32
 8002d96:	d867      	bhi.n	8002e68 <HAL_TIM_ConfigClockSource+0x168>
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d05c      	beq.n	8002e56 <HAL_TIM_ConfigClockSource+0x156>
 8002d9c:	2b10      	cmp	r3, #16
 8002d9e:	d05a      	beq.n	8002e56 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002da0:	e062      	b.n	8002e68 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6818      	ldr	r0, [r3, #0]
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	6899      	ldr	r1, [r3, #8]
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	685a      	ldr	r2, [r3, #4]
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	68db      	ldr	r3, [r3, #12]
 8002db2:	f000 f95c 	bl	800306e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002dc4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	68fa      	ldr	r2, [r7, #12]
 8002dcc:	609a      	str	r2, [r3, #8]
      break;
 8002dce:	e04e      	b.n	8002e6e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6818      	ldr	r0, [r3, #0]
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	6899      	ldr	r1, [r3, #8]
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	685a      	ldr	r2, [r3, #4]
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	f000 f945 	bl	800306e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	689a      	ldr	r2, [r3, #8]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002df2:	609a      	str	r2, [r3, #8]
      break;
 8002df4:	e03b      	b.n	8002e6e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6818      	ldr	r0, [r3, #0]
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	6859      	ldr	r1, [r3, #4]
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	68db      	ldr	r3, [r3, #12]
 8002e02:	461a      	mov	r2, r3
 8002e04:	f000 f8bc 	bl	8002f80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	2150      	movs	r1, #80	; 0x50
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f000 f913 	bl	800303a <TIM_ITRx_SetConfig>
      break;
 8002e14:	e02b      	b.n	8002e6e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6818      	ldr	r0, [r3, #0]
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	6859      	ldr	r1, [r3, #4]
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	68db      	ldr	r3, [r3, #12]
 8002e22:	461a      	mov	r2, r3
 8002e24:	f000 f8da 	bl	8002fdc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	2160      	movs	r1, #96	; 0x60
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f000 f903 	bl	800303a <TIM_ITRx_SetConfig>
      break;
 8002e34:	e01b      	b.n	8002e6e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6818      	ldr	r0, [r3, #0]
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	6859      	ldr	r1, [r3, #4]
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	68db      	ldr	r3, [r3, #12]
 8002e42:	461a      	mov	r2, r3
 8002e44:	f000 f89c 	bl	8002f80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	2140      	movs	r1, #64	; 0x40
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f000 f8f3 	bl	800303a <TIM_ITRx_SetConfig>
      break;
 8002e54:	e00b      	b.n	8002e6e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4619      	mov	r1, r3
 8002e60:	4610      	mov	r0, r2
 8002e62:	f000 f8ea 	bl	800303a <TIM_ITRx_SetConfig>
        break;
 8002e66:	e002      	b.n	8002e6e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002e68:	bf00      	nop
 8002e6a:	e000      	b.n	8002e6e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002e6c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2201      	movs	r2, #1
 8002e72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e7e:	2300      	movs	r3, #0
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	3710      	adds	r7, #16
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}

08002e88 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002e90:	bf00      	nop
 8002e92:	370c      	adds	r7, #12
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bc80      	pop	{r7}
 8002e98:	4770      	bx	lr

08002e9a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002e9a:	b480      	push	{r7}
 8002e9c:	b083      	sub	sp, #12
 8002e9e:	af00      	add	r7, sp, #0
 8002ea0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ea2:	bf00      	nop
 8002ea4:	370c      	adds	r7, #12
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bc80      	pop	{r7}
 8002eaa:	4770      	bx	lr

08002eac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b083      	sub	sp, #12
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002eb4:	bf00      	nop
 8002eb6:	370c      	adds	r7, #12
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bc80      	pop	{r7}
 8002ebc:	4770      	bx	lr

08002ebe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002ebe:	b480      	push	{r7}
 8002ec0:	b083      	sub	sp, #12
 8002ec2:	af00      	add	r7, sp, #0
 8002ec4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ec6:	bf00      	nop
 8002ec8:	370c      	adds	r7, #12
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bc80      	pop	{r7}
 8002ece:	4770      	bx	lr

08002ed0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b085      	sub	sp, #20
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	4a25      	ldr	r2, [pc, #148]	; (8002f78 <TIM_Base_SetConfig+0xa8>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d007      	beq.n	8002ef8 <TIM_Base_SetConfig+0x28>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002eee:	d003      	beq.n	8002ef8 <TIM_Base_SetConfig+0x28>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	4a22      	ldr	r2, [pc, #136]	; (8002f7c <TIM_Base_SetConfig+0xac>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d108      	bne.n	8002f0a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002efe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	68fa      	ldr	r2, [r7, #12]
 8002f06:	4313      	orrs	r3, r2
 8002f08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	4a1a      	ldr	r2, [pc, #104]	; (8002f78 <TIM_Base_SetConfig+0xa8>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d007      	beq.n	8002f22 <TIM_Base_SetConfig+0x52>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f18:	d003      	beq.n	8002f22 <TIM_Base_SetConfig+0x52>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	4a17      	ldr	r2, [pc, #92]	; (8002f7c <TIM_Base_SetConfig+0xac>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d108      	bne.n	8002f34 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	68db      	ldr	r3, [r3, #12]
 8002f2e:	68fa      	ldr	r2, [r7, #12]
 8002f30:	4313      	orrs	r3, r2
 8002f32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	695b      	ldr	r3, [r3, #20]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	68fa      	ldr	r2, [r7, #12]
 8002f46:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	689a      	ldr	r2, [r3, #8]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	4a07      	ldr	r2, [pc, #28]	; (8002f78 <TIM_Base_SetConfig+0xa8>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d103      	bne.n	8002f68 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	691a      	ldr	r2, [r3, #16]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	615a      	str	r2, [r3, #20]
}
 8002f6e:	bf00      	nop
 8002f70:	3714      	adds	r7, #20
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bc80      	pop	{r7}
 8002f76:	4770      	bx	lr
 8002f78:	40012c00 	.word	0x40012c00
 8002f7c:	40000400 	.word	0x40000400

08002f80 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b087      	sub	sp, #28
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	60f8      	str	r0, [r7, #12]
 8002f88:	60b9      	str	r1, [r7, #8]
 8002f8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	6a1b      	ldr	r3, [r3, #32]
 8002f90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	6a1b      	ldr	r3, [r3, #32]
 8002f96:	f023 0201 	bic.w	r2, r3, #1
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	699b      	ldr	r3, [r3, #24]
 8002fa2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002faa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	011b      	lsls	r3, r3, #4
 8002fb0:	693a      	ldr	r2, [r7, #16]
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002fb6:	697b      	ldr	r3, [r7, #20]
 8002fb8:	f023 030a 	bic.w	r3, r3, #10
 8002fbc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002fbe:	697a      	ldr	r2, [r7, #20]
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	693a      	ldr	r2, [r7, #16]
 8002fca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	697a      	ldr	r2, [r7, #20]
 8002fd0:	621a      	str	r2, [r3, #32]
}
 8002fd2:	bf00      	nop
 8002fd4:	371c      	adds	r7, #28
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bc80      	pop	{r7}
 8002fda:	4770      	bx	lr

08002fdc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b087      	sub	sp, #28
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	60f8      	str	r0, [r7, #12]
 8002fe4:	60b9      	str	r1, [r7, #8]
 8002fe6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	6a1b      	ldr	r3, [r3, #32]
 8002fec:	f023 0210 	bic.w	r2, r3, #16
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	699b      	ldr	r3, [r3, #24]
 8002ff8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	6a1b      	ldr	r3, [r3, #32]
 8002ffe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003006:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	031b      	lsls	r3, r3, #12
 800300c:	697a      	ldr	r2, [r7, #20]
 800300e:	4313      	orrs	r3, r2
 8003010:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003018:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	011b      	lsls	r3, r3, #4
 800301e:	693a      	ldr	r2, [r7, #16]
 8003020:	4313      	orrs	r3, r2
 8003022:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	697a      	ldr	r2, [r7, #20]
 8003028:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	693a      	ldr	r2, [r7, #16]
 800302e:	621a      	str	r2, [r3, #32]
}
 8003030:	bf00      	nop
 8003032:	371c      	adds	r7, #28
 8003034:	46bd      	mov	sp, r7
 8003036:	bc80      	pop	{r7}
 8003038:	4770      	bx	lr

0800303a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800303a:	b480      	push	{r7}
 800303c:	b085      	sub	sp, #20
 800303e:	af00      	add	r7, sp, #0
 8003040:	6078      	str	r0, [r7, #4]
 8003042:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003050:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003052:	683a      	ldr	r2, [r7, #0]
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	4313      	orrs	r3, r2
 8003058:	f043 0307 	orr.w	r3, r3, #7
 800305c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	68fa      	ldr	r2, [r7, #12]
 8003062:	609a      	str	r2, [r3, #8]
}
 8003064:	bf00      	nop
 8003066:	3714      	adds	r7, #20
 8003068:	46bd      	mov	sp, r7
 800306a:	bc80      	pop	{r7}
 800306c:	4770      	bx	lr

0800306e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800306e:	b480      	push	{r7}
 8003070:	b087      	sub	sp, #28
 8003072:	af00      	add	r7, sp, #0
 8003074:	60f8      	str	r0, [r7, #12]
 8003076:	60b9      	str	r1, [r7, #8]
 8003078:	607a      	str	r2, [r7, #4]
 800307a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003088:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	021a      	lsls	r2, r3, #8
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	431a      	orrs	r2, r3
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	4313      	orrs	r3, r2
 8003096:	697a      	ldr	r2, [r7, #20]
 8003098:	4313      	orrs	r3, r2
 800309a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	697a      	ldr	r2, [r7, #20]
 80030a0:	609a      	str	r2, [r3, #8]
}
 80030a2:	bf00      	nop
 80030a4:	371c      	adds	r7, #28
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bc80      	pop	{r7}
 80030aa:	4770      	bx	lr

080030ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b085      	sub	sp, #20
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
 80030b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030bc:	2b01      	cmp	r3, #1
 80030be:	d101      	bne.n	80030c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80030c0:	2302      	movs	r3, #2
 80030c2:	e041      	b.n	8003148 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2201      	movs	r2, #1
 80030c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2202      	movs	r2, #2
 80030d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	68fa      	ldr	r2, [r7, #12]
 80030f2:	4313      	orrs	r3, r2
 80030f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	68fa      	ldr	r2, [r7, #12]
 80030fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4a14      	ldr	r2, [pc, #80]	; (8003154 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d009      	beq.n	800311c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003110:	d004      	beq.n	800311c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a10      	ldr	r2, [pc, #64]	; (8003158 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d10c      	bne.n	8003136 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003122:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	68ba      	ldr	r2, [r7, #8]
 800312a:	4313      	orrs	r3, r2
 800312c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	68ba      	ldr	r2, [r7, #8]
 8003134:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2201      	movs	r2, #1
 800313a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2200      	movs	r2, #0
 8003142:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003146:	2300      	movs	r3, #0
}
 8003148:	4618      	mov	r0, r3
 800314a:	3714      	adds	r7, #20
 800314c:	46bd      	mov	sp, r7
 800314e:	bc80      	pop	{r7}
 8003150:	4770      	bx	lr
 8003152:	bf00      	nop
 8003154:	40012c00 	.word	0x40012c00
 8003158:	40000400 	.word	0x40000400

0800315c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800315c:	b480      	push	{r7}
 800315e:	b083      	sub	sp, #12
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003164:	bf00      	nop
 8003166:	370c      	adds	r7, #12
 8003168:	46bd      	mov	sp, r7
 800316a:	bc80      	pop	{r7}
 800316c:	4770      	bx	lr

0800316e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800316e:	b480      	push	{r7}
 8003170:	b083      	sub	sp, #12
 8003172:	af00      	add	r7, sp, #0
 8003174:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003176:	bf00      	nop
 8003178:	370c      	adds	r7, #12
 800317a:	46bd      	mov	sp, r7
 800317c:	bc80      	pop	{r7}
 800317e:	4770      	bx	lr

08003180 <__libc_init_array>:
 8003180:	b570      	push	{r4, r5, r6, lr}
 8003182:	2600      	movs	r6, #0
 8003184:	4d0c      	ldr	r5, [pc, #48]	; (80031b8 <__libc_init_array+0x38>)
 8003186:	4c0d      	ldr	r4, [pc, #52]	; (80031bc <__libc_init_array+0x3c>)
 8003188:	1b64      	subs	r4, r4, r5
 800318a:	10a4      	asrs	r4, r4, #2
 800318c:	42a6      	cmp	r6, r4
 800318e:	d109      	bne.n	80031a4 <__libc_init_array+0x24>
 8003190:	f000 f822 	bl	80031d8 <_init>
 8003194:	2600      	movs	r6, #0
 8003196:	4d0a      	ldr	r5, [pc, #40]	; (80031c0 <__libc_init_array+0x40>)
 8003198:	4c0a      	ldr	r4, [pc, #40]	; (80031c4 <__libc_init_array+0x44>)
 800319a:	1b64      	subs	r4, r4, r5
 800319c:	10a4      	asrs	r4, r4, #2
 800319e:	42a6      	cmp	r6, r4
 80031a0:	d105      	bne.n	80031ae <__libc_init_array+0x2e>
 80031a2:	bd70      	pop	{r4, r5, r6, pc}
 80031a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80031a8:	4798      	blx	r3
 80031aa:	3601      	adds	r6, #1
 80031ac:	e7ee      	b.n	800318c <__libc_init_array+0xc>
 80031ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80031b2:	4798      	blx	r3
 80031b4:	3601      	adds	r6, #1
 80031b6:	e7f2      	b.n	800319e <__libc_init_array+0x1e>
 80031b8:	08003210 	.word	0x08003210
 80031bc:	08003210 	.word	0x08003210
 80031c0:	08003210 	.word	0x08003210
 80031c4:	08003214 	.word	0x08003214

080031c8 <memset>:
 80031c8:	4603      	mov	r3, r0
 80031ca:	4402      	add	r2, r0
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d100      	bne.n	80031d2 <memset+0xa>
 80031d0:	4770      	bx	lr
 80031d2:	f803 1b01 	strb.w	r1, [r3], #1
 80031d6:	e7f9      	b.n	80031cc <memset+0x4>

080031d8 <_init>:
 80031d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031da:	bf00      	nop
 80031dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031de:	bc08      	pop	{r3}
 80031e0:	469e      	mov	lr, r3
 80031e2:	4770      	bx	lr

080031e4 <_fini>:
 80031e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031e6:	bf00      	nop
 80031e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031ea:	bc08      	pop	{r3}
 80031ec:	469e      	mov	lr, r3
 80031ee:	4770      	bx	lr
