#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Apr 26 23:12:42 2020
# Process ID: 81513
# Current directory: /home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.runs/impl_1
# Command line: vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.runs/impl_1/top.vdi
# Journal file: /home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
