Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Thu Nov  1 16:12:10 2018
| Host         : PRIME running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7vx690t-ffg1761
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rRdPtr_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rRdPtr_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtr_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtr_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rRdPtr_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rRdPtr_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rPtr_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rPtr_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rRdPtr_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rRdPtr_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtr_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtr_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/rdPtrEmpty/rRdPtr_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/rdPtrEmpty/rRdPtr_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/wrPtrFull/rPtr_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/wrPtrFull/rPtr_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/dout_valid_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/MASTER_WIDER.counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/MASTER_WIDER.counter_reg[1]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/MASTER_WIDER.first_time_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/dout_reg[72]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/dout_valid_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/depth_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/depth_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/depth_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/depth_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/depth_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/depth_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/depth_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nf_datapath_0/parser_0/inst/state_write_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 8 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 2 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.249        0.000                      0               123867        0.022        0.000                      0               123783        0.000        0.000                       0                 54200  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                          ------------         ----------      --------------
axi_clk                                                                                                                                                                                        {0.000 5.000}        10.000          100.000         
axi_clocking_i/clk_wiz_i/inst/clk_in1                                                                                                                                                          {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_ip                                                                                                                                                                          {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_ip                                                                                                                                                                          {0.000 2.500}        5.000           200.000         
clk_200                                                                                                                                                                                        {0.000 2.500}        5.000           200.000         
control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                                     {0.000 16.666}       33.333          30.000          
control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                                   {0.000 16.666}       33.333          30.000          
fpga_sysclk_p                                                                                                                                                                                  {0.000 2.500}        5.000           200.000         
nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {0.000 1.551}        3.103           322.269         
nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {0.000 1.551}        3.103           322.269         
nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                               {0.000 1.551}        3.103           322.269         
nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK                               {0.000 1.551}        3.103           322.269         
nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                               {0.000 1.551}        3.103           322.269         
nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK                               {0.000 1.551}        3.103           322.269         
nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                               {0.000 1.551}        3.103           322.269         
nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK                               {0.000 1.551}        3.103           322.269         
sys_clk                                                                                                                                                                                        {0.000 5.000}        10.000          100.000         
  clk_out1_control_sub_clk_wiz_1_0                                                                                                                                                             {0.000 5.000}        10.000          100.000         
  clkfbout_control_sub_clk_wiz_1_0                                                                                                                                                             {0.000 5.000}        10.000          100.000         
sys_clkp                                                                                                                                                                                       {0.000 5.000}        10.000          100.000         
txoutclk_x0y1                                                                                                                                                                                  {0.000 5.000}        10.000          100.000         
  clk_125mhz_x0y1                                                                                                                                                                              {0.000 4.000}        8.000           125.000         
    clk_125mhz_mux_x0y1                                                                                                                                                                        {0.000 4.000}        8.000           125.000         
  clk_250mhz_x0y1                                                                                                                                                                              {0.000 2.000}        4.000           250.000         
    clk_250mhz_mux_x0y1                                                                                                                                                                        {0.000 2.000}        4.000           250.000         
  mmcm_fb                                                                                                                                                                                      {0.000 5.000}        10.000          100.000         
  userclk1                                                                                                                                                                                     {0.000 2.000}        4.000           250.000         
xphy_refclk_p                                                                                                                                                                                  {0.000 3.200}        6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axi_clk                                                                                                                                                                                              6.620        0.000                      0                 1346        0.108        0.000                      0                 1346        4.326        0.000                       0                   712  
axi_clocking_i/clk_wiz_i/inst/clk_in1                                                                                                                                                                                                                                                                                                            1.100        0.000                       0                     1  
  clk_out1_clk_wiz_ip                                                                                                                                                                                2.634        0.000                      0                    8        0.108        0.000                      0                    8        2.100        0.000                       0                    11  
  clkfbout_clk_wiz_ip                                                                                                                                                                                                                                                                                                                            3.651        0.000                       0                     3  
clk_200                                                                                                                                                                                              0.596        0.000                      0                32603        0.056        0.000                      0                32603        1.826        0.000                       0                 12152  
control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                                          15.106        0.000                      0                  223        0.106        0.000                      0                  223       16.116        0.000                       0                   240  
control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                                        13.259        0.000                      0                   47        0.282        0.000                      0                   47       16.267        0.000                       0                    39  
nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK        0.249        0.000                      0                 3488        0.061        0.000                      0                 3488        0.661        0.000                       0                  1300  
nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        0.688        0.000                      0                 1275        0.055        0.000                      0                 1275        0.661        0.000                       0                   707  
nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                     0.447        0.000                      0                 3488        0.064        0.000                      0                 3488        0.661        0.000                       0                  1300  
nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                     0.333        0.000                      0                 3488        0.074        0.000                      0                 3488        0.661        0.000                       0                  1300  
nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                     0.521        0.000                      0                 3488        0.062        0.000                      0                 3488        0.661        0.000                       0                  1300  
sys_clk                                                                                                                                                                                              9.049        0.000                      0                   56        0.172        0.000                      0                   56        3.000        0.000                       0                    85  
  clk_out1_control_sub_clk_wiz_1_0                                                                                                                                                                   4.300        0.000                      0                 5920        0.054        0.000                      0                 5920        4.326        0.000                       0                  1962  
  clkfbout_control_sub_clk_wiz_1_0                                                                                                                                                                                                                                                                                                               8.651        0.000                       0                     3  
sys_clkp                                                                                                                                                                                                                                                                                                                                         8.781        0.000                       0                     1  
txoutclk_x0y1                                                                                                                                                                                                                                                                                                                                    3.000        0.000                       0                     2  
  clk_125mhz_x0y1                                                                                                                                                                                    3.527        0.000                      0                 1885        0.068        0.000                      0                 1885        2.286        0.000                       0                   823  
    clk_125mhz_mux_x0y1                                                                                                                                                                              4.511        0.000                      0                 5787        0.063        0.000                      0                 5787        0.282        0.000                       0                  2354  
  clk_250mhz_x0y1                                                                                                                                                                                                                                                                                                                                2.651        0.000                       0                     2  
    clk_250mhz_mux_x0y1                                                                                                                                                                              0.517        0.000                      0                 5787        0.063        0.000                      0                 5787        0.000        0.000                       0                  2354  
  mmcm_fb                                                                                                                                                                                                                                                                                                                                        9.063        0.000                       0                     2  
  userclk1                                                                                                                                                                                           0.421        0.000                      0                37954        0.022        0.000                      0                37946        0.000        0.000                       0                 17784  
xphy_refclk_p                                                                                                                                                                                        0.688        0.000                      0                22285        0.038        0.000                      0                22209        0.686        0.000                       0                 12117  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_125mhz_mux_x0y1  clk_125mhz_x0y1            4.252        0.000                      0                   43        0.066        0.000                      0                   43  
clk_125mhz_x0y1      clk_125mhz_mux_x0y1        6.103        0.000                      0                   18        0.053        0.000                      0                   18  
userclk1             clk_125mhz_mux_x0y1        2.390        0.000                      0                    2        0.122        0.000                      0                    2  
userclk1             clk_250mhz_mux_x0y1        2.397        0.000                      0                    2        0.128        0.000                      0                    2  
clk_125mhz_mux_x0y1  userclk1                   1.843        0.000                      0                    1        0.373        0.000                      0                    1  
clk_250mhz_mux_x0y1  userclk1                   1.850        0.000                      0                    1        0.380        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                                     From Clock                                                                                                                                                                                     To Clock                                                                                                                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                                     ----------                                                                                                                                                                                     --------                                                                                                                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                                              axi_clk                                                                                                                                                                                        axi_clk                                                                                                                                                                                              8.389        0.000                      0                   21        0.269        0.000                      0                   21  
**async_default**                                                                                                                                                                              clk_200                                                                                                                                                                                        clk_200                                                                                                                                                                                              1.727        0.000                      0                   98        0.212        0.000                      0                   98  
**async_default**                                                                                                                                                                              nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        2.257        0.000                      0                    1        0.334        0.000                      0                    1  
**async_default**                                                                                                                                                                              clk_125mhz_mux_x0y1                                                                                                                                                                            userclk1                                                                                                                                                                                             1.448        0.000                      0                    2        0.139        0.000                      0                    2  
**async_default**                                                                                                                                                                              clk_250mhz_mux_x0y1                                                                                                                                                                            userclk1                                                                                                                                                                                             1.454        0.000                      0                    2        0.145        0.000                      0                    2  
**async_default**                                                                                                                                                                              userclk1                                                                                                                                                                                       userclk1                                                                                                                                                                                             1.057        0.000                      0                  281        0.131        0.000                      0                  281  
**async_default**                                                                                                                                                                              xphy_refclk_p                                                                                                                                                                                  xphy_refclk_p                                                                                                                                                                                        0.998        0.000                      0                   60        0.275        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axi_clk
  To Clock:  axi_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.aw_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        3.165ns  (logic 0.478ns (15.101%)  route 2.687ns (84.899%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 11.124 - 10.000 ) 
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.186     1.186    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X159Y282       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y282       FDRE (Prop_fdre_C_Q)         0.216     1.402 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=2, routed)           1.043     2.445    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/s_axi_awprot[2][24]
    SLICE_X160Y285       LUT6 (Prop_lut6_I0_O)        0.043     2.488 r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/m_payload_i[32]_i_3/O
                         net (fo=2, routed)           0.657     3.146    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/m_payload_i_reg[32]_1
    SLICE_X162Y286       LUT4 (Prop_lut4_I0_O)        0.043     3.189 f  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/m_payload_i[32]_i_2/O
                         net (fo=7, routed)           0.624     3.813    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/w_match
    SLICE_X167Y287       LUT4 (Prop_lut4_I3_O)        0.050     3.863 r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/gen_write.aw_cnt[5]_i_3/O
                         net (fo=1, routed)           0.170     4.033    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/gen_write.aw_cnt[5]_i_3_n_0
    SLICE_X168Y287       LUT3 (Prop_lut3_I0_O)        0.126     4.159 r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/gen_write.aw_cnt[5]_i_1/O
                         net (fo=6, routed)           0.192     4.351    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst_n_40
    SLICE_X167Y288       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.aw_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.124    11.124    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/aclk
    SLICE_X167Y288       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.aw_cnt_reg[0]/C
                         clock pessimism              0.077    11.201    
                         clock uncertainty           -0.035    11.166    
    SLICE_X167Y288       FDRE (Setup_fdre_C_CE)      -0.194    10.972    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.aw_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.972    
                         arrival time                          -4.351    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.aw_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        3.165ns  (logic 0.478ns (15.101%)  route 2.687ns (84.899%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 11.124 - 10.000 ) 
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.186     1.186    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X159Y282       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y282       FDRE (Prop_fdre_C_Q)         0.216     1.402 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=2, routed)           1.043     2.445    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/s_axi_awprot[2][24]
    SLICE_X160Y285       LUT6 (Prop_lut6_I0_O)        0.043     2.488 r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/m_payload_i[32]_i_3/O
                         net (fo=2, routed)           0.657     3.146    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/m_payload_i_reg[32]_1
    SLICE_X162Y286       LUT4 (Prop_lut4_I0_O)        0.043     3.189 f  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/m_payload_i[32]_i_2/O
                         net (fo=7, routed)           0.624     3.813    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/w_match
    SLICE_X167Y287       LUT4 (Prop_lut4_I3_O)        0.050     3.863 r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/gen_write.aw_cnt[5]_i_3/O
                         net (fo=1, routed)           0.170     4.033    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/gen_write.aw_cnt[5]_i_3_n_0
    SLICE_X168Y287       LUT3 (Prop_lut3_I0_O)        0.126     4.159 r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/gen_write.aw_cnt[5]_i_1/O
                         net (fo=6, routed)           0.192     4.351    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst_n_40
    SLICE_X167Y288       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.aw_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.124    11.124    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/aclk
    SLICE_X167Y288       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.aw_cnt_reg[1]/C
                         clock pessimism              0.077    11.201    
                         clock uncertainty           -0.035    11.166    
    SLICE_X167Y288       FDRE (Setup_fdre_C_CE)      -0.194    10.972    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.aw_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.972    
                         arrival time                          -4.351    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.aw_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.478ns (15.168%)  route 2.673ns (84.832%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 11.124 - 10.000 ) 
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.186     1.186    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X159Y282       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y282       FDRE (Prop_fdre_C_Q)         0.216     1.402 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=2, routed)           1.043     2.445    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/s_axi_awprot[2][24]
    SLICE_X160Y285       LUT6 (Prop_lut6_I0_O)        0.043     2.488 r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/m_payload_i[32]_i_3/O
                         net (fo=2, routed)           0.657     3.146    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/m_payload_i_reg[32]_1
    SLICE_X162Y286       LUT4 (Prop_lut4_I0_O)        0.043     3.189 f  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/m_payload_i[32]_i_2/O
                         net (fo=7, routed)           0.624     3.813    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/w_match
    SLICE_X167Y287       LUT4 (Prop_lut4_I3_O)        0.050     3.863 r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/gen_write.aw_cnt[5]_i_3/O
                         net (fo=1, routed)           0.170     4.033    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/gen_write.aw_cnt[5]_i_3_n_0
    SLICE_X168Y287       LUT3 (Prop_lut3_I0_O)        0.126     4.159 r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/gen_write.aw_cnt[5]_i_1/O
                         net (fo=6, routed)           0.178     4.337    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst_n_40
    SLICE_X167Y287       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.aw_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.124    11.124    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/aclk
    SLICE_X167Y287       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.aw_cnt_reg[4]/C
                         clock pessimism              0.077    11.201    
                         clock uncertainty           -0.035    11.166    
    SLICE_X167Y287       FDRE (Setup_fdre_C_CE)      -0.194    10.972    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.aw_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.972    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                  6.634    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.aw_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.478ns (15.168%)  route 2.673ns (84.832%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 11.124 - 10.000 ) 
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.186     1.186    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X159Y282       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y282       FDRE (Prop_fdre_C_Q)         0.216     1.402 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=2, routed)           1.043     2.445    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/s_axi_awprot[2][24]
    SLICE_X160Y285       LUT6 (Prop_lut6_I0_O)        0.043     2.488 r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/m_payload_i[32]_i_3/O
                         net (fo=2, routed)           0.657     3.146    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/m_payload_i_reg[32]_1
    SLICE_X162Y286       LUT4 (Prop_lut4_I0_O)        0.043     3.189 f  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/m_payload_i[32]_i_2/O
                         net (fo=7, routed)           0.624     3.813    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/w_match
    SLICE_X167Y287       LUT4 (Prop_lut4_I3_O)        0.050     3.863 r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/gen_write.aw_cnt[5]_i_3/O
                         net (fo=1, routed)           0.170     4.033    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/gen_write.aw_cnt[5]_i_3_n_0
    SLICE_X168Y287       LUT3 (Prop_lut3_I0_O)        0.126     4.159 r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/gen_write.aw_cnt[5]_i_1/O
                         net (fo=6, routed)           0.178     4.337    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst_n_40
    SLICE_X167Y287       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.aw_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.124    11.124    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/aclk
    SLICE_X167Y287       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.aw_cnt_reg[5]/C
                         clock pessimism              0.077    11.201    
                         clock uncertainty           -0.035    11.166    
    SLICE_X167Y287       FDRE (Setup_fdre_C_CE)      -0.194    10.972    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.aw_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         10.972    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                  6.634    

Slack (MET) :             6.694ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.w_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.516ns (16.151%)  route 2.679ns (83.849%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 11.119 - 10.000 ) 
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.248     1.248    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/aclk
    SLICE_X166Y286       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.w_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y286       FDRE (Prop_fdre_C_Q)         0.254     1.502 r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.w_cnt_reg[5]/Q
                         net (fo=2, routed)           0.468     1.970    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.w_cnt_reg__0[5]
    SLICE_X166Y286       LUT6 (Prop_lut6_I5_O)        0.043     2.013 f  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.424     2.436    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/decerr_slave_inst/gen_write.w_cnt_reg[0]
    SLICE_X168Y286       LUT5 (Prop_lut5_I4_O)        0.049     2.485 r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.904     3.389    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X166Y269       LUT6 (Prop_lut6_I1_O)        0.127     3.516 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5/O
                         net (fo=1, routed)           0.519     4.035    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gpregsm1.curr_fwft_state_reg[1]
    SLICE_X164Y269       LUT4 (Prop_lut4_I3_O)        0.043     4.078 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.365     4.443    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1_reg[2]
    SLICE_X167Y269       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.119    11.119    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X167Y269       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.077    11.196    
                         clock uncertainty           -0.035    11.161    
    SLICE_X167Y269       FDPE (Setup_fdpe_C_D)       -0.024    11.137    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.137    
                         arrival time                          -4.443    
  -------------------------------------------------------------------
                         slack                                  6.694    

Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.aw_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.478ns (15.541%)  route 2.598ns (84.459%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 11.124 - 10.000 ) 
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.186     1.186    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X159Y282       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y282       FDRE (Prop_fdre_C_Q)         0.216     1.402 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=2, routed)           1.043     2.445    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/s_axi_awprot[2][24]
    SLICE_X160Y285       LUT6 (Prop_lut6_I0_O)        0.043     2.488 r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/m_payload_i[32]_i_3/O
                         net (fo=2, routed)           0.657     3.146    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/m_payload_i_reg[32]_1
    SLICE_X162Y286       LUT4 (Prop_lut4_I0_O)        0.043     3.189 f  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/m_payload_i[32]_i_2/O
                         net (fo=7, routed)           0.624     3.813    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/w_match
    SLICE_X167Y287       LUT4 (Prop_lut4_I3_O)        0.050     3.863 r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/gen_write.aw_cnt[5]_i_3/O
                         net (fo=1, routed)           0.170     4.033    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/gen_write.aw_cnt[5]_i_3_n_0
    SLICE_X168Y287       LUT3 (Prop_lut3_I0_O)        0.126     4.159 r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/gen_write.aw_cnt[5]_i_1/O
                         net (fo=6, routed)           0.103     4.262    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst_n_40
    SLICE_X168Y287       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.aw_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.124    11.124    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/aclk
    SLICE_X168Y287       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.aw_cnt_reg[2]/C
                         clock pessimism              0.077    11.201    
                         clock uncertainty           -0.035    11.166    
    SLICE_X168Y287       FDRE (Setup_fdre_C_CE)      -0.169    10.997    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.aw_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.997    
                         arrival time                          -4.262    
  -------------------------------------------------------------------
                         slack                                  6.735    

Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.aw_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.478ns (15.541%)  route 2.598ns (84.459%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 11.124 - 10.000 ) 
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.186     1.186    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X159Y282       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y282       FDRE (Prop_fdre_C_Q)         0.216     1.402 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=2, routed)           1.043     2.445    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/s_axi_awprot[2][24]
    SLICE_X160Y285       LUT6 (Prop_lut6_I0_O)        0.043     2.488 r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/m_payload_i[32]_i_3/O
                         net (fo=2, routed)           0.657     3.146    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/m_payload_i_reg[32]_1
    SLICE_X162Y286       LUT4 (Prop_lut4_I0_O)        0.043     3.189 f  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/m_payload_i[32]_i_2/O
                         net (fo=7, routed)           0.624     3.813    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/w_match
    SLICE_X167Y287       LUT4 (Prop_lut4_I3_O)        0.050     3.863 r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/gen_write.aw_cnt[5]_i_3/O
                         net (fo=1, routed)           0.170     4.033    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/gen_write.aw_cnt[5]_i_3_n_0
    SLICE_X168Y287       LUT3 (Prop_lut3_I0_O)        0.126     4.159 r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw_pipe/gen_write.aw_cnt[5]_i_1/O
                         net (fo=6, routed)           0.103     4.262    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/register_slice_inst_n_40
    SLICE_X168Y287       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.aw_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.124    11.124    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/aclk
    SLICE_X168Y287       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.aw_cnt_reg[3]/C
                         clock pessimism              0.077    11.201    
                         clock uncertainty           -0.035    11.166    
    SLICE_X168Y287       FDRE (Setup_fdre_C_CE)      -0.169    10.997    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.aw_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.997    
                         arrival time                          -4.262    
  -------------------------------------------------------------------
                         slack                                  6.735    

Slack (MET) :             6.793ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.w_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.473ns (16.158%)  route 2.454ns (83.842%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.121ns = ( 11.121 - 10.000 ) 
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.248     1.248    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/aclk
    SLICE_X166Y286       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.w_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y286       FDRE (Prop_fdre_C_Q)         0.254     1.502 r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.w_cnt_reg[5]/Q
                         net (fo=2, routed)           0.468     1.970    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.w_cnt_reg__0[5]
    SLICE_X166Y286       LUT6 (Prop_lut6_I5_O)        0.043     2.013 f  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.424     2.436    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/decerr_slave_inst/gen_write.w_cnt_reg[0]
    SLICE_X168Y286       LUT5 (Prop_lut5_I4_O)        0.049     2.485 r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.015     3.500    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X166Y269       LUT4 (Prop_lut4_I3_O)        0.127     3.627 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[35]_i_1/O
                         net (fo=36, routed)          0.548     4.175    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X169Y266       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.121    11.121    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X169Y266       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism              0.077    11.198    
                         clock uncertainty           -0.035    11.163    
    SLICE_X169Y266       FDRE (Setup_fdre_C_CE)      -0.194    10.969    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  6.793    

Slack (MET) :             6.793ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.w_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.473ns (16.158%)  route 2.454ns (83.842%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.121ns = ( 11.121 - 10.000 ) 
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.248     1.248    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/aclk
    SLICE_X166Y286       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.w_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y286       FDRE (Prop_fdre_C_Q)         0.254     1.502 r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.w_cnt_reg[5]/Q
                         net (fo=2, routed)           0.468     1.970    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.w_cnt_reg__0[5]
    SLICE_X166Y286       LUT6 (Prop_lut6_I5_O)        0.043     2.013 f  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.424     2.436    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/decerr_slave_inst/gen_write.w_cnt_reg[0]
    SLICE_X168Y286       LUT5 (Prop_lut5_I4_O)        0.049     2.485 r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.015     3.500    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X166Y269       LUT4 (Prop_lut4_I3_O)        0.127     3.627 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[35]_i_1/O
                         net (fo=36, routed)          0.548     4.175    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X169Y266       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.121    11.121    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X169Y266       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                         clock pessimism              0.077    11.198    
                         clock uncertainty           -0.035    11.163    
    SLICE_X169Y266       FDRE (Setup_fdre_C_CE)      -0.194    10.969    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  6.793    

Slack (MET) :             6.793ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.w_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.473ns (16.158%)  route 2.454ns (83.842%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.121ns = ( 11.121 - 10.000 ) 
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.248     1.248    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/aclk
    SLICE_X166Y286       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.w_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y286       FDRE (Prop_fdre_C_Q)         0.254     1.502 r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.w_cnt_reg[5]/Q
                         net (fo=2, routed)           0.468     1.970    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/gen_write.w_cnt_reg__0[5]
    SLICE_X166Y286       LUT6 (Prop_lut6_I5_O)        0.043     2.013 f  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.424     2.436    control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/decerr_slave_inst/gen_write.w_cnt_reg[0]
    SLICE_X168Y286       LUT5 (Prop_lut5_I4_O)        0.049     2.485 r  control_sub_i/dma_sub/axi_interconnect_0/s00_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.015     3.500    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X166Y269       LUT4 (Prop_lut4_I3_O)        0.127     3.627 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[35]_i_1/O
                         net (fo=36, routed)          0.548     4.175    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X169Y266       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.121    11.121    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X169Y266       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/C
                         clock pessimism              0.077    11.198    
                         clock uncertainty           -0.035    11.163    
    SLICE_X169Y266       FDRE (Setup_fdre_C_CE)      -0.194    10.969    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  6.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.612     0.612    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X169Y294       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y294       FDRE (Prop_fdre_C_Q)         0.100     0.712 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     0.767    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff[0]
    SLICE_X169Y294       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.819     0.819    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X169Y294       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.207     0.612    
    SLICE_X169Y294       FDRE (Hold_fdre_C_D)         0.047     0.659    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.619     0.619    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X173Y284       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y284       FDRE (Prop_fdre_C_Q)         0.100     0.719 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     0.774    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff[0]
    SLICE_X173Y284       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.826     0.826    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X173Y284       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.207     0.619    
    SLICE_X173Y284       FDRE (Hold_fdre_C_D)         0.047     0.666    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.691     0.691    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X169Y308       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y308       FDRE (Prop_fdre_C_Q)         0.100     0.791 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     0.846    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff[0]
    SLICE_X169Y308       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.918     0.918    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X169Y308       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.227     0.691    
    SLICE_X169Y308       FDRE (Hold_fdre_C_D)         0.047     0.738    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.800ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.595     0.595    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X163Y276       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y276       FDCE (Prop_fdce_C_Q)         0.100     0.695 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     0.750    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X163Y276       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.800     0.800    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X163Y276       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.205     0.595    
    SLICE_X163Y276       FDCE (Hold_fdce_C_D)         0.047     0.642    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.800ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.595     0.595    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X163Y276       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y276       FDCE (Prop_fdce_C_Q)         0.100     0.695 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     0.750    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X163Y276       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.800     0.800    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X163Y276       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.205     0.595    
    SLICE_X163Y276       FDCE (Hold_fdce_C_D)         0.047     0.642    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.569     0.569    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X155Y280       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y280       FDCE (Prop_fdce_C_Q)         0.100     0.669 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     0.724    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X155Y280       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.774     0.774    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X155Y280       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.205     0.569    
    SLICE_X155Y280       FDCE (Hold_fdce_C_D)         0.047     0.616    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.778ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.573     0.573    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X157Y283       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y283       FDCE (Prop_fdce_C_Q)         0.100     0.673 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     0.728    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X157Y283       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.778     0.778    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X157Y283       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.205     0.573    
    SLICE_X157Y283       FDCE (Hold_fdce_C_D)         0.047     0.620    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.769ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.565     0.565    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X153Y276       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y276       FDPE (Prop_fdpe_C_Q)         0.100     0.665 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     0.720    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X153Y276       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.769     0.769    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X153Y276       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.204     0.565    
    SLICE_X153Y276       FDPE (Hold_fdpe_C_D)         0.047     0.612    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.612    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.807ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.601     0.601    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X163Y267       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y267       FDCE (Prop_fdce_C_Q)         0.100     0.701 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     0.756    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X163Y267       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.807     0.807    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X163Y267       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.206     0.601    
    SLICE_X163Y267       FDCE (Hold_fdce_C_D)         0.047     0.648    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.600     0.600    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X163Y268       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y268       FDCE (Prop_fdce_C_Q)         0.100     0.700 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     0.755    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X163Y268       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.806     0.806    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X163Y268       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.206     0.600    
    SLICE_X163Y268       FDCE (Hold_fdce_C_D)         0.047     0.647    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axi_lite_bufg0/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X166Y279  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X165Y280  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X163Y281  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[32]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X163Y281  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X163Y281  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[35]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X165Y279  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X165Y280  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X166Y279  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X165Y280  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X164Y283  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.674         5.000       4.326      SLICE_X172Y267  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.674         5.000       4.326      SLICE_X172Y267  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.674         5.000       4.326      SLICE_X172Y267  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.674         5.000       4.326      SLICE_X172Y267  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.674         5.000       4.326      SLICE_X172Y267  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.674         5.000       4.326      SLICE_X172Y267  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.674         5.000       4.326      SLICE_X172Y267  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.674         5.000       4.326      SLICE_X172Y267  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.674         5.000       4.326      SLICE_X174Y267  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.674         5.000       4.326      SLICE_X174Y267  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.674         5.000       4.326      SLICE_X172Y267  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.674         5.000       4.326      SLICE_X172Y267  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.674         5.000       4.326      SLICE_X172Y267  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.674         5.000       4.326      SLICE_X172Y267  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.674         5.000       4.326      SLICE_X172Y267  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.674         5.000       4.326      SLICE_X172Y267  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.674         5.000       4.326      SLICE_X172Y267  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.674         5.000       4.326      SLICE_X172Y267  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.674         5.000       4.326      SLICE_X172Y267  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.674         5.000       4.326      SLICE_X172Y267  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  axi_clocking_i/clk_wiz_i/inst/clk_in1
  To Clock:  axi_clocking_i/clk_wiz_i/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_clocking_i/clk_wiz_i/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { axi_clocking_i/clk_wiz_i/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y8  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_ip
  To Clock:  clk_out1_clk_wiz_ip

Setup :            0  Failing Endpoints,  Worst Slack        2.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_ip rise@5.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.216ns (9.064%)  route 2.167ns (90.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.301ns = ( 1.699 - 5.000 ) 
    Source Clock Delay      (SCD):    -4.659ns
    Clock Pessimism Removal (CPR):    -1.161ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.962     0.962    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    -6.354 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.047    -5.307    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.095    -5.212 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.553    -4.659    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y400       FDRE (Prop_fdre_C_Q)         0.216    -4.443 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           2.167    -2.276    axi_clocking_i/clk_wiz_i/inst/seq_reg1[7]
    BUFGCTRL_X0Y18       BUFGCTRL                                     r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      5.000     5.000 r  
    H19                  IBUFDS                       0.000     5.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.895     5.895    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.088    -0.193 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.892     1.699    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y18       BUFGCTRL                                     r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/I0
                         clock pessimism             -1.161     0.538    
                         clock uncertainty           -0.060     0.478    
    BUFGCTRL_X0Y18       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.120     0.358    axi_clocking_i/clk_wiz_i/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_ip rise@5.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.198ns (37.027%)  route 0.337ns (62.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.673ns = ( 1.327 - 5.000 ) 
    Source Clock Delay      (SCD):    -4.659ns
    Clock Pessimism Removal (CPR):    -0.986ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.962     0.962    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    -6.354 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.047    -5.307    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.095    -5.212 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.553    -4.659    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y400       FDRE (Prop_fdre_C_Q)         0.198    -4.461 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.337    -4.124    axi_clocking_i/clk_wiz_i/inst/seq_reg1[2]
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      5.000     5.000 r  
    H19                  IBUFDS                       0.000     5.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.895     5.895    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.088    -0.193 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.949     0.756    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.064     0.820 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.507     1.327    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/C
                         clock pessimism             -0.986     0.341    
                         clock uncertainty           -0.060     0.281    
    SLICE_X105Y400       FDRE (Setup_fdre_C_D)       -0.088     0.193    axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                           4.124    
  -------------------------------------------------------------------
                         slack                                  4.317    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_ip rise@5.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.216ns (37.804%)  route 0.355ns (62.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.673ns = ( 1.327 - 5.000 ) 
    Source Clock Delay      (SCD):    -4.659ns
    Clock Pessimism Removal (CPR):    -0.986ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.962     0.962    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    -6.354 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.047    -5.307    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.095    -5.212 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.553    -4.659    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y400       FDRE (Prop_fdre_C_Q)         0.216    -4.443 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.355    -4.088    axi_clocking_i/clk_wiz_i/inst/seq_reg1[5]
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      5.000     5.000 r  
    H19                  IBUFDS                       0.000     5.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.895     5.895    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.088    -0.193 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.949     0.756    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.064     0.820 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.507     1.327    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/C
                         clock pessimism             -0.986     0.341    
                         clock uncertainty           -0.060     0.281    
    SLICE_X105Y400       FDRE (Setup_fdre_C_D)       -0.012     0.269    axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                           4.088    
  -------------------------------------------------------------------
                         slack                                  4.356    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_ip rise@5.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.198ns (43.355%)  route 0.259ns (56.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.673ns = ( 1.327 - 5.000 ) 
    Source Clock Delay      (SCD):    -4.659ns
    Clock Pessimism Removal (CPR):    -0.986ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.962     0.962    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    -6.354 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.047    -5.307    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.095    -5.212 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.553    -4.659    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y400       FDRE (Prop_fdre_C_Q)         0.198    -4.461 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.259    -4.202    axi_clocking_i/clk_wiz_i/inst/seq_reg1[4]
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      5.000     5.000 r  
    H19                  IBUFDS                       0.000     5.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.895     5.895    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.088    -0.193 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.949     0.756    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.064     0.820 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.507     1.327    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]/C
                         clock pessimism             -0.986     0.341    
                         clock uncertainty           -0.060     0.281    
    SLICE_X105Y400       FDRE (Setup_fdre_C_D)       -0.087     0.194    axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                           4.202    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.415ns  (required time - arrival time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_ip rise@5.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.216ns (42.241%)  route 0.295ns (57.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.673ns = ( 1.327 - 5.000 ) 
    Source Clock Delay      (SCD):    -4.659ns
    Clock Pessimism Removal (CPR):    -0.986ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.962     0.962    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    -6.354 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.047    -5.307    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.095    -5.212 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.553    -4.659    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y400       FDRE (Prop_fdre_C_Q)         0.216    -4.443 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.295    -4.148    axi_clocking_i/clk_wiz_i/inst/seq_reg1[3]
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      5.000     5.000 r  
    H19                  IBUFDS                       0.000     5.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.895     5.895    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.088    -0.193 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.949     0.756    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.064     0.820 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.507     1.327    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/C
                         clock pessimism             -0.986     0.341    
                         clock uncertainty           -0.060     0.281    
    SLICE_X105Y400       FDRE (Setup_fdre_C_D)       -0.013     0.268    axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                           4.148    
  -------------------------------------------------------------------
                         slack                                  4.415    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_ip rise@5.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.198ns (50.273%)  route 0.196ns (49.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.673ns = ( 1.327 - 5.000 ) 
    Source Clock Delay      (SCD):    -4.659ns
    Clock Pessimism Removal (CPR):    -0.986ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.962     0.962    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    -6.354 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.047    -5.307    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.095    -5.212 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.553    -4.659    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y400       FDRE (Prop_fdre_C_Q)         0.198    -4.461 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.196    -4.265    axi_clocking_i/clk_wiz_i/inst/seq_reg1[1]
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      5.000     5.000 r  
    H19                  IBUFDS                       0.000     5.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.895     5.895    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.088    -0.193 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.949     0.756    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.064     0.820 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.507     1.327    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.986     0.341    
                         clock uncertainty           -0.060     0.281    
    SLICE_X105Y400       FDRE (Setup_fdre_C_D)       -0.102     0.179    axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           4.265    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.564ns  (required time - arrival time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_ip rise@5.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.198ns (68.715%)  route 0.090ns (31.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.673ns = ( 1.327 - 5.000 ) 
    Source Clock Delay      (SCD):    -4.659ns
    Clock Pessimism Removal (CPR):    -0.986ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.962     0.962    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    -6.354 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.047    -5.307    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.095    -5.212 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.553    -4.659    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y400       FDRE (Prop_fdre_C_Q)         0.198    -4.461 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.090    -4.371    axi_clocking_i/clk_wiz_i/inst/seq_reg1[6]
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      5.000     5.000 r  
    H19                  IBUFDS                       0.000     5.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.895     5.895    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.088    -0.193 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.949     0.756    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.064     0.820 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.507     1.327    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.986     0.341    
                         clock uncertainty           -0.060     0.281    
    SLICE_X105Y400       FDRE (Setup_fdre_C_D)       -0.087     0.194    axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                           4.371    
  -------------------------------------------------------------------
                         slack                                  4.564    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_ip rise@5.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.216ns (68.429%)  route 0.100ns (31.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.673ns = ( 1.327 - 5.000 ) 
    Source Clock Delay      (SCD):    -4.659ns
    Clock Pessimism Removal (CPR):    -0.986ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.962     0.962    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.316    -6.354 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.047    -5.307    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.095    -5.212 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.553    -4.659    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y400       FDRE (Prop_fdre_C_Q)         0.216    -4.443 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.100    -4.343    axi_clocking_i/clk_wiz_i/inst/seq_reg1[0]
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      5.000     5.000 r  
    H19                  IBUFDS                       0.000     5.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.895     5.895    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.088    -0.193 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.949     0.756    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.064     0.820 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.507     1.327    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.986     0.341    
                         clock uncertainty           -0.060     0.281    
    SLICE_X105Y400       FDRE (Setup_fdre_C_D)       -0.015     0.266    axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                           4.343    
  -------------------------------------------------------------------
                         slack                                  4.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.503    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.882 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.371    -2.511    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.023    -2.488 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.289    -2.199    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y400       FDRE (Prop_fdre_C_Q)         0.100    -2.099 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055    -2.044    axi_clocking_i/clk_wiz_i/inst/seq_reg1[0]
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.553     0.553    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -3.320 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.429    -2.891    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.045    -2.846 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.443    -2.403    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.204    -2.199    
    SLICE_X105Y400       FDRE (Hold_fdre_C_D)         0.047    -2.152    axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          2.152    
                         arrival time                          -2.044    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.091ns (64.473%)  route 0.050ns (35.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.503    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.882 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.371    -2.511    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.023    -2.488 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.289    -2.199    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y400       FDRE (Prop_fdre_C_Q)         0.091    -2.108 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.050    -2.058    axi_clocking_i/clk_wiz_i/inst/seq_reg1[6]
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.553     0.553    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -3.320 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.429    -2.891    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.045    -2.846 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.443    -2.403    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.204    -2.199    
    SLICE_X105Y400       FDRE (Hold_fdre_C_D)        -0.003    -2.202    axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          2.202    
                         arrival time                          -2.058    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.091ns (46.464%)  route 0.105ns (53.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.503    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.882 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.371    -2.511    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.023    -2.488 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.289    -2.199    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y400       FDRE (Prop_fdre_C_Q)         0.091    -2.108 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.105    -2.003    axi_clocking_i/clk_wiz_i/inst/seq_reg1[1]
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.553     0.553    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -3.320 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.429    -2.891    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.045    -2.846 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.443    -2.403    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.204    -2.199    
    SLICE_X105Y400       FDRE (Hold_fdre_C_D)         0.006    -2.193    axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          2.193    
                         arrival time                          -2.003    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.707%)  route 0.158ns (61.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.503    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.882 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.371    -2.511    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.023    -2.488 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.289    -2.199    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y400       FDRE (Prop_fdre_C_Q)         0.100    -2.099 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.158    -1.941    axi_clocking_i/clk_wiz_i/inst/seq_reg1[3]
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.553     0.553    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -3.320 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.429    -2.891    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.045    -2.846 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.443    -2.403    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.204    -2.199    
    SLICE_X105Y400       FDRE (Hold_fdre_C_D)         0.047    -2.152    axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          2.152    
                         arrival time                          -1.941    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.091ns (39.966%)  route 0.137ns (60.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.503    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.882 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.371    -2.511    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.023    -2.488 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.289    -2.199    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y400       FDRE (Prop_fdre_C_Q)         0.091    -2.108 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.137    -1.971    axi_clocking_i/clk_wiz_i/inst/seq_reg1[4]
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.553     0.553    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -3.320 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.429    -2.891    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.045    -2.846 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.443    -2.403    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.204    -2.199    
    SLICE_X105Y400       FDRE (Hold_fdre_C_D)        -0.003    -2.202    axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          2.202    
                         arrival time                          -1.971    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.100ns (34.799%)  route 0.187ns (65.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.503    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.882 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.371    -2.511    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.023    -2.488 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.289    -2.199    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y400       FDRE (Prop_fdre_C_Q)         0.100    -2.099 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.187    -1.912    axi_clocking_i/clk_wiz_i/inst/seq_reg1[5]
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.553     0.553    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -3.320 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.429    -2.891    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.045    -2.846 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.443    -2.403    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.204    -2.199    
    SLICE_X105Y400       FDRE (Hold_fdre_C_D)         0.049    -2.150    axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          2.150    
                         arrival time                          -1.912    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.091ns (33.736%)  route 0.179ns (66.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.503    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.882 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.371    -2.511    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.023    -2.488 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.289    -2.199    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y400       FDRE (Prop_fdre_C_Q)         0.091    -2.108 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.179    -1.929    axi_clocking_i/clk_wiz_i/inst/seq_reg1[2]
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.553     0.553    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -3.320 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.429    -2.891    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.045    -2.846 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.443    -2.403    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.204    -2.199    
    SLICE_X105Y400       FDRE (Hold_fdre_C_D)        -0.004    -2.203    axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          2.203    
                         arrival time                          -1.929    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi_clocking_i/clk_wiz_i/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.100ns (8.026%)  route 1.146ns (91.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.085ns
    Source Clock Delay      (SCD):    -2.199ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.503    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.882 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.371    -2.511    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFHCE_X0Y96         BUFH (Prop_bufh_I_O)         0.023    -2.488 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.289    -2.199    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk
    SLICE_X105Y400       FDRE                                         r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y400       FDRE (Prop_fdre_C_Q)         0.100    -2.099 r  axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           1.146    -0.953    axi_clocking_i/clk_wiz_i/inst/seq_reg1[7]
    BUFGCTRL_X0Y18       BUFGCTRL                                     r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    H19                  IBUFDS                       0.000     0.000 r  axi_clocking_i/clkin1_buf/O
                         net (fo=1, routed)           0.553     0.553    axi_clocking_i/clk_wiz_i/inst/clk_in1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -3.320 r  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.235    -2.085    axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y18       BUFGCTRL                                     r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/I0
                         clock pessimism              0.438    -1.647    
    BUFGCTRL_X0Y18       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.187    -1.460    axi_clocking_i/clk_wiz_i/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          1.460    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                  0.507    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_ip
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.349         5.000       3.651      BUFGCTRL_X0Y18   axi_clocking_i/clk_wiz_i/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            1.349         5.000       3.651      BUFHCE_X0Y96     axi_clocking_i/clk_wiz_i/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X105Y400   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X105Y400   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X105Y400   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X105Y400   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.700         5.000       4.300      SLICE_X105Y400   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         5.000       4.300      SLICE_X105Y400   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.700         5.000       4.300      SLICE_X105Y400   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y8  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X105Y400   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X105Y400   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X105Y400   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X105Y400   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X105Y400   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X105Y400   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X105Y400   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X105Y400   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X105Y400   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X105Y400   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X105Y400   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X105Y400   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X105Y400   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X105Y400   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X105Y400   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X105Y400   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X105Y400   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X105Y400   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X105Y400   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X105Y400   axi_clocking_i/clk_wiz_i/inst/seq_reg1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_ip
  To Clock:  clkfbout_clk_wiz_ip

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_ip
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.349         5.000       3.651      BUFGCTRL_X0Y22   axi_clocking_i/clk_wiz_i/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y8  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y8  axi_clocking_i/clk_wiz_i/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_200
  To Clock:  clk_200

Setup :            0  Failing Endpoints,  Worst Slack        0.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/wr_ptr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 0.254ns (5.977%)  route 3.996ns (94.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 6.557 - 5.000 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.467     1.467    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/clk
    SLICE_X186Y340       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y340       FDRE (Prop_fdre_C_Q)         0.254     1.721 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r_reg[5]/Q
                         net (fo=45, routed)          3.996     5.717    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/data_out
    SLICE_X205Y470       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/wr_ptr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.557     6.557    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/core_clk
    SLICE_X205Y470       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/wr_ptr_reg[3]/C
                         clock pessimism              0.086     6.643    
                         clock uncertainty           -0.035     6.608    
    SLICE_X205Y470       FDRE (Setup_fdre_C_R)       -0.295     6.313    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/wr_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                          6.313    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/wr_ptr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 0.254ns (5.977%)  route 3.996ns (94.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 6.557 - 5.000 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.467     1.467    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/clk
    SLICE_X186Y340       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y340       FDRE (Prop_fdre_C_Q)         0.254     1.721 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r_reg[5]/Q
                         net (fo=45, routed)          3.996     5.717    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/data_out
    SLICE_X205Y470       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/wr_ptr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.557     6.557    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/core_clk
    SLICE_X205Y470       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/wr_ptr_reg[4]/C
                         clock pessimism              0.086     6.643    
                         clock uncertainty           -0.035     6.608    
    SLICE_X205Y470       FDRE (Setup_fdre_C_R)       -0.295     6.313    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/wr_ptr_reg[4]
  -------------------------------------------------------------------
                         required time                          6.313    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/wr_ptr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 0.254ns (5.977%)  route 3.996ns (94.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 6.557 - 5.000 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.467     1.467    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/clk
    SLICE_X186Y340       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y340       FDRE (Prop_fdre_C_Q)         0.254     1.721 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r_reg[5]/Q
                         net (fo=45, routed)          3.996     5.717    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/data_out
    SLICE_X205Y470       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/wr_ptr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.557     6.557    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/core_clk
    SLICE_X205Y470       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/wr_ptr_reg[5]/C
                         clock pessimism              0.086     6.643    
                         clock uncertainty           -0.035     6.608    
    SLICE_X205Y470       FDRE (Setup_fdre_C_R)       -0.295     6.313    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/wr_ptr_reg[5]
  -------------------------------------------------------------------
                         required time                          6.313    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/wr_ptr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 0.254ns (5.977%)  route 3.996ns (94.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 6.557 - 5.000 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.467     1.467    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/clk
    SLICE_X186Y340       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y340       FDRE (Prop_fdre_C_Q)         0.254     1.721 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r_reg[5]/Q
                         net (fo=45, routed)          3.996     5.717    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/data_out
    SLICE_X205Y470       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/wr_ptr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.557     6.557    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/core_clk
    SLICE_X205Y470       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/wr_ptr_reg[6]/C
                         clock pessimism              0.086     6.643    
                         clock uncertainty           -0.035     6.608    
    SLICE_X205Y470       FDRE (Setup_fdre_C_R)       -0.295     6.313    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/wr_ptr_reg[6]
  -------------------------------------------------------------------
                         required time                          6.313    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/wr_ptr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 0.254ns (5.977%)  route 3.996ns (94.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 6.557 - 5.000 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.467     1.467    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/clk
    SLICE_X186Y340       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y340       FDRE (Prop_fdre_C_Q)         0.254     1.721 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r_reg[5]/Q
                         net (fo=45, routed)          3.996     5.717    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/data_out
    SLICE_X205Y470       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/wr_ptr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.557     6.557    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/core_clk
    SLICE_X205Y470       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/wr_ptr_reg[7]/C
                         clock pessimism              0.086     6.643    
                         clock uncertainty           -0.035     6.608    
    SLICE_X205Y470       FDRE (Setup_fdre_C_R)       -0.295     6.313    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/wr_ptr_reg[7]
  -------------------------------------------------------------------
                         required time                          6.313    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/middle_dout_reg[237]/R
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.216ns (5.387%)  route 3.794ns (94.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 6.316 - 5.000 ) 
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.421     1.421    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/clk
    SLICE_X170Y340       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y340       FDRE (Prop_fdre_C_Q)         0.216     1.637 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r_reg[5]/Q
                         net (fo=607, routed)         3.794     5.431    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/SR[0]
    SLICE_X161Y440       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/middle_dout_reg[237]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.316     6.316    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/core_clk
    SLICE_X161Y440       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/middle_dout_reg[237]/C
                         clock pessimism              0.086     6.402    
                         clock uncertainty           -0.035     6.367    
    SLICE_X161Y440       FDRE (Setup_fdre_C_R)       -0.295     6.072    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/middle_dout_reg[237]
  -------------------------------------------------------------------
                         required time                          6.072    
                         arrival time                          -5.431    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/middle_dout_reg[238]/R
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.216ns (5.387%)  route 3.794ns (94.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 6.316 - 5.000 ) 
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.421     1.421    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/clk
    SLICE_X170Y340       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y340       FDRE (Prop_fdre_C_Q)         0.216     1.637 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r_reg[5]/Q
                         net (fo=607, routed)         3.794     5.431    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/SR[0]
    SLICE_X161Y440       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/middle_dout_reg[238]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.316     6.316    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/core_clk
    SLICE_X161Y440       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/middle_dout_reg[238]/C
                         clock pessimism              0.086     6.402    
                         clock uncertainty           -0.035     6.367    
    SLICE_X161Y440       FDRE (Setup_fdre_C_R)       -0.295     6.072    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/middle_dout_reg[238]
  -------------------------------------------------------------------
                         required time                          6.072    
                         arrival time                          -5.431    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/dout_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.216ns (5.387%)  route 3.794ns (94.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 6.316 - 5.000 ) 
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.421     1.421    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/clk
    SLICE_X170Y340       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y340       FDRE (Prop_fdre_C_Q)         0.216     1.637 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r_reg[5]/Q
                         net (fo=607, routed)         3.794     5.431    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/SR[0]
    SLICE_X160Y440       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/dout_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.316     6.316    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/core_clk
    SLICE_X160Y440       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/dout_valid_reg/C
                         clock pessimism              0.086     6.402    
                         clock uncertainty           -0.035     6.367    
    SLICE_X160Y440       FDRE (Setup_fdre_C_R)       -0.271     6.096    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/dout_valid_reg
  -------------------------------------------------------------------
                         required time                          6.096    
                         arrival time                          -5.431    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.216ns (5.387%)  route 3.794ns (94.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 6.316 - 5.000 ) 
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.421     1.421    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/clk
    SLICE_X170Y340       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y340       FDRE (Prop_fdre_C_Q)         0.216     1.637 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r_reg[5]/Q
                         net (fo=607, routed)         3.794     5.431    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/SR[0]
    SLICE_X160Y440       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.316     6.316    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/core_clk
    SLICE_X160Y440       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo_valid_reg/C
                         clock pessimism              0.086     6.402    
                         clock uncertainty           -0.035     6.367    
    SLICE_X160Y440       FDRE (Setup_fdre_C_R)       -0.271     6.096    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo_valid_reg
  -------------------------------------------------------------------
                         required time                          6.096    
                         arrival time                          -5.431    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/middle_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.216ns (5.387%)  route 3.794ns (94.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 6.316 - 5.000 ) 
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.421     1.421    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/clk
    SLICE_X170Y340       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y340       FDRE (Prop_fdre_C_Q)         0.216     1.637 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r_reg[5]/Q
                         net (fo=607, routed)         3.794     5.431    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/SR[0]
    SLICE_X160Y440       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/middle_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.316     6.316    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/core_clk
    SLICE_X160Y440       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/middle_valid_reg/C
                         clock pessimism              0.086     6.402    
                         clock uncertainty           -0.035     6.367    
    SLICE_X160Y440       FDRE (Setup_fdre_C_R)       -0.271     6.096    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/middle_valid_reg
  -------------------------------------------------------------------
                         required time                          6.096    
                         arrival time                          -5.431    
  -------------------------------------------------------------------
                         slack                                  0.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/middle_dout_reg[162]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/dout_reg[162]/D
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.144ns (31.786%)  route 0.309ns (68.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       0.813     0.813    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/core_clk
    SLICE_X184Y399       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/middle_dout_reg[162]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y399       FDRE (Prop_fdre_C_Q)         0.118     0.931 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/middle_dout_reg[162]/Q
                         net (fo=1, routed)           0.309     1.240    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/middle_dout_reg[288][162]
    SLICE_X184Y400       LUT3 (Prop_lut3_I0_O)        0.026     1.266 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/dout[162]_i_1/O
                         net (fo=1, routed)           0.000     1.266    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo_n_129
    SLICE_X184Y400       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/dout_reg[162]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.162     1.162    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/core_clk
    SLICE_X184Y400       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/dout_reg[162]/C
                         clock pessimism             -0.048     1.114    
    SLICE_X184Y400       FDRE (Hold_fdre_C_D)         0.096     1.210    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/dout_reg[162]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.100ns (17.067%)  route 0.486ns (82.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.024ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       0.680     0.680    nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X193Y295       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y295       FDRE (Prop_fdre_C_Q)         0.100     0.780 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.486     1.266    nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ADDRARDADDR[2]
    RAMB36_X13Y60        RAMB36E1                                     r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.024     1.024    nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X13Y60        RAMB36E1                                     r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism             -0.008     1.016    
    RAMB36_X13Y60        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.199    nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/queue_reg_2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.107ns (41.791%)  route 0.149ns (58.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       0.845     0.845    nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/axis_aclk
    SLICE_X162Y410       FDRE                                         r  nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y410       FDRE (Prop_fdre_C_Q)         0.107     0.952 r  nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/wr_ptr_reg[2]/Q
                         net (fo=9, routed)           0.149     1.101    nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/wr_ptr_reg__0[2]
    RAMB36_X10Y82        RAMB36E1                                     r  nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/queue_reg_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.140     1.140    nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/axis_aclk
    RAMB36_X10Y82        RAMB36E1                                     r  nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/queue_reg_2/CLKBWRCLK
                         clock pessimism             -0.254     0.886    
    RAMB36_X10Y82        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.147     1.033    nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/queue_reg_2
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/pcs_pma_status_vector_reg[225]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_10g_interface_0/inst/pcspmastatusvector7_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.100ns (43.779%)  route 0.128ns (56.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.765ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       0.765     0.765    nf_10g_interface_0/inst/nf_10g_interface_shared_i/core_clk
    SLICE_X198Y300       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/pcs_pma_status_vector_reg[225]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y300       FDRE (Prop_fdre_C_Q)         0.100     0.865 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/pcs_pma_status_vector_reg[225]/Q
                         net (fo=1, routed)           0.128     0.993    nf_10g_interface_0/inst/pcspma_status_vector[225]
    SLICE_X198Y299       FDRE                                         r  nf_10g_interface_0/inst/pcspmastatusvector7_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       0.893     0.893    nf_10g_interface_0/inst/core_clk
    SLICE_X198Y299       FDRE                                         r  nf_10g_interface_0/inst/pcspmastatusvector7_reg_reg[1]/C
                         clock pessimism             -0.008     0.885    
    SLICE_X198Y299       FDRE (Hold_fdre_C_D)         0.038     0.923    nf_10g_interface_0/inst/pcspmastatusvector7_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 nf_datapath_0/parser_0/inst/pktin_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_datapath_0/parser_0/inst/pktin_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.353ns (79.432%)  route 0.091ns (20.568%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       0.729     0.729    nf_datapath_0/parser_0/inst/axis_aclk
    SLICE_X175Y345       FDRE                                         r  nf_datapath_0/parser_0/inst/pktin_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y345       FDRE (Prop_fdre_C_Q)         0.100     0.829 r  nf_datapath_0/parser_0/inst/pktin_reg_reg[3]/Q
                         net (fo=2, routed)           0.091     0.920    nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/S[2]
    SLICE_X175Y345       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.032 r  nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/pktin_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.032    nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/pktin_reg_reg[3]_i_1_n_0
    SLICE_X175Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.057 r  nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/pktin_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.057    nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/pktin_reg_reg[7]_i_1_n_0
    SLICE_X175Y347       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.082 r  nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/pktin_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.082    nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/pktin_reg_reg[11]_i_1_n_0
    SLICE_X175Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.107 r  nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/pktin_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.107    nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/pktin_reg_reg[15]_i_1_n_0
    SLICE_X175Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.132 r  nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/pktin_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.132    nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/pktin_reg_reg[19]_i_1_n_0
    SLICE_X175Y350       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.173 r  nf_datapath_0/parser_0/inst/in_arb_fifo/fifo/pktin_reg_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.173    nf_datapath_0/parser_0/inst/pktin_reg0[20]
    SLICE_X175Y350       FDRE                                         r  nf_datapath_0/parser_0/inst/pktin_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.059     1.059    nf_datapath_0/parser_0/inst/axis_aclk
    SLICE_X175Y350       FDRE                                         r  nf_datapath_0/parser_0/inst/pktin_reg_reg[20]/C
                         clock pessimism             -0.028     1.031    
    SLICE_X175Y350       FDRE (Hold_fdre_C_D)         0.071     1.102    nf_datapath_0/parser_0/inst/pktin_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/o_tdata_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/fifo/queue_reg_0/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.091ns (39.947%)  route 0.137ns (60.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       0.887     0.887    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/core_clk
    SLICE_X175Y439       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/o_tdata_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y439       FDRE (Prop_fdre_C_Q)         0.091     0.978 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/o_tdata_reg[58]/Q
                         net (fo=1, routed)           0.137     1.115    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/fifo/din[58]
    RAMB36_X11Y87        RAMB36E1                                     r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/fifo/queue_reg_0/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.180     1.180    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/fifo/core_clk
    RAMB36_X11Y87        RAMB36E1                                     r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/fifo/queue_reg_0/CLKBWRCLK
                         clock pessimism             -0.255     0.925    
    RAMB36_X11Y87        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.117     1.042    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/fifo/queue_reg_0
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.128ns (27.729%)  route 0.334ns (72.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       0.611     0.611    control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X167Y290       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y290       FDRE (Prop_fdre_C_Q)         0.100     0.711 f  control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[16]/Q
                         net (fo=7, routed)           0.334     1.045    control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[15]
    SLICE_X168Y301       LUT5 (Prop_lut5_I4_O)        0.028     1.073 r  control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[2]_i_1/O
                         net (fo=1, routed)           0.000     1.073    control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst_n_51
    SLICE_X168Y301       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       0.920     0.920    control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X168Y301       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                         clock pessimism             -0.008     0.912    
    SLICE_X168Y301       FDRE (Hold_fdre_C_D)         0.087     0.999    control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nf_datapath_0/parser_0/inst/in_arb_fifo/dout_reg[159]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_2/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.328%)  route 0.140ns (60.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       0.835     0.835    nf_datapath_0/parser_0/inst/in_arb_fifo/axis_aclk
    SLICE_X163Y426       FDRE                                         r  nf_datapath_0/parser_0/inst/in_arb_fifo/dout_reg[159]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y426       FDRE (Prop_fdre_C_Q)         0.091     0.926 r  nf_datapath_0/parser_0/inst/in_arb_fifo/dout_reg[159]/Q
                         net (fo=2, routed)           0.140     1.066    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/fifo/din[159]
    RAMB36_X10Y85        RAMB36E1                                     r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_2/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.127     1.127    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/fifo/core_clk
    RAMB36_X10Y85        RAMB36E1                                     r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_2/CLKBWRCLK
                         clock pessimism             -0.254     0.873    
    RAMB36_X10Y85        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[15])
                                                      0.119     0.992    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_2
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/o_tdata_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/fifo/queue_reg_0/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.107ns (46.013%)  route 0.126ns (53.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       0.886     0.886    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/core_clk
    SLICE_X174Y437       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/o_tdata_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y437       FDRE (Prop_fdre_C_Q)         0.107     0.993 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/o_tdata_reg[42]/Q
                         net (fo=1, routed)           0.126     1.119    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/fifo/din[42]
    RAMB36_X11Y87        RAMB36E1                                     r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/fifo/queue_reg_0/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.180     1.180    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/fifo/core_clk
    RAMB36_X11Y87        RAMB36E1                                     r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/fifo/queue_reg_0/CLKBWRCLK
                         clock pessimism             -0.255     0.925    
    RAMB36_X11Y87        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.119     1.044    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/fifo/queue_reg_0
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/s_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.157ns (35.751%)  route 0.282ns (64.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       0.623     0.623    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X170Y295       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y295       FDRE (Prop_fdre_C_Q)         0.091     0.714 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/Q
                         net (fo=4, routed)           0.282     0.996    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/src_rcv
    SLICE_X170Y302       LUT4 (Prop_lut4_I1_O)        0.066     1.062 r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/s_ready_i_1__1/O
                         net (fo=1, routed)           0.000     1.062    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/s_ready_i_1__1_n_0
    SLICE_X170Y302       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/s_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       0.933     0.933    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/out
    SLICE_X170Y302       FDRE                                         r  control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/s_ready_reg/C
                         clock pessimism             -0.008     0.925    
    SLICE_X170Y302       FDRE (Hold_fdre_C_D)         0.061     0.986    control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/s_ready_reg
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { axi_clocking_i/clk_wiz_i/clk_out1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         5.000       3.107      RAMB36_X10Y88   nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.893         5.000       3.107      RAMB36_X10Y88   nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893         5.000       3.107      RAMB18_X9Y176   nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.893         5.000       3.107      RAMB18_X9Y176   nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/fifo/queue_reg_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         5.000       3.107      RAMB36_X11Y58   identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.893         5.000       3.107      RAMB36_X11Y58   identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         5.000       3.107      RAMB36_X10Y57   identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.893         5.000       3.107      RAMB36_X10Y57   identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         5.000       3.107      RAMB36_X10Y59   identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.893         5.000       3.107      RAMB36_X10Y59   identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         2.500       1.826      SLICE_X162Y174  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_216_221/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         2.500       1.826      SLICE_X162Y174  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_216_221/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         2.500       1.826      SLICE_X162Y174  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_216_221/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         2.500       1.826      SLICE_X162Y174  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_216_221/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         2.500       1.826      SLICE_X162Y174  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_216_221/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         2.500       1.826      SLICE_X162Y174  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_216_221/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.674         2.500       1.826      SLICE_X162Y174  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_216_221/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.674         2.500       1.826      SLICE_X162Y174  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_216_221/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         2.500       1.826      SLICE_X152Y171  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_234_239/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         2.500       1.826      SLICE_X152Y171  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_234_239/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         2.500       1.826      SLICE_X158Y168  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         2.500       1.826      SLICE_X158Y168  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         2.500       1.826      SLICE_X158Y168  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         2.500       1.826      SLICE_X158Y168  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         2.500       1.826      SLICE_X158Y168  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         2.500       1.826      SLICE_X158Y168  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.674         2.500       1.826      SLICE_X158Y168  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.674         2.500       1.826      SLICE_X158Y168  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         2.500       1.826      SLICE_X162Y162  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_156_161/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         2.500       1.826      SLICE_X162Y162  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_156_161/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       15.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.106ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.340ns (26.244%)  route 0.956ns (73.755%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 18.890 - 16.667 ) 
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314     1.314    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     1.394 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.130     2.524    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X74Y224        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y224        FDCE (Prop_fdce_C_Q)         0.254     2.778 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.463     3.240    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/tdi_shifter_reg[0][5]
    SLICE_X72Y224        LUT6 (Prop_lut6_I0_O)        0.043     3.283 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.240     3.523    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X72Y224        LUT5 (Prop_lut5_I0_O)        0.043     3.566 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.253     3.819    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
    SLICE_X71Y224        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    17.797    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    17.869 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.021    18.890    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X71Y224        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.258    19.148    
                         clock uncertainty           -0.035    19.113    
    SLICE_X71Y224        FDRE (Setup_fdre_C_CE)      -0.188    18.925    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                 15.106    

Slack (MET) :             15.289ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.370ns  (logic 0.309ns (22.558%)  route 1.061ns (77.442%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.229ns = ( 35.562 - 33.333 ) 
    Source Clock Delay      (SCD):    2.525ns = ( 19.191 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080    18.060 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.131    19.191    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X71Y224        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y224        FDRE (Prop_fdre_C_Q)         0.223    19.414 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.331    19.745    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X69Y224        LUT6 (Prop_lut6_I4_O)        0.043    19.788 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.730    20.518    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X72Y219        LUT4 (Prop_lut4_I0_O)        0.043    20.561 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    20.561    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X72Y219        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    34.536 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.026    35.562    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X72Y219        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.258    35.820    
                         clock uncertainty           -0.035    35.784    
    SLICE_X72Y219        FDCE (Setup_fdce_C_D)        0.066    35.850    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         35.850    
                         arrival time                         -20.561    
  -------------------------------------------------------------------
                         slack                                 15.289    

Slack (MET) :             15.304ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.370ns  (logic 0.309ns (22.558%)  route 1.061ns (77.442%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.229ns = ( 35.562 - 33.333 ) 
    Source Clock Delay      (SCD):    2.525ns = ( 19.191 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080    18.060 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.131    19.191    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X71Y224        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y224        FDRE (Prop_fdre_C_Q)         0.223    19.414 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.331    19.745    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X69Y224        LUT6 (Prop_lut6_I4_O)        0.043    19.788 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.730    20.518    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X72Y219        LUT5 (Prop_lut5_I0_O)        0.043    20.561 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    20.561    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X72Y219        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    34.536 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.026    35.562    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X72Y219        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.258    35.820    
                         clock uncertainty           -0.035    35.784    
    SLICE_X72Y219        FDCE (Setup_fdce_C_D)        0.081    35.865    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         35.865    
                         arrival time                         -20.561    
  -------------------------------------------------------------------
                         slack                                 15.304    

Slack (MET) :             15.377ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.246ns  (logic 0.309ns (24.802%)  route 0.937ns (75.198%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.226ns = ( 35.559 - 33.333 ) 
    Source Clock Delay      (SCD):    2.525ns = ( 19.191 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080    18.060 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.131    19.191    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X71Y224        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y224        FDRE (Prop_fdre_C_Q)         0.223    19.414 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.331    19.745    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X69Y224        LUT6 (Prop_lut6_I4_O)        0.043    19.788 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.606    20.394    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X73Y221        LUT4 (Prop_lut4_I0_O)        0.043    20.437 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    20.437    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X73Y221        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    34.536 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.023    35.559    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X73Y221        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.258    35.817    
                         clock uncertainty           -0.035    35.781    
    SLICE_X73Y221        FDCE (Setup_fdce_C_D)        0.033    35.814    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         35.814    
                         arrival time                         -20.437    
  -------------------------------------------------------------------
                         slack                                 15.377    

Slack (MET) :             15.389ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.253ns  (logic 0.316ns (25.222%)  route 0.937ns (74.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.226ns = ( 35.559 - 33.333 ) 
    Source Clock Delay      (SCD):    2.525ns = ( 19.191 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080    18.060 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.131    19.191    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X71Y224        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y224        FDRE (Prop_fdre_C_Q)         0.223    19.414 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.331    19.745    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X69Y224        LUT6 (Prop_lut6_I4_O)        0.043    19.788 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.606    20.394    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X73Y221        LUT5 (Prop_lut5_I0_O)        0.050    20.444 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    20.444    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X73Y221        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    34.536 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.023    35.559    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X73Y221        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.258    35.817    
                         clock uncertainty           -0.035    35.781    
    SLICE_X73Y221        FDCE (Setup_fdce_C_D)        0.052    35.833    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         35.833    
                         arrival time                         -20.444    
  -------------------------------------------------------------------
                         slack                                 15.389    

Slack (MET) :             15.453ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.205ns  (logic 0.309ns (25.635%)  route 0.896ns (74.365%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.229ns = ( 35.562 - 33.333 ) 
    Source Clock Delay      (SCD):    2.525ns = ( 19.191 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080    18.060 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.131    19.191    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X71Y224        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y224        FDRE (Prop_fdre_C_Q)         0.223    19.414 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.331    19.745    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X69Y224        LUT6 (Prop_lut6_I4_O)        0.043    19.788 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.566    20.354    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X72Y219        LUT6 (Prop_lut6_I0_O)        0.043    20.397 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    20.397    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X72Y219        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    34.536 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.026    35.562    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X72Y219        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.258    35.820    
                         clock uncertainty           -0.035    35.784    
    SLICE_X72Y219        FDCE (Setup_fdce_C_D)        0.065    35.849    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         35.849    
                         arrival time                         -20.397    
  -------------------------------------------------------------------
                         slack                                 15.453    

Slack (MET) :             15.512ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.109ns  (logic 0.309ns (27.858%)  route 0.800ns (72.142%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.226ns = ( 35.559 - 33.333 ) 
    Source Clock Delay      (SCD):    2.525ns = ( 19.191 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080    18.060 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.131    19.191    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X71Y224        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y224        FDRE (Prop_fdre_C_Q)         0.223    19.414 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.331    19.745    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X69Y224        LUT6 (Prop_lut6_I4_O)        0.043    19.788 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.469    20.257    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X73Y221        LUT2 (Prop_lut2_I0_O)        0.043    20.300 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    20.300    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X73Y221        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    34.536 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.023    35.559    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X73Y221        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.258    35.817    
                         clock uncertainty           -0.035    35.781    
    SLICE_X73Y221        FDCE (Setup_fdce_C_D)        0.031    35.812    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         35.812    
                         arrival time                         -20.300    
  -------------------------------------------------------------------
                         slack                                 15.512    

Slack (MET) :             15.524ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.118ns  (logic 0.318ns (28.439%)  route 0.800ns (71.561%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.226ns = ( 35.559 - 33.333 ) 
    Source Clock Delay      (SCD):    2.525ns = ( 19.191 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080    18.060 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.131    19.191    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X71Y224        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y224        FDRE (Prop_fdre_C_Q)         0.223    19.414 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.331    19.745    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X69Y224        LUT6 (Prop_lut6_I4_O)        0.043    19.788 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.469    20.257    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X73Y221        LUT3 (Prop_lut3_I0_O)        0.052    20.309 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    20.309    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X73Y221        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    34.536 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.023    35.559    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X73Y221        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.258    35.817    
                         clock uncertainty           -0.035    35.781    
    SLICE_X73Y221        FDCE (Setup_fdce_C_D)        0.052    35.833    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         35.833    
                         arrival time                         -20.309    
  -------------------------------------------------------------------
                         slack                                 15.524    

Slack (MET) :             15.546ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.113ns  (logic 0.309ns (27.753%)  route 0.804ns (72.247%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.229ns = ( 35.562 - 33.333 ) 
    Source Clock Delay      (SCD):    2.525ns = ( 19.191 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080    18.060 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.131    19.191    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X71Y224        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y224        FDRE (Prop_fdre_C_Q)         0.223    19.414 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.331    19.745    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X69Y224        LUT6 (Prop_lut6_I4_O)        0.043    19.788 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.474    20.262    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X72Y219        LUT3 (Prop_lut3_I0_O)        0.043    20.305 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    20.305    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X72Y219        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    34.536 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.026    35.562    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X72Y219        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.258    35.820    
                         clock uncertainty           -0.035    35.784    
    SLICE_X72Y219        FDCE (Setup_fdce_C_D)        0.066    35.850    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         35.850    
                         arrival time                         -20.305    
  -------------------------------------------------------------------
                         slack                                 15.546    

Slack (MET) :             15.815ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.839ns  (logic 0.309ns (36.838%)  route 0.530ns (63.161%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 35.558 - 33.333 ) 
    Source Clock Delay      (SCD):    2.525ns = ( 19.191 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.314    17.980    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080    18.060 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.131    19.191    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X71Y224        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y224        FDRE (Prop_fdre_C_Q)         0.223    19.414 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.190    19.604    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/sync
    SLICE_X67Y224        LUT6 (Prop_lut6_I1_O)        0.043    19.647 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.340    19.987    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/p_22_out__0
    SLICE_X66Y224        LUT6 (Prop_lut6_I1_O)        0.043    20.030 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    20.030    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_31
    SLICE_X66Y224        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.131    34.464    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    34.536 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.022    35.558    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X66Y224        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.258    35.816    
                         clock uncertainty           -0.035    35.780    
    SLICE_X66Y224        FDCE (Setup_fdce_C_D)        0.065    35.845    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         35.845    
                         arrival time                         -20.030    
  -------------------------------------------------------------------
                         slack                                 15.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.091ns (50.318%)  route 0.090ns (49.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.732 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.560     1.292    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X75Y229        FDPE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y229        FDPE (Prop_fdpe_C_Q)         0.091     1.383 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.090     1.473    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X74Y229        SRL16E                                       r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.855 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.759     1.614    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X74Y229        SRL16E                                       r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.311     1.303    
    SLICE_X74Y229        SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.367    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.107ns (28.953%)  route 0.263ns (71.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.732 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.570     1.302    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X72Y200        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y200        FDCE (Prop_fdce_C_Q)         0.107     1.409 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/Q
                         net (fo=2, routed)           0.263     1.671    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[26]
    SLICE_X70Y199        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.855 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.845     1.700    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X70Y199        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
                         clock pessimism             -0.131     1.569    
    SLICE_X70Y199        FDCE (Hold_fdce_C_D)        -0.004     1.565    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.118ns (27.684%)  route 0.308ns (72.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.732 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.561     1.293    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X72Y219        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y219        FDCE (Prop_fdce_C_Q)         0.118     1.411 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.308     1.719    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X73Y199        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.855 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.844     1.699    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X73Y199        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                         clock pessimism             -0.131     1.568    
    SLICE_X73Y199        FDCE (Hold_fdce_C_D)         0.040     1.608    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.713%)  route 0.057ns (36.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.732 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.557     1.289    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X76Y229        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y229        FDCE (Prop_fdce_C_Q)         0.100     1.389 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/Q
                         net (fo=2, routed)           0.057     1.446    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1_n_0
    SLICE_X77Y229        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.855 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.756     1.611    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X77Y229        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
                         clock pessimism             -0.311     1.300    
    SLICE_X77Y229        FDCE (Hold_fdce_C_D)         0.032     1.332    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.107ns (27.900%)  route 0.277ns (72.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.732 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.570     1.302    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X72Y200        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y200        FDCE (Prop_fdce_C_Q)         0.107     1.409 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/Q
                         net (fo=2, routed)           0.277     1.685    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[25]
    SLICE_X70Y199        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.855 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.845     1.700    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X70Y199        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                         clock pessimism             -0.131     1.569    
    SLICE_X70Y199        FDCE (Hold_fdce_C_D)         0.002     1.571    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.100ns (23.717%)  route 0.322ns (76.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.732 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.568     1.300    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X75Y208        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y208        FDCE (Prop_fdce_C_Q)         0.100     1.400 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/Q
                         net (fo=3, routed)           0.322     1.721    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[8]
    SLICE_X70Y199        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.855 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.845     1.700    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X70Y199        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
                         clock pessimism             -0.131     1.569    
    SLICE_X70Y199        FDCE (Hold_fdce_C_D)         0.037     1.606    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.107ns (27.361%)  route 0.284ns (72.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.732 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.570     1.302    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X72Y200        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y200        FDCE (Prop_fdce_C_Q)         0.107     1.409 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/Q
                         net (fo=2, routed)           0.284     1.693    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[24]
    SLICE_X70Y199        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.855 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.845     1.700    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X70Y199        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
                         clock pessimism             -0.131     1.569    
    SLICE_X70Y199        FDCE (Hold_fdce_C_D)         0.004     1.573    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.548%)  route 0.104ns (53.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.732 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.560     1.292    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X75Y229        FDPE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y229        FDPE (Prop_fdpe_C_Q)         0.091     1.383 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.104     1.487    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X74Y229        SRL16E                                       r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.855 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.759     1.614    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X74Y229        SRL16E                                       r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.311     1.303    
    SLICE_X74Y229        SRL16E (Hold_srl16e_CLK_D)
                                                      0.058     1.361    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.100ns (36.374%)  route 0.175ns (63.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.732 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.657     1.389    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y199        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y199        FDCE (Prop_fdce_C_Q)         0.100     1.489 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.175     1.664    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[31]
    SLICE_X60Y200        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.855 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.774     1.629    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y200        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.131     1.498    
    SLICE_X60Y200        FDCE (Hold_fdce_C_D)         0.037     1.535    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.107ns (26.580%)  route 0.296ns (73.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.706     0.706    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.732 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.569     1.301    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X74Y203        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y203        FDCE (Prop_fdce_C_Q)         0.107     1.408 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/Q
                         net (fo=3, routed)           0.296     1.703    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[9]
    SLICE_X71Y199        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.825     0.825    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.855 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.845     1.700    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X71Y199        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
                         clock pessimism             -0.131     1.569    
    SLICE_X71Y199        FDCE (Hold_fdce_C_D)         0.004     1.573    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.349         33.333      31.984     BUFGCTRL_X0Y3  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X67Y226  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X67Y226  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X70Y230  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X68Y226  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[5]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X65Y226  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X73Y226  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X74Y224  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
Min Period        n/a     FDCE/C       n/a            0.750         33.333      32.583     SLICE_X74Y224  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
Min Period        n/a     FDRE/C       n/a            0.750         33.333      32.583     SLICE_X74Y229  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.550         16.667      16.117     SLICE_X74Y229  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.550         16.667      16.117     SLICE_X74Y229  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.550         16.667      16.117     SLICE_X74Y229  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.550         16.667      16.117     SLICE_X70Y219  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.550         16.667      16.117     SLICE_X70Y219  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.550         16.667      16.117     SLICE_X74Y220  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.550         16.667      16.117     SLICE_X74Y220  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.550         16.667      16.117     SLICE_X70Y219  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.550         16.667      16.117     SLICE_X70Y219  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.550         16.667      16.117     SLICE_X70Y220  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X74Y226  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X74Y226  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X74Y226  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X74Y226  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X68Y209  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.550         16.666      16.116     SLICE_X68Y209  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.550         16.666      16.116     SLICE_X68Y209  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.550         16.666      16.116     SLICE_X68Y209  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.550         16.666      16.116     SLICE_X68Y210  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.550         16.666      16.116     SLICE_X68Y210  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       13.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.259ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.137ns  (logic 0.395ns (12.593%)  route 2.742ns (87.407%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.689ns = ( 34.022 - 33.333 ) 
    Source Clock Delay      (SCD):    0.706ns = ( 17.372 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.706    17.372    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X72Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y225        FDCE (Prop_fdce_C_Q)         0.172    17.544 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=12, routed)          0.921    18.465    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[3]
    SLICE_X71Y225        LUT3 (Prop_lut3_I2_O)        0.051    18.516 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.423    18.939    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X71Y224        LUT6 (Prop_lut6_I5_O)        0.129    19.068 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.596    19.664    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X73Y221        LUT3 (Prop_lut3_I0_O)        0.043    19.707 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.801    20.509    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1_n_0
    SLICE_X75Y212        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.689    34.022    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X75Y212        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.018    34.040    
                         clock uncertainty           -0.035    34.005    
    SLICE_X75Y212        FDCE (Setup_fdce_C_CE)      -0.237    33.768    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.768    
                         arrival time                         -20.509    
  -------------------------------------------------------------------
                         slack                                 13.259    

Slack (MET) :             13.259ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.137ns  (logic 0.395ns (12.593%)  route 2.742ns (87.407%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.689ns = ( 34.022 - 33.333 ) 
    Source Clock Delay      (SCD):    0.706ns = ( 17.372 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.706    17.372    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X72Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y225        FDCE (Prop_fdce_C_Q)         0.172    17.544 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=12, routed)          0.921    18.465    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[3]
    SLICE_X71Y225        LUT3 (Prop_lut3_I2_O)        0.051    18.516 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.423    18.939    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X71Y224        LUT6 (Prop_lut6_I5_O)        0.129    19.068 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.596    19.664    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X73Y221        LUT3 (Prop_lut3_I0_O)        0.043    19.707 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.801    20.509    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1_n_0
    SLICE_X75Y212        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.689    34.022    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X75Y212        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.018    34.040    
                         clock uncertainty           -0.035    34.005    
    SLICE_X75Y212        FDCE (Setup_fdce_C_CE)      -0.237    33.768    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.768    
                         arrival time                         -20.509    
  -------------------------------------------------------------------
                         slack                                 13.259    

Slack (MET) :             13.259ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.137ns  (logic 0.395ns (12.593%)  route 2.742ns (87.407%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.689ns = ( 34.022 - 33.333 ) 
    Source Clock Delay      (SCD):    0.706ns = ( 17.372 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.706    17.372    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X72Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y225        FDCE (Prop_fdce_C_Q)         0.172    17.544 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=12, routed)          0.921    18.465    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[3]
    SLICE_X71Y225        LUT3 (Prop_lut3_I2_O)        0.051    18.516 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.423    18.939    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X71Y224        LUT6 (Prop_lut6_I5_O)        0.129    19.068 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.596    19.664    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X73Y221        LUT3 (Prop_lut3_I0_O)        0.043    19.707 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.801    20.509    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1_n_0
    SLICE_X75Y212        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.689    34.022    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X75Y212        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.018    34.040    
                         clock uncertainty           -0.035    34.005    
    SLICE_X75Y212        FDCE (Setup_fdce_C_CE)      -0.237    33.768    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         33.768    
                         arrival time                         -20.509    
  -------------------------------------------------------------------
                         slack                                 13.259    

Slack (MET) :             13.259ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.137ns  (logic 0.395ns (12.593%)  route 2.742ns (87.407%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.689ns = ( 34.022 - 33.333 ) 
    Source Clock Delay      (SCD):    0.706ns = ( 17.372 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.706    17.372    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X72Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y225        FDCE (Prop_fdce_C_Q)         0.172    17.544 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=12, routed)          0.921    18.465    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[3]
    SLICE_X71Y225        LUT3 (Prop_lut3_I2_O)        0.051    18.516 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.423    18.939    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X71Y224        LUT6 (Prop_lut6_I5_O)        0.129    19.068 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.596    19.664    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X73Y221        LUT3 (Prop_lut3_I0_O)        0.043    19.707 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.801    20.509    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1_n_0
    SLICE_X75Y212        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.689    34.022    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X75Y212        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.018    34.040    
                         clock uncertainty           -0.035    34.005    
    SLICE_X75Y212        FDCE (Setup_fdce_C_CE)      -0.237    33.768    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         33.768    
                         arrival time                         -20.509    
  -------------------------------------------------------------------
                         slack                                 13.259    

Slack (MET) :             13.259ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.137ns  (logic 0.395ns (12.593%)  route 2.742ns (87.407%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.689ns = ( 34.022 - 33.333 ) 
    Source Clock Delay      (SCD):    0.706ns = ( 17.372 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.706    17.372    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X72Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y225        FDCE (Prop_fdce_C_Q)         0.172    17.544 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=12, routed)          0.921    18.465    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[3]
    SLICE_X71Y225        LUT3 (Prop_lut3_I2_O)        0.051    18.516 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.423    18.939    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X71Y224        LUT6 (Prop_lut6_I5_O)        0.129    19.068 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.596    19.664    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X73Y221        LUT3 (Prop_lut3_I0_O)        0.043    19.707 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.801    20.509    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1_n_0
    SLICE_X75Y212        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.689    34.022    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X75Y212        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.018    34.040    
                         clock uncertainty           -0.035    34.005    
    SLICE_X75Y212        FDCE (Setup_fdce_C_CE)      -0.237    33.768    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         33.768    
                         arrival time                         -20.509    
  -------------------------------------------------------------------
                         slack                                 13.259    

Slack (MET) :             13.323ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.006ns  (logic 0.395ns (13.139%)  route 2.611ns (86.861%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.623ns = ( 33.956 - 33.333 ) 
    Source Clock Delay      (SCD):    0.706ns = ( 17.372 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.706    17.372    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X72Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y225        FDCE (Prop_fdce_C_Q)         0.172    17.544 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=12, routed)          0.921    18.465    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[3]
    SLICE_X71Y225        LUT3 (Prop_lut3_I2_O)        0.051    18.516 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.423    18.939    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X71Y224        LUT6 (Prop_lut6_I5_O)        0.129    19.068 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.596    19.664    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X73Y221        LUT3 (Prop_lut3_I0_O)        0.043    19.707 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.671    20.378    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1_n_0
    SLICE_X76Y212        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.623    33.956    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X76Y212        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.018    33.974    
                         clock uncertainty           -0.035    33.938    
    SLICE_X76Y212        FDCE (Setup_fdce_C_CE)      -0.237    33.701    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         33.701    
                         arrival time                         -20.378    
  -------------------------------------------------------------------
                         slack                                 13.323    

Slack (MET) :             13.353ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.918ns  (logic 0.395ns (13.538%)  route 2.523ns (86.462%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.564ns = ( 33.897 - 33.333 ) 
    Source Clock Delay      (SCD):    0.706ns = ( 17.372 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.706    17.372    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X72Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y225        FDCE (Prop_fdce_C_Q)         0.172    17.544 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=12, routed)          0.921    18.465    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[3]
    SLICE_X71Y225        LUT3 (Prop_lut3_I2_O)        0.051    18.516 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.423    18.939    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X71Y224        LUT6 (Prop_lut6_I5_O)        0.129    19.068 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.596    19.664    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X73Y221        LUT3 (Prop_lut3_I0_O)        0.043    19.707 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.583    20.290    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1_n_0
    SLICE_X76Y214        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.564    33.897    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X76Y214        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.018    33.915    
                         clock uncertainty           -0.035    33.880    
    SLICE_X76Y214        FDCE (Setup_fdce_C_CE)      -0.237    33.643    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         33.643    
                         arrival time                         -20.290    
  -------------------------------------------------------------------
                         slack                                 13.353    

Slack (MET) :             13.449ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.767ns  (logic 0.395ns (14.273%)  route 2.372ns (85.727%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 33.843 - 33.333 ) 
    Source Clock Delay      (SCD):    0.706ns = ( 17.372 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.706    17.372    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X72Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y225        FDCE (Prop_fdce_C_Q)         0.172    17.544 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=12, routed)          0.921    18.465    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[3]
    SLICE_X71Y225        LUT3 (Prop_lut3_I2_O)        0.051    18.516 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.423    18.939    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X71Y224        LUT6 (Prop_lut6_I5_O)        0.129    19.068 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.596    19.664    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X73Y221        LUT3 (Prop_lut3_I0_O)        0.043    19.707 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.432    20.140    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1_n_0
    SLICE_X76Y218        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.510    33.843    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X76Y218        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.018    33.861    
                         clock uncertainty           -0.035    33.825    
    SLICE_X76Y218        FDCE (Setup_fdce_C_CE)      -0.237    33.588    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         33.588    
                         arrival time                         -20.140    
  -------------------------------------------------------------------
                         slack                                 13.449    

Slack (MET) :             13.479ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.840ns  (logic 0.395ns (13.907%)  route 2.445ns (86.093%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.598ns = ( 33.931 - 33.333 ) 
    Source Clock Delay      (SCD):    0.706ns = ( 17.372 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.706    17.372    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X72Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y225        FDCE (Prop_fdce_C_Q)         0.172    17.544 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=12, routed)          0.921    18.465    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[3]
    SLICE_X71Y225        LUT3 (Prop_lut3_I2_O)        0.051    18.516 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.423    18.939    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X71Y224        LUT6 (Prop_lut6_I5_O)        0.129    19.068 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.596    19.664    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X73Y221        LUT3 (Prop_lut3_I0_O)        0.043    19.707 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.505    20.212    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1_n_0
    SLICE_X76Y215        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.598    33.931    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X76Y215        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.033    33.964    
                         clock uncertainty           -0.035    33.928    
    SLICE_X76Y215        FDCE (Setup_fdce_C_CE)      -0.237    33.691    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         33.691    
                         arrival time                         -20.212    
  -------------------------------------------------------------------
                         slack                                 13.479    

Slack (MET) :             14.007ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.206ns  (logic 0.395ns (17.904%)  route 1.811ns (82.096%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.505ns = ( 33.838 - 33.333 ) 
    Source Clock Delay      (SCD):    0.706ns = ( 17.372 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.706    17.372    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X72Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y225        FDCE (Prop_fdce_C_Q)         0.172    17.544 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=12, routed)          0.921    18.465    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[3]
    SLICE_X71Y225        LUT3 (Prop_lut3_I2_O)        0.051    18.516 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.178    18.694    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X71Y224        LUT6 (Prop_lut6_I5_O)        0.129    18.823 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_7/O
                         net (fo=4, routed)           0.526    19.350    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg_0
    SLICE_X72Y222        LUT3 (Prop_lut3_I0_O)        0.043    19.393 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.185    19.578    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X72Y222        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.505    33.838    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X72Y222        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.018    33.856    
                         clock uncertainty           -0.035    33.821    
    SLICE_X72Y222        FDCE (Setup_fdce_C_CE)      -0.235    33.586    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.585    
                         arrival time                         -19.578    
  -------------------------------------------------------------------
                         slack                                 14.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.111ns (34.134%)  route 0.214ns (65.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.507ns
    Source Clock Delay      (SCD):    0.438ns
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.438     0.438    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X70Y224        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y224        FDCE (Prop_fdce_C_Q)         0.083     0.521 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.214     0.735    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/completion_ctrl
    SLICE_X70Y224        LUT3 (Prop_lut3_I2_O)        0.028     0.763 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     0.763    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_34
    SLICE_X70Y224        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.507     0.507    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X70Y224        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.069     0.438    
    SLICE_X70Y224        FDCE (Hold_fdce_C_D)         0.043     0.481    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.111ns (32.829%)  route 0.227ns (67.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.507ns
    Source Clock Delay      (SCD):    0.438ns
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.438     0.438    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X70Y224        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y224        FDCE (Prop_fdce_C_Q)         0.083     0.521 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.227     0.748    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Debug_SYS_Rst
    SLICE_X70Y224        LUT3 (Prop_lut3_I2_O)        0.028     0.776 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     0.776    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_37
    SLICE_X70Y224        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.507     0.507    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X70Y224        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.069     0.438    
    SLICE_X70Y224        FDCE (Hold_fdce_C_D)         0.043     0.481    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.350ns  (logic 0.107ns (30.592%)  route 0.243ns (69.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.502ns = ( 17.168 - 16.667 ) 
    Source Clock Delay      (SCD):    0.433ns = ( 17.099 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.433    17.099    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X75Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y225        FDCE (Prop_fdce_C_Q)         0.079    17.178 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.187    17.365    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X72Y225        LUT5 (Prop_lut5_I4_O)        0.028    17.393 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.055    17.449    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X72Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.502    17.168    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X72Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.010    17.158    
    SLICE_X72Y225        FDCE (Hold_fdce_C_CE)       -0.014    17.144    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.144    
                         arrival time                          17.449    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.350ns  (logic 0.107ns (30.592%)  route 0.243ns (69.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.502ns = ( 17.168 - 16.667 ) 
    Source Clock Delay      (SCD):    0.433ns = ( 17.099 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.433    17.099    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X75Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y225        FDCE (Prop_fdce_C_Q)         0.079    17.178 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.187    17.365    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X72Y225        LUT5 (Prop_lut5_I4_O)        0.028    17.393 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.055    17.449    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X72Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.502    17.168    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X72Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.010    17.158    
    SLICE_X72Y225        FDCE (Hold_fdce_C_CE)       -0.014    17.144    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.144    
                         arrival time                          17.449    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.350ns  (logic 0.107ns (30.592%)  route 0.243ns (69.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.502ns = ( 17.168 - 16.667 ) 
    Source Clock Delay      (SCD):    0.433ns = ( 17.099 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.433    17.099    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X75Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y225        FDCE (Prop_fdce_C_Q)         0.079    17.178 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.187    17.365    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X72Y225        LUT5 (Prop_lut5_I4_O)        0.028    17.393 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.055    17.449    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X72Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.502    17.168    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X72Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.010    17.158    
    SLICE_X72Y225        FDCE (Hold_fdce_C_CE)       -0.014    17.144    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.144    
                         arrival time                          17.449    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.350ns  (logic 0.107ns (30.592%)  route 0.243ns (69.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.502ns = ( 17.168 - 16.667 ) 
    Source Clock Delay      (SCD):    0.433ns = ( 17.099 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.433    17.099    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X75Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y225        FDCE (Prop_fdce_C_Q)         0.079    17.178 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.187    17.365    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X72Y225        LUT5 (Prop_lut5_I4_O)        0.028    17.393 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.055    17.449    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X72Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.502    17.168    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X72Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.010    17.158    
    SLICE_X72Y225        FDCE (Hold_fdce_C_CE)       -0.014    17.144    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.144    
                         arrival time                          17.449    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.401ns  (logic 0.107ns (26.668%)  route 0.294ns (73.332%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.502ns = ( 17.168 - 16.667 ) 
    Source Clock Delay      (SCD):    0.433ns = ( 17.099 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.433    17.099    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X75Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y225        FDCE (Prop_fdce_C_Q)         0.079    17.178 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.187    17.365    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X72Y225        LUT5 (Prop_lut5_I4_O)        0.028    17.393 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.107    17.500    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X73Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.502    17.168    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X73Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.010    17.158    
    SLICE_X73Y225        FDCE (Hold_fdce_C_CE)       -0.016    17.142    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.142    
                         arrival time                          17.500    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.401ns  (logic 0.107ns (26.668%)  route 0.294ns (73.332%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.502ns = ( 17.168 - 16.667 ) 
    Source Clock Delay      (SCD):    0.433ns = ( 17.099 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.433    17.099    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X75Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y225        FDCE (Prop_fdce_C_Q)         0.079    17.178 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.187    17.365    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X72Y225        LUT5 (Prop_lut5_I4_O)        0.028    17.393 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.107    17.500    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X73Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.502    17.168    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X73Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.010    17.158    
    SLICE_X73Y225        FDCE (Hold_fdce_C_CE)       -0.016    17.142    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.142    
                         arrival time                          17.500    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.401ns  (logic 0.107ns (26.668%)  route 0.294ns (73.332%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.502ns = ( 17.168 - 16.667 ) 
    Source Clock Delay      (SCD):    0.433ns = ( 17.099 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.433    17.099    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X75Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y225        FDCE (Prop_fdce_C_Q)         0.079    17.178 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.187    17.365    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X72Y225        LUT5 (Prop_lut5_I4_O)        0.028    17.393 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.107    17.500    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X73Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.502    17.168    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X73Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.010    17.158    
    SLICE_X73Y225        FDCE (Hold_fdce_C_CE)       -0.016    17.142    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.142    
                         arrival time                          17.500    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.401ns  (logic 0.107ns (26.668%)  route 0.294ns (73.332%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.502ns = ( 17.168 - 16.667 ) 
    Source Clock Delay      (SCD):    0.433ns = ( 17.099 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.433    17.099    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X75Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y225        FDCE (Prop_fdce_C_Q)         0.079    17.178 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.187    17.365    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X72Y225        LUT5 (Prop_lut5_I4_O)        0.028    17.393 r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.107    17.500    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X73Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.502    17.168    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X73Y225        FDCE                                         r  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.010    17.158    
    SLICE_X73Y225        FDCE (Hold_fdce_C_CE)       -0.016    17.142    control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.142    
                         arrival time                          17.500    
  -------------------------------------------------------------------
                         slack                                  0.358    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            0.750         33.333      32.583     SLICE_X75Y212  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            0.700         33.333      32.633     SLICE_X70Y224  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            0.700         33.333      32.633     SLICE_X70Y224  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            0.700         33.333      32.633     SLICE_X70Y225  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            0.700         33.333      32.633     SLICE_X73Y224  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         33.333      32.633     SLICE_X73Y224  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.700         33.333      32.633     SLICE_X73Y224  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.700         33.333      32.633     SLICE_X73Y224  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.700         33.333      32.633     SLICE_X72Y224  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.700         33.333      32.633     SLICE_X72Y224  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         16.667      16.267     SLICE_X75Y212  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         16.667      16.267     SLICE_X75Y212  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         16.666      16.316     SLICE_X73Y224  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         16.666      16.316     SLICE_X73Y224  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         16.666      16.316     SLICE_X73Y224  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         16.666      16.316     SLICE_X73Y224  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         16.666      16.316     SLICE_X72Y224  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         16.666      16.316     SLICE_X72Y224  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         16.666      16.316     SLICE_X72Y224  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         16.666      16.316     SLICE_X72Y224  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         16.666      16.316     SLICE_X70Y225  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         16.667      16.316     SLICE_X70Y224  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         16.667      16.316     SLICE_X70Y224  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         16.667      16.316     SLICE_X70Y224  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         16.667      16.316     SLICE_X70Y224  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         16.667      16.316     SLICE_X73Y224  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         16.667      16.316     SLICE_X73Y224  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         16.667      16.316     SLICE_X73Y224  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         16.667      16.316     SLICE_X73Y224  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         16.667      16.316     SLICE_X73Y224  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.624ns (22.009%)  route 2.211ns (77.991%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 5.055 - 3.103 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.802     2.154    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X207Y495       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y495       FDRE (Prop_fdre_C_Q)         0.198     2.352 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[42]/Q
                         net (fo=13, routed)          0.426     2.778    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[42]
    SLICE_X205Y498       LUT2 (Prop_lut2_I1_O)        0.125     2.903 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4[2]_i_4/O
                         net (fo=1, routed)           0.235     3.138    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4[2]_i_4_n_0
    SLICE_X205Y498       LUT6 (Prop_lut6_I5_O)        0.129     3.267 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4[2]_i_1/O
                         net (fo=5, routed)           0.534     3.801    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[2]_0
    SLICE_X209Y497       LUT4 (Prop_lut4_I0_O)        0.043     3.844 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_17/O
                         net (fo=2, routed)           0.415     4.259    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_17_n_0
    SLICE_X209Y498       LUT6 (Prop_lut6_I0_O)        0.043     4.302 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_11/O
                         net (fo=1, routed)           0.427     4.729    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_11_n_0
    SLICE_X210Y499       LUT6 (Prop_lut6_I5_O)        0.043     4.772 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_2/O
                         net (fo=2, routed)           0.175     4.946    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_2_n_0
    SLICE_X210Y498       LUT5 (Prop_lut5_I2_O)        0.043     4.989 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.989    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_1_n_0
    SLICE_X210Y498       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.753     5.055    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X210Y498       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/C
                         clock pessimism              0.153     5.208    
                         clock uncertainty           -0.035     5.173    
    SLICE_X210Y498       FDRE (Setup_fdre_C_D)        0.066     5.239    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.239    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.832ns  (logic 0.624ns (22.032%)  route 2.208ns (77.968%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 5.055 - 3.103 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.802     2.154    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X207Y495       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y495       FDRE (Prop_fdre_C_Q)         0.198     2.352 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[42]/Q
                         net (fo=13, routed)          0.426     2.778    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[42]
    SLICE_X205Y498       LUT2 (Prop_lut2_I1_O)        0.125     2.903 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4[2]_i_4/O
                         net (fo=1, routed)           0.235     3.138    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4[2]_i_4_n_0
    SLICE_X205Y498       LUT6 (Prop_lut6_I5_O)        0.129     3.267 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4[2]_i_1/O
                         net (fo=5, routed)           0.534     3.801    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[2]_0
    SLICE_X209Y497       LUT4 (Prop_lut4_I0_O)        0.043     3.844 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_17/O
                         net (fo=2, routed)           0.415     4.259    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_17_n_0
    SLICE_X209Y498       LUT6 (Prop_lut6_I0_O)        0.043     4.302 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_11/O
                         net (fo=1, routed)           0.427     4.729    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_11_n_0
    SLICE_X210Y499       LUT6 (Prop_lut6_I5_O)        0.043     4.772 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_2/O
                         net (fo=2, routed)           0.172     4.943    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_2_n_0
    SLICE_X210Y498       LUT6 (Prop_lut6_I0_O)        0.043     4.986 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.986    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_1_n_0
    SLICE_X210Y498       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.753     5.055    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X210Y498       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/C
                         clock pessimism              0.153     5.208    
                         clock uncertainty           -0.035     5.173    
    SLICE_X210Y498       FDRE (Setup_fdre_C_D)        0.066     5.239    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.239    
                         arrival time                          -4.986    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.474ns (17.358%)  route 2.257ns (82.642%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 5.055 - 3.103 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.802     2.154    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X207Y496       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y496       FDRE (Prop_fdre_C_Q)         0.216     2.370 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[27]/Q
                         net (fo=17, routed)          0.466     2.836    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[27]
    SLICE_X204Y496       LUT5 (Prop_lut5_I2_O)        0.043     2.879 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[5]_i_2/O
                         net (fo=3, routed)           0.453     3.332    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[5]_i_2_n_0
    SLICE_X208Y496       LUT6 (Prop_lut6_I2_O)        0.043     3.375 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_1/O
                         net (fo=4, routed)           0.332     3.707    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[2]_0[0]
    SLICE_X208Y496       LUT2 (Prop_lut2_I0_O)        0.043     3.750 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_14/O
                         net (fo=2, routed)           0.354     4.104    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_14_n_0
    SLICE_X208Y496       LUT6 (Prop_lut6_I2_O)        0.043     4.147 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_3/O
                         net (fo=2, routed)           0.334     4.480    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_3_n_0
    SLICE_X208Y497       LUT3 (Prop_lut3_I2_O)        0.043     4.523 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_3/O
                         net (fo=2, routed)           0.318     4.842    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_3_n_0
    SLICE_X210Y498       LUT6 (Prop_lut6_I2_O)        0.043     4.885 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.885    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_1_n_0
    SLICE_X210Y498       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.753     5.055    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X210Y498       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/C
                         clock pessimism              0.153     5.208    
                         clock uncertainty           -0.035     5.173    
    SLICE_X210Y498       FDRE (Setup_fdre_C_D)        0.065     5.238    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.216ns (9.587%)  route 2.037ns (90.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.053 - 3.103 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.794     2.146    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2
    SLICE_X195Y493       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y493       FDRE (Prop_fdre_C_Q)         0.216     2.362 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__1/Q
                         net (fo=50, routed)          2.037     4.399    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/E[0]
    SLICE_X210Y491       FDSE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.751     5.053    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X210Y491       FDSE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[5]/C
                         clock pessimism              0.153     5.206    
                         clock uncertainty           -0.035     5.171    
    SLICE_X210Y491       FDSE (Setup_fdse_C_CE)      -0.169     5.002    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          5.002    
                         arrival time                          -4.399    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.216ns (9.620%)  route 2.029ns (90.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.053 - 3.103 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.794     2.146    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2
    SLICE_X195Y493       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y493       FDRE (Prop_fdre_C_Q)         0.216     2.362 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__1/Q
                         net (fo=50, routed)          2.029     4.391    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/E[0]
    SLICE_X210Y490       FDSE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.751     5.053    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X210Y490       FDSE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[6]/C
                         clock pessimism              0.153     5.206    
                         clock uncertainty           -0.035     5.171    
    SLICE_X210Y490       FDSE (Setup_fdse_C_CE)      -0.169     5.002    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[6]
  -------------------------------------------------------------------
                         required time                          5.002    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.216ns (10.392%)  route 1.863ns (89.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.053 - 3.103 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.794     2.146    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2
    SLICE_X195Y493       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y493       FDRE (Prop_fdre_C_Q)         0.216     2.362 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__1/Q
                         net (fo=50, routed)          1.863     4.225    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/E[0]
    SLICE_X209Y490       FDSE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.751     5.053    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X209Y490       FDSE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[7]/C
                         clock pessimism              0.153     5.206    
                         clock uncertainty           -0.035     5.171    
    SLICE_X209Y490       FDSE (Setup_fdse_C_CE)      -0.194     4.977    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1_reg[7]
  -------------------------------------------------------------------
                         required time                          4.977    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.980ns (42.340%)  route 1.335ns (57.660%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 5.046 - 3.103 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.802     2.154    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X206Y498       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y498       FDRE (Prop_fdre_C_Q)         0.254     2.408 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[2]/Q
                         net (fo=13, routed)          0.700     3.108    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/Q[0]
    SLICE_X197Y494       LUT5 (Prop_lut5_I0_O)        0.043     3.151 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.151    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/i__carry_i_4__0_n_0
    SLICE_X197Y494       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     3.402 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.402    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_0
    SLICE_X197Y495       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.451 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.451    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_0
    SLICE_X197Y496       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.500 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.500    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_0
    SLICE_X197Y497       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.549 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.549    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__2_n_0
    SLICE_X197Y498       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.598 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.598    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__3_n_0
    SLICE_X197Y499       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075     3.673 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__4/CO[1]
                         net (fo=3, routed)           0.279     3.952    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/rx_66_enc_reg_reg[65][0]
    SLICE_X196Y498       LUT6 (Prop_lut6_I1_O)        0.118     4.070 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_err_block_count_inc_out_i_2/O
                         net (fo=1, routed)           0.356     4.426    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i_n_21
    SLICE_X196Y498       LUT5 (Prop_lut5_I2_O)        0.043     4.469 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_err_block_count_inc_out_i_1/O
                         net (fo=1, routed)           0.000     4.469    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg_0
    SLICE_X196Y498       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.744     5.046    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/rxusrclk2
    SLICE_X196Y498       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg/C
                         clock pessimism              0.153     5.199    
                         clock uncertainty           -0.035     5.164    
    SLICE_X196Y498       FDRE (Setup_fdre_C_D)        0.064     5.228    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg
  -------------------------------------------------------------------
                         required time                          5.228    
                         arrival time                          -4.469    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.383ns (19.869%)  route 1.545ns (80.131%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 5.048 - 3.103 ) 
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.801     2.153    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X206Y493       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y493       FDRE (Prop_fdre_C_Q)         0.254     2.407 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[36]/Q
                         net (fo=18, routed)          0.238     2.645    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[36]
    SLICE_X207Y493       LUT2 (Prop_lut2_I1_O)        0.043     2.688 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[2]_i_4/O
                         net (fo=1, routed)           0.467     3.155    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[2]_i_4_n_0
    SLICE_X211Y496       LUT6 (Prop_lut6_I5_O)        0.043     3.198 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[2]_i_1/O
                         net (fo=4, routed)           0.471     3.668    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord2[0]
    SLICE_X203Y494       LUT2 (Prop_lut2_I1_O)        0.043     3.711 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c3[7]_i_1/O
                         net (fo=8, routed)           0.369     4.081    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__9_4[0]
    SLICE_X201Y495       FDSE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.746     5.048    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X201Y495       FDSE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[3]/C
                         clock pessimism              0.153     5.201    
                         clock uncertainty           -0.035     5.166    
    SLICE_X201Y495       FDSE (Setup_fdse_C_S)       -0.295     4.871    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[3]
  -------------------------------------------------------------------
                         required time                          4.871    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.383ns (19.869%)  route 1.545ns (80.131%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 5.048 - 3.103 ) 
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.801     2.153    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X206Y493       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y493       FDRE (Prop_fdre_C_Q)         0.254     2.407 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[36]/Q
                         net (fo=18, routed)          0.238     2.645    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[36]
    SLICE_X207Y493       LUT2 (Prop_lut2_I1_O)        0.043     2.688 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[2]_i_4/O
                         net (fo=1, routed)           0.467     3.155    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[2]_i_4_n_0
    SLICE_X211Y496       LUT6 (Prop_lut6_I5_O)        0.043     3.198 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[2]_i_1/O
                         net (fo=4, routed)           0.471     3.668    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord2[0]
    SLICE_X203Y494       LUT2 (Prop_lut2_I1_O)        0.043     3.711 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c3[7]_i_1/O
                         net (fo=8, routed)           0.369     4.081    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__9_4[0]
    SLICE_X201Y495       FDSE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.746     5.048    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X201Y495       FDSE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[4]/C
                         clock pessimism              0.153     5.201    
                         clock uncertainty           -0.035     5.166    
    SLICE_X201Y495       FDSE (Setup_fdse_C_S)       -0.295     4.871    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3_reg[4]
  -------------------------------------------------------------------
                         required time                          4.871    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.345ns (17.617%)  route 1.613ns (82.383%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 5.055 - 3.103 ) 
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.804     2.156    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/CLK
    SLICE_X213Y497       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y497       FDRE (Prop_fdre_C_Q)         0.216     2.372 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_reg[10]/Q
                         net (fo=2, routed)           0.552     2.924    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_reg[10]
    SLICE_X214Y498       LUT5 (Prop_lut5_I1_O)        0.043     2.967 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.406     3.374    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X214Y497       LUT4 (Prop_lut4_I0_O)        0.043     3.417 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.171     3.588    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[12]
    SLICE_X214Y496       LUT6 (Prop_lut6_I1_O)        0.043     3.631 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.483     4.114    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X213Y499       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.753     5.055    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/CLK
    SLICE_X213Y499       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/C
                         clock pessimism              0.181     5.236    
                         clock uncertainty           -0.035     5.201    
    SLICE_X213Y499       FDRE (Setup_fdre_C_R)       -0.295     4.906    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_reg[16]
  -------------------------------------------------------------------
                         required time                          4.906    
                         arrival time                          -4.114    
  -------------------------------------------------------------------
                         slack                                  0.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.855%)  route 0.089ns (47.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.414     4.055    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X185Y490       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y490       FDRE (Prop_fdre_C_Q)         0.100     4.155 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[27]/Q
                         net (fo=1, routed)           0.089     4.244    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/DIB1
    SLICE_X184Y489       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.569     4.310    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/WCLK
    SLICE_X184Y489       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.242     4.068    
    SLICE_X184Y489       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     4.183    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.183    
                         arrival time                           4.244    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.855%)  route 0.089ns (47.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.414     4.055    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X185Y490       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y490       FDRE (Prop_fdre_C_Q)         0.100     4.155 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[25]/Q
                         net (fo=1, routed)           0.089     4.244    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/DIA1
    SLICE_X184Y489       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.569     4.310    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/WCLK
    SLICE_X184Y489       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.242     4.068    
    SLICE_X184Y489       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     4.176    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.176    
                         arrival time                           4.244    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.141%)  route 0.094ns (50.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.414     4.055    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X182Y490       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y490       FDRE (Prop_fdre_C_Q)         0.091     4.146 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[5]/Q
                         net (fo=1, routed)           0.094     4.240    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/DIB1
    SLICE_X180Y490       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.569     4.310    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/WCLK
    SLICE_X180Y490       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMB_D1/CLK
                         clock pessimism             -0.220     4.090    
    SLICE_X180Y490       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.077     4.167    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.167    
                         arrival time                           4.240    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.182ns  (logic 0.091ns (50.023%)  route 0.091ns (49.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.413     4.054    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X183Y489       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y489       FDRE (Prop_fdre_C_Q)         0.091     4.145 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[58]/Q
                         net (fo=1, routed)           0.091     4.236    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/DIC0
    SLICE_X184Y490       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.570     4.311    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/WCLK
    SLICE_X184Y490       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMC/CLK
                         clock pessimism             -0.242     4.069    
    SLICE_X184Y490       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091     4.160    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMC
  -------------------------------------------------------------------
                         required time                         -4.160    
                         arrival time                           4.236    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.181ns  (logic 0.091ns (50.318%)  route 0.090ns (49.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.243ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.413     4.054    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X187Y487       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y487       FDRE (Prop_fdre_C_Q)         0.091     4.145 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[48]/Q
                         net (fo=1, routed)           0.090     4.235    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/DIA0
    SLICE_X186Y487       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.567     4.308    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/WCLK
    SLICE_X186Y487       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA/CLK
                         clock pessimism             -0.243     4.065    
    SLICE_X186Y487       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     4.158    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -4.158    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.180ns  (logic 0.091ns (50.598%)  route 0.089ns (49.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.241ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.414     4.055    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X187Y488       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y488       FDRE (Prop_fdre_C_Q)         0.091     4.146 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[52]/Q
                         net (fo=1, routed)           0.089     4.235    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/DIC0
    SLICE_X186Y487       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.567     4.308    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/WCLK
    SLICE_X186Y487       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMC/CLK
                         clock pessimism             -0.241     4.067    
    SLICE_X186Y487       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091     4.158    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMC
  -------------------------------------------------------------------
                         required time                         -4.158    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.884%)  route 0.095ns (51.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.414     4.055    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X183Y490       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y490       FDRE (Prop_fdre_C_Q)         0.091     4.146 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[7]/Q
                         net (fo=1, routed)           0.095     4.241    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/DIC1
    SLICE_X180Y490       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.569     4.310    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/WCLK
    SLICE_X180Y490       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMC_D1/CLK
                         clock pessimism             -0.220     4.090    
    SLICE_X180Y490       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.070     4.160    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -4.160    
                         arrival time                           4.241    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.091ns (34.571%)  route 0.172ns (65.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.413     0.951    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X183Y488       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y488       FDRE (Prop_fdre_C_Q)         0.091     1.042 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/Q
                         net (fo=108, routed)         0.172     1.214    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/ADDRD4
    SLICE_X186Y487       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.567     1.205    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/WCLK
    SLICE_X186Y487       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA/CLK
                         clock pessimism             -0.220     0.985    
    SLICE_X186Y487       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     1.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.091ns (34.571%)  route 0.172ns (65.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.413     0.951    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X183Y488       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y488       FDRE (Prop_fdre_C_Q)         0.091     1.042 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/Q
                         net (fo=108, routed)         0.172     1.214    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/ADDRD4
    SLICE_X186Y487       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.567     1.205    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/WCLK
    SLICE_X186Y487       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA_D1/CLK
                         clock pessimism             -0.220     0.985    
    SLICE_X186Y487       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     1.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.091ns (34.571%)  route 0.172ns (65.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.413     0.951    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X183Y488       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y488       FDRE (Prop_fdre_C_Q)         0.091     1.042 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/Q
                         net (fo=108, routed)         0.172     1.214    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/ADDRD4
    SLICE_X186Y487       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.567     1.205    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/WCLK
    SLICE_X186Y487       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMB/CLK
                         clock pessimism             -0.220     0.985    
    SLICE_X186Y487       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     1.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMB
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y39  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y108        nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X206Y497       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[40]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X206Y498       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[41]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X207Y495       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[42]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X204Y494       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[49]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X204Y495       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X203Y497       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[50]/C
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y488       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y488       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y488       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y488       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y488       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y488       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y488       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y488       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X184Y489       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X184Y489       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X180Y486       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X180Y486       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X180Y486       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X180Y486       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X180Y486       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X180Y486       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK               n/a            0.674         1.551       0.877      SLICE_X180Y486       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK               n/a            0.674         1.551       0.877      SLICE_X180Y486       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y485       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y485       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.383ns (18.677%)  route 1.668ns (81.323%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns = ( 7.028 - 3.103 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.558 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.843     4.401    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X220Y449       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y449       FDRE (Prop_fdre_C_Q)         0.254     4.655 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/Q
                         net (fo=8, routed)           0.478     5.133    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/Q[0]
    SLICE_X220Y449       LUT4 (Prop_lut4_I1_O)        0.043     5.176 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_6/O
                         net (fo=1, routed)           0.341     5.517    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_6_n_0
    SLICE_X219Y448       LUT4 (Prop_lut4_I0_O)        0.043     5.560 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3/O
                         net (fo=7, routed)           0.225     5.785    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3_n_0
    SLICE_X219Y448       LUT3 (Prop_lut3_I1_O)        0.043     5.828 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_1/O
                         net (fo=7, routed)           0.624     6.452    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0
    SLICE_X219Y450       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.453 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.575     7.028    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X219Y450       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/C
                         clock pessimism              0.442     7.470    
                         clock uncertainty           -0.035     7.435    
    SLICE_X219Y450       FDSE (Setup_fdse_C_S)       -0.295     7.140    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]
  -------------------------------------------------------------------
                         required time                          7.140    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.383ns (18.677%)  route 1.668ns (81.323%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns = ( 7.028 - 3.103 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.558 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.843     4.401    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X220Y449       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y449       FDRE (Prop_fdre_C_Q)         0.254     4.655 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/Q
                         net (fo=8, routed)           0.478     5.133    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/Q[0]
    SLICE_X220Y449       LUT4 (Prop_lut4_I1_O)        0.043     5.176 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_6/O
                         net (fo=1, routed)           0.341     5.517    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_6_n_0
    SLICE_X219Y448       LUT4 (Prop_lut4_I0_O)        0.043     5.560 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3/O
                         net (fo=7, routed)           0.225     5.785    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3_n_0
    SLICE_X219Y448       LUT3 (Prop_lut3_I1_O)        0.043     5.828 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_1/O
                         net (fo=7, routed)           0.624     6.452    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0
    SLICE_X219Y450       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.453 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.575     7.028    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X219Y450       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/C
                         clock pessimism              0.442     7.470    
                         clock uncertainty           -0.035     7.435    
    SLICE_X219Y450       FDRE (Setup_fdre_C_R)       -0.295     7.140    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]
  -------------------------------------------------------------------
                         required time                          7.140    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.259ns (13.033%)  route 1.728ns (86.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns = ( 6.930 - 3.103 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.558 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.999     4.557    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X218Y455       FDSE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y455       FDSE (Prop_fdse_C_Q)         0.216     4.773 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/Q
                         net (fo=39, routed)          1.728     6.501    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg_n_0_[0]
    SLICE_X193Y437       LUT3 (Prop_lut3_I0_O)        0.043     6.544 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/gt_txd[4]_i_1/O
                         net (fo=1, routed)           0.000     6.544    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i_n_25
    SLICE_X193Y437       FDSE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.453 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.477     6.930    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X193Y437       FDSE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[4]/C
                         clock pessimism              0.442     7.372    
                         clock uncertainty           -0.035     7.337    
    SLICE_X193Y437       FDSE (Setup_fdse_C_D)        0.033     7.370    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[4]
  -------------------------------------------------------------------
                         required time                          7.370    
                         arrival time                          -6.544    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.345ns (19.225%)  route 1.450ns (80.775%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 7.026 - 3.103 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.558 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.998     4.556    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X218Y456       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y456       FDRE (Prop_fdre_C_Q)         0.216     4.772 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[2]/Q
                         net (fo=8, routed)           0.438     5.210    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/Q[1]
    SLICE_X218Y457       LUT4 (Prop_lut4_I0_O)        0.043     5.253 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_6/O
                         net (fo=1, routed)           0.322     5.575    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_6_n_0
    SLICE_X219Y457       LUT4 (Prop_lut4_I0_O)        0.043     5.618 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3/O
                         net (fo=7, routed)           0.315     5.933    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3_n_0
    SLICE_X218Y455       LUT3 (Prop_lut3_I1_O)        0.043     5.976 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_1/O
                         net (fo=7, routed)           0.374     6.351    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0
    SLICE_X218Y458       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.453 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.573     7.026    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X218Y458       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[5]/C
                         clock pessimism              0.609     7.635    
                         clock uncertainty           -0.035     7.600    
    SLICE_X218Y458       FDRE (Setup_fdre_C_R)       -0.295     7.305    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[5]
  -------------------------------------------------------------------
                         required time                          7.305    
                         arrival time                          -6.351    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.345ns (19.225%)  route 1.450ns (80.775%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 7.026 - 3.103 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.558 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.998     4.556    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X218Y456       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y456       FDRE (Prop_fdre_C_Q)         0.216     4.772 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[2]/Q
                         net (fo=8, routed)           0.438     5.210    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/Q[1]
    SLICE_X218Y457       LUT4 (Prop_lut4_I0_O)        0.043     5.253 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_6/O
                         net (fo=1, routed)           0.322     5.575    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_6_n_0
    SLICE_X219Y457       LUT4 (Prop_lut4_I0_O)        0.043     5.618 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3/O
                         net (fo=7, routed)           0.315     5.933    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3_n_0
    SLICE_X218Y455       LUT3 (Prop_lut3_I1_O)        0.043     5.976 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_1/O
                         net (fo=7, routed)           0.374     6.351    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0
    SLICE_X218Y458       FDSE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.453 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.573     7.026    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X218Y458       FDSE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[6]/C
                         clock pessimism              0.609     7.635    
                         clock uncertainty           -0.035     7.600    
    SLICE_X218Y458       FDSE (Setup_fdse_C_S)       -0.295     7.305    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[6]
  -------------------------------------------------------------------
                         required time                          7.305    
                         arrival time                          -6.351    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.383ns (21.016%)  route 1.439ns (78.984%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 7.020 - 3.103 ) 
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.558 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.988     4.546    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X220Y481       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y481       FDRE (Prop_fdre_C_Q)         0.254     4.800 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/Q
                         net (fo=8, routed)           0.464     5.264    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/Q[0]
    SLICE_X220Y483       LUT4 (Prop_lut4_I1_O)        0.043     5.307 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_6/O
                         net (fo=1, routed)           0.229     5.537    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_6_n_0
    SLICE_X220Y483       LUT4 (Prop_lut4_I0_O)        0.043     5.580 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3/O
                         net (fo=7, routed)           0.320     5.900    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3_n_0
    SLICE_X219Y480       LUT3 (Prop_lut3_I1_O)        0.043     5.943 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_1/O
                         net (fo=7, routed)           0.426     6.368    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0
    SLICE_X220Y482       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.453 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.567     7.020    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X220Y482       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/C
                         clock pessimism              0.609     7.629    
                         clock uncertainty           -0.035     7.594    
    SLICE_X220Y482       FDRE (Setup_fdre_C_R)       -0.271     7.323    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]
  -------------------------------------------------------------------
                         required time                          7.323    
                         arrival time                          -6.368    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.383ns (21.016%)  route 1.439ns (78.984%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 7.020 - 3.103 ) 
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.558 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.988     4.546    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X220Y481       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y481       FDRE (Prop_fdre_C_Q)         0.254     4.800 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/Q
                         net (fo=8, routed)           0.464     5.264    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/Q[0]
    SLICE_X220Y483       LUT4 (Prop_lut4_I1_O)        0.043     5.307 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_6/O
                         net (fo=1, routed)           0.229     5.537    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_6_n_0
    SLICE_X220Y483       LUT4 (Prop_lut4_I0_O)        0.043     5.580 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3/O
                         net (fo=7, routed)           0.320     5.900    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3_n_0
    SLICE_X219Y480       LUT3 (Prop_lut3_I1_O)        0.043     5.943 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_1/O
                         net (fo=7, routed)           0.426     6.368    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0
    SLICE_X220Y482       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.453 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.567     7.020    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X220Y482       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[4]/C
                         clock pessimism              0.609     7.629    
                         clock uncertainty           -0.035     7.594    
    SLICE_X220Y482       FDRE (Setup_fdre_C_R)       -0.271     7.323    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[4]
  -------------------------------------------------------------------
                         required time                          7.323    
                         arrival time                          -6.368    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.383ns (21.016%)  route 1.439ns (78.984%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 7.020 - 3.103 ) 
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.558 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.988     4.546    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X220Y481       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y481       FDRE (Prop_fdre_C_Q)         0.254     4.800 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/Q
                         net (fo=8, routed)           0.464     5.264    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/Q[0]
    SLICE_X220Y483       LUT4 (Prop_lut4_I1_O)        0.043     5.307 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_6/O
                         net (fo=1, routed)           0.229     5.537    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_6_n_0
    SLICE_X220Y483       LUT4 (Prop_lut4_I0_O)        0.043     5.580 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3/O
                         net (fo=7, routed)           0.320     5.900    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3_n_0
    SLICE_X219Y480       LUT3 (Prop_lut3_I1_O)        0.043     5.943 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_1/O
                         net (fo=7, routed)           0.426     6.368    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0
    SLICE_X220Y482       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.453 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.567     7.020    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X220Y482       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[5]/C
                         clock pessimism              0.609     7.629    
                         clock uncertainty           -0.035     7.594    
    SLICE_X220Y482       FDRE (Setup_fdre_C_R)       -0.271     7.323    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[5]
  -------------------------------------------------------------------
                         required time                          7.323    
                         arrival time                          -6.368    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.383ns (21.016%)  route 1.439ns (78.984%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 7.020 - 3.103 ) 
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.558 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.988     4.546    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X220Y481       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y481       FDRE (Prop_fdre_C_Q)         0.254     4.800 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/Q
                         net (fo=8, routed)           0.464     5.264    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/Q[0]
    SLICE_X220Y483       LUT4 (Prop_lut4_I1_O)        0.043     5.307 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_6/O
                         net (fo=1, routed)           0.229     5.537    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_6_n_0
    SLICE_X220Y483       LUT4 (Prop_lut4_I0_O)        0.043     5.580 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3/O
                         net (fo=7, routed)           0.320     5.900    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3_n_0
    SLICE_X219Y480       LUT3 (Prop_lut3_I1_O)        0.043     5.943 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_1/O
                         net (fo=7, routed)           0.426     6.368    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0
    SLICE_X220Y482       FDSE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.453 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.567     7.020    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X220Y482       FDSE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[6]/C
                         clock pessimism              0.609     7.629    
                         clock uncertainty           -0.035     7.594    
    SLICE_X220Y482       FDSE (Setup_fdse_C_S)       -0.271     7.323    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[6]
  -------------------------------------------------------------------
                         required time                          7.323    
                         arrival time                          -6.368    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.259ns (13.740%)  route 1.626ns (86.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 6.932 - 3.103 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.558 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.999     4.557    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X218Y455       FDSE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y455       FDSE (Prop_fdse_C_Q)         0.216     4.773 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/Q
                         net (fo=39, routed)          1.626     6.399    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg_n_0_[0]
    SLICE_X196Y439       LUT3 (Prop_lut3_I0_O)        0.043     6.442 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/gt_txd[28]_i_1/O
                         net (fo=1, routed)           0.000     6.442    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i_n_37
    SLICE_X196Y439       FDSE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.453 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.479     6.932    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X196Y439       FDSE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[28]/C
                         clock pessimism              0.442     7.374    
                         clock uncertainty           -0.035     7.339    
    SLICE_X196Y439       FDSE (Setup_fdse_C_D)        0.064     7.403    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[28]
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                  0.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[11]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.118ns (18.297%)  route 0.527ns (81.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.080ns
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.528 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         0.923     2.451    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X220Y430       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y430       FDSE (Prop_fdse_C_Q)         0.118     2.569 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[20]/Q
                         net (fo=1, routed)           0.527     3.096    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txd[20]
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.629 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.451     3.080    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.169     2.911    
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXDATA[11])
                                                      0.130     3.041    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.096    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[13]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.100ns (15.554%)  route 0.543ns (84.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.080ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.528 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         0.925     2.453    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X218Y432       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y432       FDSE (Prop_fdse_C_Q)         0.100     2.553 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[18]/Q
                         net (fo=1, routed)           0.543     3.096    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txd[18]
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.629 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.451     3.080    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.169     2.911    
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXDATA[13])
                                                      0.130     3.041    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.096    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[5]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.100ns (15.486%)  route 0.546ns (84.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.080ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.528 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         0.925     2.453    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X218Y432       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y432       FDSE (Prop_fdse_C_Q)         0.100     2.553 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[26]/Q
                         net (fo=1, routed)           0.546     3.099    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txd[26]
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.629 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.451     3.080    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.169     2.911    
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXDATA[5])
                                                      0.130     3.041    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[14]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.100ns (15.278%)  route 0.555ns (84.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.080ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.528 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         0.920     2.448    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X221Y427       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y427       FDRE (Prop_fdre_C_Q)         0.100     2.548 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[17]/Q
                         net (fo=1, routed)           0.555     3.103    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txd[17]
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.629 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.451     3.080    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.169     2.911    
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXDATA[14])
                                                      0.130     3.041    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[17]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.118ns (18.037%)  route 0.536ns (81.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.080ns
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.528 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         0.923     2.451    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X220Y430       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y430       FDSE (Prop_fdse_C_Q)         0.118     2.569 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[14]/Q
                         net (fo=1, routed)           0.536     3.105    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txd[14]
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[17]
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.629 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.451     3.080    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.169     2.911    
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXDATA[17])
                                                      0.130     3.041    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXHEADER[1]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.118ns (18.339%)  route 0.525ns (81.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.073ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.528 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         0.931     2.459    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X220Y443       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y443       FDRE (Prop_fdre_C_Q)         0.118     2.577 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_reg[0]/Q
                         net (fo=1, routed)           0.525     3.102    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txc[0]
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                                r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXHEADER[1]
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.629 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.444     3.073    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                                r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.169     2.904    
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXHEADER[1])
                                                      0.130     3.034    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.034    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXHEADER[0]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.118ns (18.129%)  route 0.533ns (81.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.073ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.528 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         0.931     2.459    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X220Y443       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y443       FDRE (Prop_fdre_C_Q)         0.118     2.577 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_reg[1]/Q
                         net (fo=1, routed)           0.533     3.110    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txc[1]
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                                r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXHEADER[0]
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.629 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.444     3.073    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                                r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.169     2.904    
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXHEADER[0])
                                                      0.130     3.034    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.034    
                         arrival time                           3.110    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXHEADER[0]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.118ns (17.769%)  route 0.546ns (82.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.080ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.528 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         0.925     2.453    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X220Y432       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y432       FDRE (Prop_fdre_C_Q)         0.118     2.571 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_reg[1]/Q
                         net (fo=1, routed)           0.546     3.117    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txc[1]
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXHEADER[0]
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.629 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.451     3.080    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.169     2.911    
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXHEADER[0])
                                                      0.130     3.041    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.117    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[21]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.100ns (14.940%)  route 0.569ns (85.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.080ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.528 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         0.922     2.450    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X221Y429       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y429       FDSE (Prop_fdse_C_Q)         0.100     2.550 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[10]/Q
                         net (fo=1, routed)           0.569     3.119    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txd[10]
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[21]
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.629 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.451     3.080    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.169     2.911    
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXDATA[21])
                                                      0.130     3.041    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[3]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.100ns (14.886%)  route 0.572ns (85.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.080ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.528 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         0.920     2.448    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X221Y427       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y427       FDSE (Prop_fdse_C_Q)         0.100     2.548 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[28]/Q
                         net (fo=1, routed)           0.572     3.120    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txd[28]
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.629 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.451     3.080    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.169     2.911    
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXDATA[3])
                                                      0.130     3.041    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.120    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y39  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.349         3.103       1.753      BUFGCTRL_X0Y17       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/I
Low Pulse Width   Slow    FDPE/C                   n/a            0.400         1.551       1.151      SLICE_X210Y473       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/C
Low Pulse Width   Slow    FDPE/C                   n/a            0.400         1.551       1.151      SLICE_X210Y473       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[2]/C
Low Pulse Width   Slow    FDPE/C                   n/a            0.400         1.551       1.151      SLICE_X210Y473       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[4]/C
Low Pulse Width   Slow    FDPE/C                   n/a            0.400         1.551       1.151      SLICE_X210Y473       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[6]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y426       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[35]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y426       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[50]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y426       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[51]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y426       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[53]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X218Y426       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[57]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X218Y426       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[64]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X217Y429       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[12]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X217Y429       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[14]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X218Y429       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[15]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X220Y429       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[22]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X220Y429       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[24]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X220Y429       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[26]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X220Y429       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[27]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X220Y429       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[29]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X217Y429       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[38]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X217Y429       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[39]/C



---------------------------------------------------------------------------------------------------
From Clock:  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.566ns (21.451%)  route 2.073ns (78.549%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 5.051 - 3.103 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.795     2.147    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X212Y483       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y483       FDRE (Prop_fdre_C_Q)         0.232     2.379 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[51]/Q
                         net (fo=10, routed)          0.335     2.714    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[51]
    SLICE_X213Y482       LUT5 (Prop_lut5_I0_O)        0.119     2.833 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5[5]_i_2/O
                         net (fo=3, routed)           0.409     3.242    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5[5]_i_2_n_0
    SLICE_X213Y483       LUT6 (Prop_lut6_I0_O)        0.043     3.285 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5[2]_i_1/O
                         net (fo=4, routed)           0.366     3.651    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5_reg[2]_0[0]
    SLICE_X214Y484       LUT3 (Prop_lut3_I2_O)        0.043     3.694 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_8/O
                         net (fo=1, routed)           0.334     4.028    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_8_n_0
    SLICE_X215Y484       LUT5 (Prop_lut5_I4_O)        0.043     4.071 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_2/O
                         net (fo=2, routed)           0.357     4.429    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_2_n_0
    SLICE_X216Y484       LUT6 (Prop_lut6_I0_O)        0.043     4.472 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_2/O
                         net (fo=2, routed)           0.271     4.743    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_2_n_0
    SLICE_X216Y484       LUT5 (Prop_lut5_I2_O)        0.043     4.786 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.786    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_1_n_0
    SLICE_X216Y484       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.749     5.051    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X216Y484       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/C
                         clock pessimism              0.153     5.204    
                         clock uncertainty           -0.035     5.169    
    SLICE_X216Y484       FDRE (Setup_fdre_C_D)        0.064     5.233    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.233    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.566ns (22.261%)  route 1.977ns (77.739%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 5.051 - 3.103 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.795     2.147    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X212Y483       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y483       FDRE (Prop_fdre_C_Q)         0.232     2.379 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[51]/Q
                         net (fo=10, routed)          0.335     2.714    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[51]
    SLICE_X213Y482       LUT5 (Prop_lut5_I0_O)        0.119     2.833 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5[5]_i_2/O
                         net (fo=3, routed)           0.409     3.242    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5[5]_i_2_n_0
    SLICE_X213Y483       LUT6 (Prop_lut6_I0_O)        0.043     3.285 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5[2]_i_1/O
                         net (fo=4, routed)           0.366     3.651    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c5_reg[2]_0[0]
    SLICE_X214Y484       LUT3 (Prop_lut3_I2_O)        0.043     3.694 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_8/O
                         net (fo=1, routed)           0.334     4.028    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_8_n_0
    SLICE_X215Y484       LUT5 (Prop_lut5_I4_O)        0.043     4.071 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_2/O
                         net (fo=2, routed)           0.357     4.429    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_2_n_0
    SLICE_X216Y484       LUT6 (Prop_lut6_I0_O)        0.043     4.472 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_2/O
                         net (fo=2, routed)           0.175     4.647    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_2_n_0
    SLICE_X215Y484       LUT6 (Prop_lut6_I0_O)        0.043     4.690 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.690    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_1_n_0
    SLICE_X215Y484       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.749     5.051    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X215Y484       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/C
                         clock pessimism              0.153     5.204    
                         clock uncertainty           -0.035     5.169    
    SLICE_X215Y484       FDRE (Setup_fdre_C_D)        0.032     5.201    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.201    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.469ns (18.725%)  route 2.036ns (81.275%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 5.051 - 3.103 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.791     2.143    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X216Y478       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y478       FDRE (Prop_fdre_C_Q)         0.254     2.397 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/Q
                         net (fo=17, routed)          0.480     2.877    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[15]
    SLICE_X213Y473       LUT2 (Prop_lut2_I1_O)        0.043     2.920 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_2/O
                         net (fo=1, routed)           0.342     3.262    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_2_n_0
    SLICE_X212Y473       LUT6 (Prop_lut6_I0_O)        0.043     3.305 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_1/O
                         net (fo=4, routed)           0.774     4.079    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[2]_0[0]
    SLICE_X216Y482       LUT6 (Prop_lut6_I3_O)        0.043     4.122 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_3/O
                         net (fo=2, routed)           0.225     4.347    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_3_n_0
    SLICE_X215Y483       LUT3 (Prop_lut3_I2_O)        0.043     4.390 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_3/O
                         net (fo=2, routed)           0.214     4.605    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_3_n_0
    SLICE_X215Y484       LUT6 (Prop_lut6_I2_O)        0.043     4.648 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.648    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_1_n_0
    SLICE_X215Y484       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.749     5.051    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X215Y484       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/C
                         clock pessimism              0.153     5.204    
                         clock uncertainty           -0.035     5.169    
    SLICE_X215Y484       FDRE (Setup_fdre_C_D)        0.031     5.200    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.351ns (17.383%)  route 1.668ns (82.617%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 5.043 - 3.103 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.796     2.148    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X217Y482       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y482       FDRE (Prop_fdre_C_Q)         0.216     2.364 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[26]/Q
                         net (fo=14, routed)          0.550     2.914    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[26]
    SLICE_X217Y476       LUT6 (Prop_lut6_I4_O)        0.043     2.957 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_2/O
                         net (fo=1, routed)           0.259     3.216    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_2_n_0
    SLICE_X216Y476       LUT6 (Prop_lut6_I0_O)        0.043     3.259 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_1/O
                         net (fo=4, routed)           0.506     3.765    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord1[0]
    SLICE_X216Y473       LUT2 (Prop_lut2_I1_O)        0.049     3.814 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c2[7]_i_1/O
                         net (fo=8, routed)           0.353     4.167    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__9_3[0]
    SLICE_X217Y473       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.741     5.043    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X217Y473       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[0]/C
                         clock pessimism              0.153     5.196    
                         clock uncertainty           -0.035     5.161    
    SLICE_X217Y473       FDRE (Setup_fdre_C_R)       -0.380     4.781    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[0]
  -------------------------------------------------------------------
                         required time                          4.781    
                         arrival time                          -4.167    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.351ns (17.383%)  route 1.668ns (82.617%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 5.043 - 3.103 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.796     2.148    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X217Y482       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y482       FDRE (Prop_fdre_C_Q)         0.216     2.364 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[26]/Q
                         net (fo=14, routed)          0.550     2.914    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[26]
    SLICE_X217Y476       LUT6 (Prop_lut6_I4_O)        0.043     2.957 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_2/O
                         net (fo=1, routed)           0.259     3.216    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_2_n_0
    SLICE_X216Y476       LUT6 (Prop_lut6_I0_O)        0.043     3.259 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_1/O
                         net (fo=4, routed)           0.506     3.765    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord1[0]
    SLICE_X216Y473       LUT2 (Prop_lut2_I1_O)        0.049     3.814 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c2[7]_i_1/O
                         net (fo=8, routed)           0.353     4.167    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__9_3[0]
    SLICE_X217Y473       FDSE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.741     5.043    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X217Y473       FDSE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[2]/C
                         clock pessimism              0.153     5.196    
                         clock uncertainty           -0.035     5.161    
    SLICE_X217Y473       FDSE (Setup_fdse_C_S)       -0.380     4.781    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[2]
  -------------------------------------------------------------------
                         required time                          4.781    
                         arrival time                          -4.167    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.351ns (18.043%)  route 1.594ns (81.957%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 5.044 - 3.103 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.796     2.148    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X217Y482       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y482       FDRE (Prop_fdre_C_Q)         0.216     2.364 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[26]/Q
                         net (fo=14, routed)          0.550     2.914    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[26]
    SLICE_X217Y476       LUT6 (Prop_lut6_I4_O)        0.043     2.957 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_2/O
                         net (fo=1, routed)           0.259     3.216    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_2_n_0
    SLICE_X216Y476       LUT6 (Prop_lut6_I0_O)        0.043     3.259 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_1/O
                         net (fo=4, routed)           0.506     3.765    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord1[0]
    SLICE_X216Y473       LUT2 (Prop_lut2_I1_O)        0.049     3.814 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c2[7]_i_1/O
                         net (fo=8, routed)           0.279     4.093    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__9_3[0]
    SLICE_X214Y472       FDSE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.742     5.044    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X214Y472       FDSE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[3]/C
                         clock pessimism              0.153     5.197    
                         clock uncertainty           -0.035     5.162    
    SLICE_X214Y472       FDSE (Setup_fdse_C_S)       -0.380     4.782    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[3]
  -------------------------------------------------------------------
                         required time                          4.782    
                         arrival time                          -4.093    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.351ns (18.043%)  route 1.594ns (81.957%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 5.044 - 3.103 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.796     2.148    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X217Y482       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y482       FDRE (Prop_fdre_C_Q)         0.216     2.364 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[26]/Q
                         net (fo=14, routed)          0.550     2.914    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[26]
    SLICE_X217Y476       LUT6 (Prop_lut6_I4_O)        0.043     2.957 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_2/O
                         net (fo=1, routed)           0.259     3.216    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_2_n_0
    SLICE_X216Y476       LUT6 (Prop_lut6_I0_O)        0.043     3.259 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_1/O
                         net (fo=4, routed)           0.506     3.765    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord1[0]
    SLICE_X216Y473       LUT2 (Prop_lut2_I1_O)        0.049     3.814 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c2[7]_i_1/O
                         net (fo=8, routed)           0.279     4.093    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__9_3[0]
    SLICE_X214Y472       FDSE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.742     5.044    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X214Y472       FDSE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[4]/C
                         clock pessimism              0.153     5.197    
                         clock uncertainty           -0.035     5.162    
    SLICE_X214Y472       FDSE (Setup_fdse_C_S)       -0.380     4.782    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[4]
  -------------------------------------------------------------------
                         required time                          4.782    
                         arrival time                          -4.093    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.383ns (19.101%)  route 1.622ns (80.898%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 5.040 - 3.103 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.791     2.143    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X216Y478       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y478       FDRE (Prop_fdre_C_Q)         0.254     2.397 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/Q
                         net (fo=17, routed)          0.480     2.877    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[15]
    SLICE_X213Y473       LUT2 (Prop_lut2_I1_O)        0.043     2.920 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_2/O
                         net (fo=1, routed)           0.342     3.262    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_2_n_0
    SLICE_X212Y473       LUT6 (Prop_lut6_I0_O)        0.043     3.305 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_1/O
                         net (fo=4, routed)           0.423     3.728    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord[0]
    SLICE_X211Y476       LUT2 (Prop_lut2_I1_O)        0.043     3.771 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0[7]_i_1/O
                         net (fo=8, routed)           0.377     4.148    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__9_1[0]
    SLICE_X210Y474       FDSE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.738     5.040    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X210Y474       FDSE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[3]/C
                         clock pessimism              0.153     5.193    
                         clock uncertainty           -0.035     5.158    
    SLICE_X210Y474       FDSE (Setup_fdse_C_S)       -0.271     4.887    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[3]
  -------------------------------------------------------------------
                         required time                          4.887    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.383ns (19.101%)  route 1.622ns (80.898%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 5.040 - 3.103 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.791     2.143    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X216Y478       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y478       FDRE (Prop_fdre_C_Q)         0.254     2.397 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/Q
                         net (fo=17, routed)          0.480     2.877    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[15]
    SLICE_X213Y473       LUT2 (Prop_lut2_I1_O)        0.043     2.920 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_2/O
                         net (fo=1, routed)           0.342     3.262    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_2_n_0
    SLICE_X212Y473       LUT6 (Prop_lut6_I0_O)        0.043     3.305 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_1/O
                         net (fo=4, routed)           0.423     3.728    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord[0]
    SLICE_X211Y476       LUT2 (Prop_lut2_I1_O)        0.043     3.771 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0[7]_i_1/O
                         net (fo=8, routed)           0.377     4.148    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__9_1[0]
    SLICE_X210Y474       FDSE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.738     5.040    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X210Y474       FDSE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[4]/C
                         clock pessimism              0.153     5.193    
                         clock uncertainty           -0.035     5.158    
    SLICE_X210Y474       FDSE (Setup_fdse_C_S)       -0.271     4.887    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[4]
  -------------------------------------------------------------------
                         required time                          4.887    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.383ns (19.101%)  route 1.622ns (80.898%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 5.040 - 3.103 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.791     2.143    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X216Y478       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y478       FDRE (Prop_fdre_C_Q)         0.254     2.397 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/Q
                         net (fo=17, routed)          0.480     2.877    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[15]
    SLICE_X213Y473       LUT2 (Prop_lut2_I1_O)        0.043     2.920 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_2/O
                         net (fo=1, routed)           0.342     3.262    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_2_n_0
    SLICE_X212Y473       LUT6 (Prop_lut6_I0_O)        0.043     3.305 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_1/O
                         net (fo=4, routed)           0.423     3.728    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord[0]
    SLICE_X211Y476       LUT2 (Prop_lut2_I1_O)        0.043     3.771 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0[7]_i_1/O
                         net (fo=8, routed)           0.377     4.148    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__9_1[0]
    SLICE_X210Y474       FDSE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.738     5.040    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X210Y474       FDSE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[7]/C
                         clock pessimism              0.153     5.193    
                         clock uncertainty           -0.035     5.158    
    SLICE_X210Y474       FDSE (Setup_fdse_C_S)       -0.271     4.887    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[7]
  -------------------------------------------------------------------
                         required time                          4.887    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  0.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.523%)  route 0.097ns (51.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.435     4.076    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X198Y473       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y473       FDRE (Prop_fdre_C_Q)         0.091     4.167 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[46]/Q
                         net (fo=1, routed)           0.097     4.264    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/DIC0
    SLICE_X196Y473       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.586     4.327    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/WCLK
    SLICE_X196Y473       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMC/CLK
                         clock pessimism             -0.220     4.107    
    SLICE_X196Y473       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     4.200    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMC
  -------------------------------------------------------------------
                         required time                         -4.200    
                         arrival time                           4.264    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.708%)  route 0.097ns (49.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.241ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.434     4.075    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X201Y475       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y475       FDRE (Prop_fdre_C_Q)         0.100     4.175 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[27]/Q
                         net (fo=1, routed)           0.097     4.272    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/DIB1
    SLICE_X200Y477       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.589     4.330    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/WCLK
    SLICE_X200Y477       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.241     4.089    
    SLICE_X200Y477       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     4.204    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.204    
                         arrival time                           4.272    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.577%)  route 0.090ns (47.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.433     4.074    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X197Y476       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y476       FDRE (Prop_fdre_C_Q)         0.100     4.174 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[1]/Q
                         net (fo=1, routed)           0.090     4.264    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/DIA1
    SLICE_X196Y477       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.588     4.329    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/WCLK
    SLICE_X196Y477       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.242     4.087    
    SLICE_X196Y477       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     4.195    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.195    
                         arrival time                           4.264    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[34]/C
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.809%)  route 0.099ns (52.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.436     4.077    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X199Y477       FDSE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y477       FDSE (Prop_fdse_C_Q)         0.091     4.168 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[34]/Q
                         net (fo=1, routed)           0.099     4.267    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/DIC0
    SLICE_X196Y476       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.586     4.327    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/WCLK
    SLICE_X196Y476       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMC/CLK
                         clock pessimism             -0.220     4.107    
    SLICE_X196Y476       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091     4.198    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMC
  -------------------------------------------------------------------
                         required time                         -4.198    
                         arrival time                           4.267    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.231%)  route 0.106ns (53.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.434     4.075    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X201Y475       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y475       FDRE (Prop_fdre_C_Q)         0.091     4.166 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[52]/Q
                         net (fo=1, routed)           0.106     4.272    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/DIC0
    SLICE_X200Y473       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.587     4.328    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/WCLK
    SLICE_X200Y473       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMC/CLK
                         clock pessimism             -0.220     4.108    
    SLICE_X200Y473       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091     4.199    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMC
  -------------------------------------------------------------------
                         required time                         -4.199    
                         arrival time                           4.272    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.180ns  (logic 0.091ns (50.598%)  route 0.089ns (49.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.241ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.436     4.077    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X201Y477       FDSE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y477       FDSE (Prop_fdse_C_Q)         0.091     4.168 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[4]/Q
                         net (fo=1, routed)           0.089     4.257    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/DIB0
    SLICE_X200Y478       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.590     4.331    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/WCLK
    SLICE_X200Y478       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMB/CLK
                         clock pessimism             -0.241     4.090    
    SLICE_X200Y478       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     4.184    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMB
  -------------------------------------------------------------------
                         required time                         -4.184    
                         arrival time                           4.257    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (42.011%)  route 0.138ns (57.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.435     4.076    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X202Y476       FDSE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y476       FDSE (Prop_fdse_C_Q)         0.100     4.176 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[24]/Q
                         net (fo=1, routed)           0.138     4.314    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/DIA0
    SLICE_X200Y477       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.589     4.330    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/WCLK
    SLICE_X200Y477       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.220     4.110    
    SLICE_X200Y477       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.241    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -4.241    
                         arrival time                           4.314    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.180ns  (logic 0.091ns (50.598%)  route 0.089ns (49.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.432     4.073    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X197Y475       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y475       FDRE (Prop_fdre_C_Q)         0.091     4.164 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[32]/Q
                         net (fo=1, routed)           0.089     4.253    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/DIB0
    SLICE_X196Y476       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.586     4.327    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/WCLK
    SLICE_X196Y476       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMB/CLK
                         clock pessimism             -0.242     4.085    
    SLICE_X196Y476       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     4.179    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMB
  -------------------------------------------------------------------
                         required time                         -4.179    
                         arrival time                           4.253    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (41.968%)  route 0.138ns (58.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.436     4.077    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X199Y477       FDSE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y477       FDSE (Prop_fdse_C_Q)         0.100     4.177 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[2]/Q
                         net (fo=1, routed)           0.138     4.315    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/DIB0
    SLICE_X196Y477       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.588     4.329    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/WCLK
    SLICE_X196Y477       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.220     4.109    
    SLICE_X196Y477       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.241    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -4.241    
                         arrival time                           4.315    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.045%)  route 0.144ns (58.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.434     4.075    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X201Y475       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y475       FDRE (Prop_fdre_C_Q)         0.100     4.175 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[20]/Q
                         net (fo=1, routed)           0.144     4.319    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/DIB0
    SLICE_X200Y472       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.589     4.330    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/WCLK
    SLICE_X200Y472       RAMD32                                       r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.220     4.110    
    SLICE_X200Y472       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.242    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -4.242    
                         arrival time                           4.319    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y38  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y109        nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X220Y486       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt_reg[28]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X206Y487       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/test_err_block_counter_i/psynch_1/dcapture_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X206Y487       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/test_err_block_counter_i/psynch_2/dcapture_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X206Y487       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/test_err_block_counter_i/psynch_3/dcapture_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X217Y486       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg/C
Min Period        n/a     FDPE/C                   n/a            0.750         3.103       2.353      SLICE_X215Y485       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y478       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y478       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y478       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y478       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y478       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y478       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y478       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y478       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y477       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y477       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y476       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y476       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y476       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y476       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y476       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y476       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y476       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y476       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y476       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X196Y476       nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.607ns (22.383%)  route 2.105ns (77.617%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 5.048 - 3.103 ) 
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.801     2.153    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X216Y463       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y463       FDRE (Prop_fdre_C_Q)         0.254     2.407 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[27]/Q
                         net (fo=17, routed)          0.453     2.860    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[27]
    SLICE_X219Y461       LUT6 (Prop_lut6_I2_O)        0.043     2.903 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_2/O
                         net (fo=1, routed)           0.343     3.246    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_2_n_0
    SLICE_X216Y462       LUT6 (Prop_lut6_I0_O)        0.043     3.289 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_1/O
                         net (fo=4, routed)           0.426     3.715    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[2]_0[0]
    SLICE_X217Y464       LUT2 (Prop_lut2_I0_O)        0.052     3.767 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_14/O
                         net (fo=2, routed)           0.346     4.114    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_14_n_0
    SLICE_X218Y465       LUT6 (Prop_lut6_I2_O)        0.129     4.243 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_3/O
                         net (fo=2, routed)           0.225     4.468    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_3_n_0
    SLICE_X219Y467       LUT3 (Prop_lut3_I2_O)        0.043     4.511 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_3/O
                         net (fo=2, routed)           0.311     4.822    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_3_n_0
    SLICE_X215Y469       LUT6 (Prop_lut6_I2_O)        0.043     4.865 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.865    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_1_n_0
    SLICE_X215Y469       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.746     5.048    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X215Y469       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/C
                         clock pessimism              0.153     5.201    
                         clock uncertainty           -0.035     5.166    
    SLICE_X215Y469       FDRE (Setup_fdre_C_D)        0.032     5.198    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.198    
                         arrival time                          -4.865    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.569ns (21.490%)  route 2.079ns (78.510%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 5.050 - 3.103 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.797     2.149    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X214Y465       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y465       FDRE (Prop_fdre_C_Q)         0.216     2.365 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[26]/Q
                         net (fo=14, routed)          0.503     2.868    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[26]
    SLICE_X219Y461       LUT6 (Prop_lut6_I4_O)        0.043     2.911 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_2/O
                         net (fo=1, routed)           0.343     3.255    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_2_n_0
    SLICE_X216Y462       LUT6 (Prop_lut6_I0_O)        0.043     3.298 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_1/O
                         net (fo=4, routed)           0.426     3.724    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[2]_0[0]
    SLICE_X217Y464       LUT2 (Prop_lut2_I0_O)        0.052     3.776 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_14/O
                         net (fo=2, routed)           0.346     4.122    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_14_n_0
    SLICE_X218Y465       LUT6 (Prop_lut6_I2_O)        0.129     4.251 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_3/O
                         net (fo=2, routed)           0.225     4.476    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_3_n_0
    SLICE_X219Y467       LUT3 (Prop_lut3_I2_O)        0.043     4.519 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_3/O
                         net (fo=2, routed)           0.234     4.754    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_3_n_0
    SLICE_X216Y466       LUT5 (Prop_lut5_I1_O)        0.043     4.797 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.797    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_1_n_0
    SLICE_X216Y466       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.748     5.050    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X216Y466       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/C
                         clock pessimism              0.153     5.203    
                         clock uncertainty           -0.035     5.168    
    SLICE_X216Y466       FDRE (Setup_fdre_C_D)        0.066     5.234    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.234    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.569ns (21.939%)  route 2.025ns (78.061%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.053 - 3.103 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.797     2.149    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X214Y465       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y465       FDRE (Prop_fdre_C_Q)         0.216     2.365 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[26]/Q
                         net (fo=14, routed)          0.503     2.868    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[26]
    SLICE_X219Y461       LUT6 (Prop_lut6_I4_O)        0.043     2.911 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_2/O
                         net (fo=1, routed)           0.343     3.255    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_2_n_0
    SLICE_X216Y462       LUT6 (Prop_lut6_I0_O)        0.043     3.298 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2[2]_i_1/O
                         net (fo=4, routed)           0.426     3.724    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c2_reg[2]_0[0]
    SLICE_X217Y464       LUT2 (Prop_lut2_I0_O)        0.052     3.776 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_14/O
                         net (fo=2, routed)           0.297     4.073    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_14_n_0
    SLICE_X218Y464       LUT3 (Prop_lut3_I0_O)        0.129     4.202 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_8/O
                         net (fo=1, routed)           0.289     4.491    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_8_n_0
    SLICE_X217Y464       LUT6 (Prop_lut6_I2_O)        0.043     4.534 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_2/O
                         net (fo=2, routed)           0.165     4.700    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_2_n_0
    SLICE_X217Y463       LUT6 (Prop_lut6_I0_O)        0.043     4.743 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.743    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_1_n_0
    SLICE_X217Y463       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.751     5.053    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X217Y463       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/C
                         clock pessimism              0.153     5.206    
                         clock uncertainty           -0.035     5.171    
    SLICE_X217Y463       FDRE (Setup_fdre_C_D)        0.032     5.203    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.203    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5_reg/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.198ns (9.620%)  route 1.860ns (90.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 5.054 - 3.103 ) 
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.789     2.141    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X203Y466       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y466       FDRE (Prop_fdre_C_Q)         0.198     2.339 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5_reg/Q
                         net (fo=140, routed)         1.860     4.199    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/out
    SLICE_X211Y457       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.752     5.054    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X211Y457       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[22]/C
                         clock pessimism              0.153     5.207    
                         clock uncertainty           -0.035     5.172    
    SLICE_X211Y457       FDRE (Setup_fdre_C_R)       -0.371     4.801    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[22]
  -------------------------------------------------------------------
                         required time                          4.801    
                         arrival time                          -4.199    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5_reg/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.198ns (9.620%)  route 1.860ns (90.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 5.054 - 3.103 ) 
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.789     2.141    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X203Y466       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y466       FDRE (Prop_fdre_C_Q)         0.198     2.339 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5_reg/Q
                         net (fo=140, routed)         1.860     4.199    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/out
    SLICE_X211Y457       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.752     5.054    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X211Y457       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[27]/C
                         clock pessimism              0.153     5.207    
                         clock uncertainty           -0.035     5.172    
    SLICE_X211Y457       FDRE (Setup_fdre_C_R)       -0.371     4.801    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[27]
  -------------------------------------------------------------------
                         required time                          4.801    
                         arrival time                          -4.199    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.478ns (23.204%)  route 1.582ns (76.796%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 5.055 - 3.103 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.797     2.149    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X210Y464       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y464       FDRE (Prop_fdre_C_Q)         0.254     2.403 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[13]/Q
                         net (fo=15, routed)          0.658     3.061    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[13]
    SLICE_X218Y460       LUT2 (Prop_lut2_I0_O)        0.052     3.113 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_4/O
                         net (fo=1, routed)           0.306     3.419    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_4_n_0
    SLICE_X221Y460       LUT6 (Prop_lut6_I4_O)        0.129     3.548 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_1/O
                         net (fo=4, routed)           0.233     3.780    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord[0]
    SLICE_X219Y459       LUT2 (Prop_lut2_I1_O)        0.043     3.823 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0[7]_i_1/O
                         net (fo=8, routed)           0.386     4.209    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__9_1[0]
    SLICE_X218Y459       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.753     5.055    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X218Y459       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[0]/C
                         clock pessimism              0.153     5.208    
                         clock uncertainty           -0.035     5.173    
    SLICE_X218Y459       FDRE (Setup_fdre_C_R)       -0.295     4.878    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[0]
  -------------------------------------------------------------------
                         required time                          4.878    
                         arrival time                          -4.209    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5_reg/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.198ns (10.006%)  route 1.781ns (89.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.053 - 3.103 ) 
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.789     2.141    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X203Y466       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y466       FDRE (Prop_fdre_C_Q)         0.198     2.339 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5_reg/Q
                         net (fo=140, routed)         1.781     4.120    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/out
    SLICE_X215Y461       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.751     5.053    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X215Y461       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[19]/C
                         clock pessimism              0.153     5.206    
                         clock uncertainty           -0.035     5.171    
    SLICE_X215Y461       FDRE (Setup_fdre_C_R)       -0.371     4.800    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[19]
  -------------------------------------------------------------------
                         required time                          4.800    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5_reg/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.198ns (10.006%)  route 1.781ns (89.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.053 - 3.103 ) 
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.789     2.141    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X203Y466       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y466       FDRE (Prop_fdre_C_Q)         0.198     2.339 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5_reg/Q
                         net (fo=140, routed)         1.781     4.120    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/out
    SLICE_X215Y461       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.751     5.053    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X215Y461       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[23]/C
                         clock pessimism              0.153     5.206    
                         clock uncertainty           -0.035     5.171    
    SLICE_X215Y461       FDRE (Setup_fdre_C_R)       -0.371     4.800    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[23]
  -------------------------------------------------------------------
                         required time                          4.800    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.992ns (41.460%)  route 1.401ns (58.540%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 5.046 - 3.103 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.798     2.150    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X215Y464       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y464       FDRE (Prop_fdre_C_Q)         0.198     2.348 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[4]/Q
                         net (fo=13, routed)          0.834     3.182    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/Q[2]
    SLICE_X208Y461       LUT5 (Prop_lut5_I0_O)        0.119     3.301 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.301    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry_i_4_n_0
    SLICE_X208Y461       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     3.539 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.539    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry_n_0
    SLICE_X208Y462       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.589 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.589    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__0_n_0
    SLICE_X208Y463       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.639 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.639    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__1_n_0
    SLICE_X208Y464       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.689 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.689    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__2_n_0
    SLICE_X208Y465       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.739 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.739    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__3_n_0
    SLICE_X208Y466       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     3.813 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_carry__4/CO[1]
                         net (fo=3, routed)           0.240     4.052    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/CO[0]
    SLICE_X206Y466       LUT6 (Prop_lut6_I0_O)        0.120     4.172 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_err_block_count_inc_out_i_3/O
                         net (fo=1, routed)           0.327     4.500    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i_n_27
    SLICE_X206Y466       LUT5 (Prop_lut5_I3_O)        0.043     4.543 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_err_block_count_inc_out_i_1/O
                         net (fo=1, routed)           0.000     4.543    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg_0
    SLICE_X206Y466       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.744     5.046    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/rxusrclk2
    SLICE_X206Y466       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg/C
                         clock pessimism              0.153     5.199    
                         clock uncertainty           -0.035     5.164    
    SLICE_X206Y466       FDRE (Setup_fdre_C_D)        0.064     5.228    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg
  -------------------------------------------------------------------
                         required time                          5.228    
                         arrival time                          -4.543    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.383ns (18.267%)  route 1.714ns (81.733%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 5.042 - 3.103 ) 
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.788     2.140    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/rxrecclk_out
    SLICE_X212Y477       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y477       FDRE (Prop_fdre_C_Q)         0.254     2.394 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/Q
                         net (fo=2, routed)           0.421     2.815    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]
    SLICE_X213Y476       LUT5 (Prop_lut5_I0_O)        0.043     2.858 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.494     3.352    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X213Y474       LUT4 (Prop_lut4_I0_O)        0.043     3.395 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.299     3.694    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[12]
    SLICE_X213Y471       LUT6 (Prop_lut6_I1_O)        0.043     3.737 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.500     4.237    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X212Y477       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.740     5.042    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/rxrecclk_out
    SLICE_X212Y477       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/C
                         clock pessimism              0.201     5.243    
                         clock uncertainty           -0.035     5.208    
    SLICE_X212Y477       FDRE (Setup_fdre_C_R)       -0.271     4.937    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]
  -------------------------------------------------------------------
                         required time                          4.937    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                  0.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.830%)  route 0.101ns (46.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.451     4.092    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X206Y454       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y454       FDRE (Prop_fdre_C_Q)         0.118     4.210 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[19]/Q
                         net (fo=1, routed)           0.101     4.311    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/DIA1
    SLICE_X208Y453       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.608     4.349    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/WCLK
    SLICE_X208Y453       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.220     4.129    
    SLICE_X208Y453       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     4.237    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.237    
                         arrival time                           4.311    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.231ns  (logic 0.100ns (43.364%)  route 0.131ns (56.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.453     4.094    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X211Y453       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y453       FDRE (Prop_fdre_C_Q)         0.100     4.194 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[14]/Q
                         net (fo=1, routed)           0.131     4.325    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/DIB0
    SLICE_X210Y452       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.610     4.351    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/WCLK
    SLICE_X210Y452       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.242     4.109    
    SLICE_X210Y452       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.241    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -4.241    
                         arrival time                           4.325    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.234ns  (logic 0.100ns (42.799%)  route 0.134ns (57.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.451     4.092    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X207Y453       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y453       FDRE (Prop_fdre_C_Q)         0.100     4.192 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[1]/Q
                         net (fo=1, routed)           0.134     4.326    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/DIA1
    SLICE_X208Y452       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.609     4.350    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/WCLK
    SLICE_X208Y452       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.220     4.130    
    SLICE_X208Y452       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     4.238    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.238    
                         arrival time                           4.326    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.254ns  (logic 0.118ns (46.410%)  route 0.136ns (53.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.451     4.092    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X206Y454       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y454       FDRE (Prop_fdre_C_Q)         0.118     4.210 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[22]/Q
                         net (fo=1, routed)           0.136     4.346    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/DIC0
    SLICE_X208Y453       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.608     4.349    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/WCLK
    SLICE_X208Y453       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.220     4.129    
    SLICE_X208Y453       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     4.258    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -4.258    
                         arrival time                           4.346    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.534%)  route 0.141ns (58.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.451     4.092    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X209Y453       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y453       FDRE (Prop_fdre_C_Q)         0.100     4.192 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[13]/Q
                         net (fo=1, routed)           0.141     4.333    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/DIA1
    SLICE_X210Y452       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.610     4.351    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/WCLK
    SLICE_X210Y452       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.220     4.131    
    SLICE_X210Y452       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     4.239    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.239    
                         arrival time                           4.333    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.270ns  (logic 0.100ns (37.084%)  route 0.170ns (62.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.448     4.089    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X205Y452       FDSE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y452       FDSE (Prop_fdse_C_Q)         0.100     4.189 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[0]/Q
                         net (fo=1, routed)           0.170     4.359    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/DIC0
    SLICE_X206Y451       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.608     4.349    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/WCLK
    SLICE_X206Y451       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMC/CLK
                         clock pessimism             -0.220     4.129    
    SLICE_X206Y451       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     4.258    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMC
  -------------------------------------------------------------------
                         required time                         -4.258    
                         arrival time                           4.359    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.965%)  route 0.150ns (60.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.243ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.451     4.092    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X209Y454       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y454       FDRE (Prop_fdre_C_Q)         0.100     4.192 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[0]/Q
                         net (fo=1, routed)           0.150     4.342    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/DIA0
    SLICE_X208Y452       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.609     4.350    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/WCLK
    SLICE_X208Y452       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.243     4.107    
    SLICE_X208Y452       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.238    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -4.238    
                         arrival time                           4.342    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.469%)  route 0.135ns (57.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.243ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.451     4.092    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X209Y456       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y456       FDRE (Prop_fdre_C_Q)         0.100     4.192 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[21]/Q
                         net (fo=1, routed)           0.135     4.327    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/DIB1
    SLICE_X208Y453       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.608     4.349    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/WCLK
    SLICE_X208Y453       RAMD32                                       r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.243     4.106    
    SLICE_X208Y453       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     4.221    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.221    
                         arrival time                           4.327    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.446     0.984    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/rxrecclk_out
    SLICE_X217Y469       FDCE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y469       FDCE (Prop_fdce_C_Q)         0.100     1.084 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.139    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X217Y469       FDCE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.601     1.239    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/rxrecclk_out
    SLICE_X217Y469       FDCE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.255     0.984    
    SLICE_X217Y469       FDCE (Hold_fdce_C_D)         0.047     1.031    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs2_i/resynch[0].synch_inst/d1_reg/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs2_i/resynch[0].synch_inst/d1b_reg/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.444     0.982    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs2_i/resynch[0].synch_inst/clk
    SLICE_X203Y462       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs2_i/resynch[0].synch_inst/d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y462       FDRE (Prop_fdre_C_Q)         0.100     1.082 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs2_i/resynch[0].synch_inst/d1_reg/Q
                         net (fo=1, routed)           0.055     1.137    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs2_i/resynch[0].synch_inst/d1
    SLICE_X203Y462       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs2_i/resynch[0].synch_inst/d1b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.599     1.237    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs2_i/resynch[0].synch_inst/clk
    SLICE_X203Y462       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs2_i/resynch[0].synch_inst/d1b_reg/C
                         clock pessimism             -0.255     0.982    
    SLICE_X203Y462       FDRE (Hold_fdre_C_D)         0.047     1.029    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs2_i/resynch[0].synch_inst/d1b_reg
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y37  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y110        nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X214Y467       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[27]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X219Y462       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y464       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[30]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X214Y467       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[31]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X214Y469       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[33]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X219Y462       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X206Y452       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X206Y452       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X206Y452       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X206Y452       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X206Y452       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X206Y452       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X206Y452       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X206Y452       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X206Y452       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X206Y452       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X208Y452       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X208Y452       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X208Y452       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X208Y452       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X208Y452       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X208Y452       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK               n/a            0.674         1.551       0.877      SLICE_X208Y452       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK               n/a            0.674         1.551       0.877      SLICE_X208Y452       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X208Y453       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X208Y453       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.525ns (20.302%)  route 2.061ns (79.698%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 5.040 - 3.103 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.791     2.143    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X194Y462       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y462       FDRE (Prop_fdre_C_Q)         0.216     2.359 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[13]/Q
                         net (fo=15, routed)          0.638     2.997    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[13]
    SLICE_X197Y456       LUT2 (Prop_lut2_I0_O)        0.051     3.048 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_4/O
                         net (fo=1, routed)           0.217     3.265    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_4_n_0
    SLICE_X197Y456       LUT6 (Prop_lut6_I4_O)        0.129     3.394 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_1/O
                         net (fo=4, routed)           0.638     4.032    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[2]_0[0]
    SLICE_X198Y464       LUT3 (Prop_lut3_I1_O)        0.043     4.075 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_8/O
                         net (fo=1, routed)           0.342     4.416    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_8_n_0
    SLICE_X197Y464       LUT6 (Prop_lut6_I2_O)        0.043     4.459 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_2/O
                         net (fo=2, routed)           0.227     4.686    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_2_n_0
    SLICE_X196Y465       LUT5 (Prop_lut5_I2_O)        0.043     4.729 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.729    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_1_n_0
    SLICE_X196Y465       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.738     5.040    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X196Y465       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/C
                         clock pessimism              0.181     5.221    
                         clock uncertainty           -0.035     5.186    
    SLICE_X196Y465       FDRE (Setup_fdre_C_D)        0.064     5.250    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.250    
                         arrival time                          -4.729    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.525ns (20.551%)  route 2.030ns (79.449%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 5.041 - 3.103 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.791     2.143    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X194Y462       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y462       FDRE (Prop_fdre_C_Q)         0.216     2.359 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[13]/Q
                         net (fo=15, routed)          0.638     2.997    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[13]
    SLICE_X197Y456       LUT2 (Prop_lut2_I0_O)        0.051     3.048 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_4/O
                         net (fo=1, routed)           0.217     3.265    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_4_n_0
    SLICE_X197Y456       LUT6 (Prop_lut6_I4_O)        0.129     3.394 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_1/O
                         net (fo=4, routed)           0.638     4.032    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[2]_0[0]
    SLICE_X198Y464       LUT3 (Prop_lut3_I1_O)        0.043     4.075 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_8/O
                         net (fo=1, routed)           0.342     4.416    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_8_n_0
    SLICE_X197Y464       LUT6 (Prop_lut6_I2_O)        0.043     4.459 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_2/O
                         net (fo=2, routed)           0.195     4.655    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_2_n_0
    SLICE_X196Y464       LUT6 (Prop_lut6_I0_O)        0.043     4.698 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.698    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_1_n_0
    SLICE_X196Y464       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.739     5.041    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X196Y464       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/C
                         clock pessimism              0.181     5.222    
                         clock uncertainty           -0.035     5.187    
    SLICE_X196Y464       FDRE (Setup_fdre_C_D)        0.064     5.251    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.251    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.525ns (22.596%)  route 1.798ns (77.404%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 5.040 - 3.103 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.791     2.143    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X194Y462       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y462       FDRE (Prop_fdre_C_Q)         0.216     2.359 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[13]/Q
                         net (fo=15, routed)          0.638     2.997    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[13]
    SLICE_X197Y456       LUT2 (Prop_lut2_I0_O)        0.051     3.048 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_4/O
                         net (fo=1, routed)           0.217     3.265    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_4_n_0
    SLICE_X197Y456       LUT6 (Prop_lut6_I4_O)        0.129     3.394 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_1/O
                         net (fo=4, routed)           0.568     3.962    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[2]_0[0]
    SLICE_X196Y464       LUT6 (Prop_lut6_I3_O)        0.043     4.005 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_3/O
                         net (fo=2, routed)           0.181     4.186    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_3_n_0
    SLICE_X195Y465       LUT3 (Prop_lut3_I2_O)        0.043     4.229 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_3/O
                         net (fo=2, routed)           0.194     4.423    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_3_n_0
    SLICE_X194Y465       LUT6 (Prop_lut6_I2_O)        0.043     4.466 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.466    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_1_n_0
    SLICE_X194Y465       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.738     5.040    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X194Y465       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/C
                         clock pessimism              0.181     5.221    
                         clock uncertainty           -0.035     5.186    
    SLICE_X194Y465       FDRE (Setup_fdre_C_D)        0.032     5.218    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.218    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.439ns (22.039%)  route 1.553ns (77.961%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns = ( 5.045 - 3.103 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.791     2.143    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X194Y462       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y462       FDRE (Prop_fdre_C_Q)         0.216     2.359 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[13]/Q
                         net (fo=15, routed)          0.638     2.997    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[13]
    SLICE_X197Y456       LUT2 (Prop_lut2_I0_O)        0.051     3.048 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_4/O
                         net (fo=1, routed)           0.217     3.265    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_4_n_0
    SLICE_X197Y456       LUT6 (Prop_lut6_I4_O)        0.129     3.394 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_1/O
                         net (fo=4, routed)           0.341     3.735    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord[0]
    SLICE_X197Y456       LUT2 (Prop_lut2_I1_O)        0.043     3.778 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0[7]_i_1/O
                         net (fo=8, routed)           0.357     4.135    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__9_1[0]
    SLICE_X194Y457       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.743     5.045    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X194Y457       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[0]/C
                         clock pessimism              0.181     5.226    
                         clock uncertainty           -0.035     5.191    
    SLICE_X194Y457       FDRE (Setup_fdre_C_R)       -0.295     4.896    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[0]
  -------------------------------------------------------------------
                         required time                          4.896    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/can_insert_wra2_reg/R
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.216ns (11.397%)  route 1.679ns (88.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 4.995 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.793     2.145    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/gt0_gtrxreset_i_reg
    SLICE_X193Y450       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y450       FDRE (Prop_fdre_C_Q)         0.216     2.361 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=260, routed)         1.679     4.040    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/rxreset_rxusrclk2
    SLICE_X178Y450       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/can_insert_wra2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.693     4.995    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/rxusrclk2
    SLICE_X178Y450       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/can_insert_wra2_reg/C
                         clock pessimism              0.153     5.148    
                         clock uncertainty           -0.035     5.113    
    SLICE_X178Y450       FDRE (Setup_fdre_C_R)       -0.271     4.842    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/can_insert_wra2_reg
  -------------------------------------------------------------------
                         required time                          4.842    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/can_insert_wra_comb_reg/R
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.216ns (11.397%)  route 1.679ns (88.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 4.995 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.793     2.145    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/gt0_gtrxreset_i_reg
    SLICE_X193Y450       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y450       FDRE (Prop_fdre_C_Q)         0.216     2.361 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=260, routed)         1.679     4.040    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/rxreset_rxusrclk2
    SLICE_X178Y450       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/can_insert_wra_comb_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.693     4.995    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/rxusrclk2
    SLICE_X178Y450       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/can_insert_wra_comb_reg/C
                         clock pessimism              0.153     5.148    
                         clock uncertainty           -0.035     5.113    
    SLICE_X178Y450       FDRE (Setup_fdre_C_R)       -0.271     4.842    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/can_insert_wra_comb_reg
  -------------------------------------------------------------------
                         required time                          4.842    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/can_insert_wra_reg/R
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.216ns (11.397%)  route 1.679ns (88.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 4.995 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.793     2.145    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/gt0_gtrxreset_i_reg
    SLICE_X193Y450       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y450       FDRE (Prop_fdre_C_Q)         0.216     2.361 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=260, routed)         1.679     4.040    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/rxreset_rxusrclk2
    SLICE_X178Y450       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/can_insert_wra_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.693     4.995    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/rxusrclk2
    SLICE_X178Y450       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/can_insert_wra_reg/C
                         clock pessimism              0.153     5.148    
                         clock uncertainty           -0.035     5.113    
    SLICE_X178Y450       FDRE (Setup_fdre_C_R)       -0.271     4.842    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/can_insert_wra_reg
  -------------------------------------------------------------------
                         required time                          4.842    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg/D
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 1.002ns (45.703%)  route 1.190ns (54.297%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.889ns = ( 4.992 - 3.103 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.790     2.142    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X194Y463       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y463       FDRE (Prop_fdre_C_Q)         0.198     2.340 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[6]/Q
                         net (fo=14, routed)          0.550     2.890    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/Q[4]
    SLICE_X192Y458       LUT5 (Prop_lut5_I2_O)        0.121     3.011 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.011    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/i__carry_i_3__0_n_0
    SLICE_X192Y458       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     3.257 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.257    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry_n_0
    SLICE_X192Y459       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.307 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.307    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_0
    SLICE_X192Y460       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.357 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.357    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_0
    SLICE_X192Y461       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.407 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.407    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__2_n_0
    SLICE_X192Y462       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.457 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.457    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__3_n_0
    SLICE_X192Y463       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     3.531 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__4/CO[1]
                         net (fo=3, routed)           0.428     3.959    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/rx_66_enc_reg_reg[65][0]
    SLICE_X185Y463       LUT6 (Prop_lut6_I1_O)        0.120     4.079 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_err_block_count_inc_out_i_2/O
                         net (fo=1, routed)           0.212     4.291    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i_n_21
    SLICE_X185Y463       LUT5 (Prop_lut5_I2_O)        0.043     4.334 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_err_block_count_inc_out_i_1/O
                         net (fo=1, routed)           0.000     4.334    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg_0
    SLICE_X185Y463       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.690     4.992    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/rxusrclk2
    SLICE_X185Y463       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg/C
                         clock pessimism              0.153     5.145    
                         clock uncertainty           -0.035     5.110    
    SLICE_X185Y463       FDRE (Setup_fdre_C_D)        0.032     5.142    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg
  -------------------------------------------------------------------
                         required time                          5.142    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 0.439ns (22.956%)  route 1.473ns (77.044%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns = ( 5.045 - 3.103 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.791     2.143    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X194Y462       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y462       FDRE (Prop_fdre_C_Q)         0.216     2.359 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[13]/Q
                         net (fo=15, routed)          0.638     2.997    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[13]
    SLICE_X197Y456       LUT2 (Prop_lut2_I0_O)        0.051     3.048 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_4/O
                         net (fo=1, routed)           0.217     3.265    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_4_n_0
    SLICE_X197Y456       LUT6 (Prop_lut6_I4_O)        0.129     3.394 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_1/O
                         net (fo=4, routed)           0.341     3.735    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord[0]
    SLICE_X197Y456       LUT2 (Prop_lut2_I1_O)        0.043     3.778 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0[7]_i_1/O
                         net (fo=8, routed)           0.277     4.055    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__9_1[0]
    SLICE_X194Y456       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.743     5.045    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X194Y456       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[1]/C
                         clock pessimism              0.181     5.226    
                         clock uncertainty           -0.035     5.191    
    SLICE_X194Y456       FDSE (Setup_fdse_C_S)       -0.295     4.896    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[1]
  -------------------------------------------------------------------
                         required time                          4.896    
                         arrival time                          -4.055    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 0.439ns (22.956%)  route 1.473ns (77.044%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns = ( 5.045 - 3.103 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.791     2.143    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X194Y462       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y462       FDRE (Prop_fdre_C_Q)         0.216     2.359 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[13]/Q
                         net (fo=15, routed)          0.638     2.997    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[13]
    SLICE_X197Y456       LUT2 (Prop_lut2_I0_O)        0.051     3.048 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_4/O
                         net (fo=1, routed)           0.217     3.265    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_4_n_0
    SLICE_X197Y456       LUT6 (Prop_lut6_I4_O)        0.129     3.394 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0[2]_i_1/O
                         net (fo=4, routed)           0.341     3.735    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord[0]
    SLICE_X197Y456       LUT2 (Prop_lut2_I1_O)        0.043     3.778 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0[7]_i_1/O
                         net (fo=8, routed)           0.277     4.055    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__9_1[0]
    SLICE_X194Y456       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.743     5.045    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X194Y456       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[2]/C
                         clock pessimism              0.181     5.226    
                         clock uncertainty           -0.035     5.191    
    SLICE_X194Y456       FDSE (Setup_fdse_C_S)       -0.295     4.896    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c0_reg[2]
  -------------------------------------------------------------------
                         required time                          4.896    
                         arrival time                          -4.055    
  -------------------------------------------------------------------
                         slack                                  0.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_cc_seq_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.207ns  (logic 0.118ns (56.951%)  route 0.089ns (43.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.953ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.415     4.056    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X184Y454       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_cc_seq_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y454       FDRE (Prop_fdre_C_Q)         0.118     4.174 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_cc_seq_out_reg[0]/Q
                         net (fo=1, routed)           0.089     4.263    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/DIA0
    SLICE_X184Y453       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.571     4.312    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/WCLK
    SLICE_X184Y453       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA/CLK
                         clock pessimism             -0.242     4.070    
    SLICE_X184Y453       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.201    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA
  -------------------------------------------------------------------
                         required time                         -4.201    
                         arrival time                           4.263    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.855%)  route 0.089ns (47.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.417     4.058    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X189Y452       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y452       FDRE (Prop_fdre_C_Q)         0.100     4.158 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[31]/Q
                         net (fo=1, routed)           0.089     4.247    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/DIA1
    SLICE_X188Y451       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.573     4.314    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/WCLK
    SLICE_X188Y451       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMA_D1/CLK
                         clock pessimism             -0.242     4.072    
    SLICE_X188Y451       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     4.180    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.180    
                         arrival time                           4.247    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.191ns  (logic 0.100ns (52.277%)  route 0.091ns (47.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.417     4.058    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X189Y451       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y451       FDRE (Prop_fdre_C_Q)         0.100     4.158 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[13]/Q
                         net (fo=1, routed)           0.091     4.249    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/DIA1
    SLICE_X190Y450       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.573     4.314    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/WCLK
    SLICE_X190Y450       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.242     4.072    
    SLICE_X190Y450       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     4.180    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.180    
                         arrival time                           4.249    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.207ns  (logic 0.118ns (56.951%)  route 0.089ns (43.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.243ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.444     4.085    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X192Y452       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y452       FDRE (Prop_fdre_C_Q)         0.118     4.203 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[21]/Q
                         net (fo=1, routed)           0.089     4.292    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/DIB1
    SLICE_X192Y451       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.601     4.342    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/WCLK
    SLICE_X192Y451       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.243     4.099    
    SLICE_X192Y451       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     4.214    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.214    
                         arrival time                           4.292    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[36]/C
                            (rising edge-triggered cell FDSE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.231ns  (logic 0.100ns (43.366%)  route 0.131ns (56.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.416     4.057    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X185Y452       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y452       FDSE (Prop_fdse_C_Q)         0.100     4.157 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[36]/Q
                         net (fo=1, routed)           0.131     4.288    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/DIA0
    SLICE_X184Y450       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.572     4.313    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/WCLK
    SLICE_X184Y450       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA/CLK
                         clock pessimism             -0.242     4.071    
    SLICE_X184Y450       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.202    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -4.202    
                         arrival time                           4.288    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.234ns  (logic 0.100ns (42.651%)  route 0.134ns (57.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.953ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.415     4.056    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X185Y453       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y453       FDRE (Prop_fdre_C_Q)         0.100     4.156 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[38]/Q
                         net (fo=1, routed)           0.134     4.290    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/DIB0
    SLICE_X184Y450       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.572     4.313    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/WCLK
    SLICE_X184Y450       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMB/CLK
                         clock pessimism             -0.242     4.071    
    SLICE_X184Y450       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.203    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMB
  -------------------------------------------------------------------
                         required time                         -4.203    
                         arrival time                           4.290    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.474%)  route 0.135ns (57.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.243ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     3.641 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.444     4.085    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X193Y452       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y452       FDRE (Prop_fdre_C_Q)         0.100     4.185 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[18]/Q
                         net (fo=1, routed)           0.135     4.320    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/DIA0
    SLICE_X192Y451       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     3.741 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.601     4.342    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/WCLK
    SLICE_X192Y451       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.243     4.099    
    SLICE_X192Y451       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.230    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -4.230    
                         arrival time                           4.320    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.091ns (35.580%)  route 0.165ns (64.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.416     0.954    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X185Y451       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y451       FDRE (Prop_fdre_C_Q)         0.091     1.045 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/Q
                         net (fo=108, routed)         0.165     1.210    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/ADDRD4
    SLICE_X184Y450       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.572     1.210    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/WCLK
    SLICE_X184Y450       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA/CLK
                         clock pessimism             -0.242     0.968    
    SLICE_X184Y450       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     1.115    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.091ns (35.580%)  route 0.165ns (64.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.416     0.954    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X185Y451       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y451       FDRE (Prop_fdre_C_Q)         0.091     1.045 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/Q
                         net (fo=108, routed)         0.165     1.210    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/ADDRD4
    SLICE_X184Y450       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.572     1.210    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/WCLK
    SLICE_X184Y450       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA_D1/CLK
                         clock pessimism             -0.242     0.968    
    SLICE_X184Y450       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     1.115    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.091ns (35.580%)  route 0.165ns (64.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.416     0.954    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X185Y451       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y451       FDRE (Prop_fdre_C_Q)         0.091     1.045 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[4]/Q
                         net (fo=108, routed)         0.165     1.210    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/ADDRD4
    SLICE_X184Y450       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1298, routed)        0.572     1.210    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/WCLK
    SLICE_X184Y450       RAMD32                                       r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMB/CLK
                         clock pessimism             -0.242     0.968    
    SLICE_X184Y450       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     1.115    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMB
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y36  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y111        nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X200Y459       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[28]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X200Y459       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[29]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X200Y459       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X199Y457       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[48]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X199Y457       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[49]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X199Y457       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg[54]/C
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y451       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y451       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y451       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y451       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y451       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y451       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y451       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.674         1.551       0.877      SLICE_X186Y451       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X190Y450       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X190Y450       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X192Y451       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X192Y451       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X192Y451       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X192Y451       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X192Y451       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X192Y451       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X192Y451       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X192Y451       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X192Y451       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X192Y451       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          1.583     1.583    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.080     1.663 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.365     3.028    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y282       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y282       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     4.008 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.008    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y282       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          1.479    11.479    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    11.551 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.239    12.790    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y282       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.238    13.028    
                         clock uncertainty           -0.035    12.993    
    SLICE_X220Y282       FDRE (Setup_fdre_C_D)        0.064    13.057    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.057    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          1.583     1.583    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.080     1.663 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.365     3.028    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y282       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y282       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     4.008 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.008    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X216Y282       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          1.479    11.479    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    11.551 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.239    12.790    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y282       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.238    13.028    
                         clock uncertainty           -0.035    12.993    
    SLICE_X216Y282       FDRE (Setup_fdre_C_D)        0.064    13.057    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.057    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 12.796 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          1.583     1.583    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.080     1.663 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.373     3.036    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y290       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y290       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     4.016 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.016    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y290       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          1.479    11.479    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    11.551 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.245    12.796    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y290       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.240    13.036    
                         clock uncertainty           -0.035    13.001    
    SLICE_X220Y290       FDRE (Setup_fdre_C_D)        0.064    13.065    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.065    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          1.583     1.583    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.080     1.663 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.372     3.035    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y289       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y289       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     4.015 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.015    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X220Y289       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          1.479    11.479    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    11.551 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.244    12.795    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y289       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.240    13.035    
                         clock uncertainty           -0.035    13.000    
    SLICE_X220Y289       FDRE (Setup_fdre_C_D)        0.064    13.064    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.064    
                         arrival time                          -4.015    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns = ( 12.791 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          1.583     1.583    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.080     1.663 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.366     3.029    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y266       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y266       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     4.009 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.009    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y266       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          1.479    11.479    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    11.551 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.240    12.791    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y266       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.238    13.029    
                         clock uncertainty           -0.035    12.994    
    SLICE_X220Y266       FDRE (Setup_fdre_C_D)        0.064    13.058    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.058    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          1.583     1.583    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.080     1.663 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.367     3.030    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y265       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y265       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     4.010 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.010    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X220Y265       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          1.479    11.479    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    11.551 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.241    12.792    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y265       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.238    13.030    
                         clock uncertainty           -0.035    12.995    
    SLICE_X220Y265       FDRE (Setup_fdre_C_D)        0.064    13.059    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.059    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 12.798 - 10.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          1.583     1.583    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.080     1.663 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.375     3.038    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y255       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y255       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     4.018 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.018    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y255       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          1.479    11.479    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    11.551 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.247    12.798    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y255       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.240    13.038    
                         clock uncertainty           -0.035    13.003    
    SLICE_X220Y255       FDRE (Setup_fdre_C_D)        0.064    13.067    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.067    
                         arrival time                          -4.018    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 12.798 - 10.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          1.583     1.583    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.080     1.663 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.375     3.038    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y255       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y255       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     4.018 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.018    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X216Y255       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          1.479    11.479    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    11.551 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.247    12.798    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y255       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.240    13.038    
                         clock uncertainty           -0.035    13.003    
    SLICE_X216Y255       FDRE (Setup_fdre_C_D)        0.064    13.067    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.067    
                         arrival time                          -4.018    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.805 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          1.583     1.583    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.080     1.663 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.372     3.035    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y245       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y245       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     4.015 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.015    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y245       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          1.479    11.479    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    11.551 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.254    12.805    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y245       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.230    13.035    
                         clock uncertainty           -0.035    13.000    
    SLICE_X220Y245       FDRE (Setup_fdre_C_D)        0.064    13.064    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.064    
                         arrival time                          -4.015    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.805 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          1.583     1.583    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.080     1.663 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.372     3.035    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y244       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y244       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     4.015 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.015    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X220Y244       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          1.479    11.479    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    11.551 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.254    12.805    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y244       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.230    13.035    
                         clock uncertainty           -0.035    13.000    
    SLICE_X220Y244       FDRE (Setup_fdre_C_D)        0.064    13.064    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.064    
                         arrival time                          -4.015    
  -------------------------------------------------------------------
                         slack                                  9.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.715     0.715    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.741 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.690     1.431    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y290       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y290       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.702 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.702    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y290       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.800     0.800    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.830 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.900     1.730    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y290       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.299     1.431    
    SLICE_X220Y290       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.530    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.715     0.715    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.741 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.687     1.428    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y265       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y265       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.699 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.699    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X220Y265       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.800     0.800    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.830 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.895     1.725    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y265       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.297     1.428    
    SLICE_X220Y265       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.527    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.715     0.715    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.741 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.685     1.426    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y282       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y282       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.697 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.697    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y282       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.800     0.800    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.830 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.893     1.723    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y282       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.297     1.426    
    SLICE_X220Y282       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.525    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.715     0.715    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.741 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.685     1.426    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y282       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y282       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.697 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.697    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X216Y282       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.800     0.800    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.830 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.893     1.723    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y282       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.297     1.426    
    SLICE_X216Y282       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.525    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.715     0.715    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.741 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.689     1.430    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y289       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y289       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.701 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.701    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X220Y289       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.800     0.800    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.830 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.899     1.729    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y289       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.299     1.430    
    SLICE_X220Y289       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.529    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.715     0.715    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.741 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.686     1.427    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y266       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y266       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.698 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.698    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y266       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.800     0.800    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.830 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.894     1.724    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y266       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.297     1.427    
    SLICE_X220Y266       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.526    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.715     0.715    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.741 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.691     1.432    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y255       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y255       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.703 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.703    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y255       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.800     0.800    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.830 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.901     1.731    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y255       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.299     1.432    
    SLICE_X220Y255       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.715     0.715    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.741 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.691     1.432    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y255       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y255       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.703 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.703    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X216Y255       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.800     0.800    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.830 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.901     1.731    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y255       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.299     1.432    
    SLICE_X216Y255       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.715     0.715    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.741 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.709     1.450    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y245       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y245       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.721 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.721    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y245       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.800     0.800    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.830 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.914     1.744    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y245       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.294     1.450    
    SLICE_X220Y245       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.549    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.715     0.715    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.741 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.709     1.450    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y244       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y244       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.721 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.721    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X220Y244       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.800     0.800    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.830 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.914     1.744    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y244       SRLC32E                                      r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.294     1.450    
    SLICE_X220Y244       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.549    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { IBUFDS_GTE2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFG/I                   n/a            1.349         10.000      8.651      BUFGCTRL_X0Y20       axi_lite_bufg0/I
Min Period        n/a     BUFG/I                   n/a            1.349         10.000      8.651      BUFGCTRL_X0Y21       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/I
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.219         10.000      8.781      GTHE2_CHANNEL_X1Y20  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.219         10.000      8.781      GTHE2_CHANNEL_X1Y19  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_COMMON/GTREFCLK0   n/a            1.219         10.000      8.781      GTHE2_COMMON_X1Y4    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.219         10.000      8.781      GTHE2_CHANNEL_X1Y18  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.219         10.000      8.781      GTHE2_CHANNEL_X1Y17  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.219         10.000      8.781      GTHE2_CHANNEL_X1Y23  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.219         10.000      8.781      GTHE2_CHANNEL_X1Y16  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_COMMON/GTREFCLK0   n/a            1.219         10.000      8.781      GTHE2_COMMON_X1Y5    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0
Max Period        n/a     MMCME2_ADV/CLKIN1        n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y5      control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1        n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5      control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1        n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5      control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X220Y255       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X220Y255       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X220Y255       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X216Y255       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X216Y255       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X216Y255       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X216Y255       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X220Y245       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1        n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5      control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1        n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5      control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X220Y255       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X220Y255       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X220Y255       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X216Y255       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X216Y255       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X216Y255       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X216Y255       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.550         5.000       4.450      SLICE_X220Y245       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_control_sub_clk_wiz_1_0
  To Clock:  clk_out1_control_sub_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@10.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.805ns (15.361%)  route 4.435ns (84.639%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 10.910 - 10.000 ) 
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.976     0.976    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.771    -1.795 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.372    -0.423    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080    -0.343 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        1.142     0.799    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X68Y218        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y218        FDRE (Prop_fdre_C_Q)         0.254     1.053 f  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=13, routed)          1.049     2.102    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/ex_Take_Intr_or_Exc_reg
    SLICE_X59Y216        LUT3 (Prop_lut3_I0_O)        0.043     2.145 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_i_1__183/O
                         net (fo=1, routed)           0.000     2.145    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_i_1__183_n_0
    SLICE_X59Y216        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.396 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.396    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X59Y217        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     2.523 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=48, routed)          1.479     4.002    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X66Y210        LUT3 (Prop_lut3_I1_O)        0.130     4.132 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=17, routed)          1.908     6.040    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X5Y37         RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.896    10.896    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.552     8.344 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.292     9.636    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     9.708 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        1.202    10.910    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y37         RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.039    10.871    
                         clock uncertainty           -0.074    10.797    
    RAMB36_X5Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.458    10.339    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.339    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@10.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 0.805ns (15.149%)  route 4.509ns (84.851%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 10.910 - 10.000 ) 
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.976     0.976    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.771    -1.795 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.372    -0.423    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080    -0.343 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        1.142     0.799    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X68Y218        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y218        FDRE (Prop_fdre_C_Q)         0.254     1.053 f  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=13, routed)          1.049     2.102    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/ex_Take_Intr_or_Exc_reg
    SLICE_X59Y216        LUT3 (Prop_lut3_I0_O)        0.043     2.145 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_i_1__183/O
                         net (fo=1, routed)           0.000     2.145    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_i_1__183_n_0
    SLICE_X59Y216        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.396 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.396    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X59Y217        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     2.523 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=48, routed)          1.387     3.910    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X66Y210        LUT3 (Prop_lut3_I1_O)        0.130     4.040 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                         net (fo=17, routed)          2.073     6.113    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X5Y37         RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.896    10.896    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.552     8.344 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.292     9.636    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     9.708 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        1.202    10.910    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y37         RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.039    10.871    
                         clock uncertainty           -0.074    10.797    
    RAMB36_X5Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.375    10.422    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.422    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.346ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@10.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 0.814ns (15.689%)  route 4.374ns (84.311%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 10.910 - 10.000 ) 
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.976     0.976    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.771    -1.795 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.372    -0.423    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080    -0.343 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        1.142     0.799    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X68Y218        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y218        FDRE (Prop_fdre_C_Q)         0.254     1.053 f  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=13, routed)          1.049     2.102    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/ex_Take_Intr_or_Exc_reg
    SLICE_X59Y216        LUT3 (Prop_lut3_I0_O)        0.043     2.145 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_i_1__183/O
                         net (fo=1, routed)           0.000     2.145    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_i_1__183_n_0
    SLICE_X59Y216        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.396 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.396    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X59Y217        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     2.523 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=48, routed)          1.387     3.910    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X66Y210        LUT3 (Prop_lut3_I1_O)        0.139     4.049 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[25]_INST_0/O
                         net (fo=17, routed)          1.938     5.987    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X5Y37         RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.896    10.896    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.552     8.344 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.292     9.636    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     9.708 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        1.202    10.910    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y37         RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.039    10.871    
                         clock uncertainty           -0.074    10.797    
    RAMB36_X5Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.464    10.333    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.333    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  4.346    

Slack (MET) :             4.348ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@10.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.275ns  (logic 0.805ns (15.262%)  route 4.470ns (84.738%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 10.910 - 10.000 ) 
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.976     0.976    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.771    -1.795 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.372    -0.423    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080    -0.343 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        1.142     0.799    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X68Y218        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y218        FDRE (Prop_fdre_C_Q)         0.254     1.053 f  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=13, routed)          1.049     2.102    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/ex_Take_Intr_or_Exc_reg
    SLICE_X59Y216        LUT3 (Prop_lut3_I0_O)        0.043     2.145 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_i_1__183/O
                         net (fo=1, routed)           0.000     2.145    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_i_1__183_n_0
    SLICE_X59Y216        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.396 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.396    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X59Y217        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     2.523 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=48, routed)          1.274     3.797    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X66Y210        LUT3 (Prop_lut3_I1_O)        0.130     3.927 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/O
                         net (fo=17, routed)          2.147     6.074    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X5Y37         RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.896    10.896    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.552     8.344 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.292     9.636    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     9.708 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        1.202    10.910    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y37         RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.039    10.871    
                         clock uncertainty           -0.074    10.797    
    RAMB36_X5Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.375    10.422    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.422    
                         arrival time                          -6.074    
  -------------------------------------------------------------------
                         slack                                  4.348    

Slack (MET) :             4.349ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@10.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 0.805ns (15.264%)  route 4.469ns (84.736%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 10.910 - 10.000 ) 
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.976     0.976    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.771    -1.795 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.372    -0.423    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080    -0.343 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        1.142     0.799    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X68Y218        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y218        FDRE (Prop_fdre_C_Q)         0.254     1.053 f  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=13, routed)          1.049     2.102    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/ex_Take_Intr_or_Exc_reg
    SLICE_X59Y216        LUT3 (Prop_lut3_I0_O)        0.043     2.145 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_i_1__183/O
                         net (fo=1, routed)           0.000     2.145    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_i_1__183_n_0
    SLICE_X59Y216        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.396 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.396    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X59Y217        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     2.523 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=48, routed)          1.479     4.002    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X66Y210        LUT3 (Prop_lut3_I1_O)        0.130     4.132 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=17, routed)          1.941     6.073    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X5Y37         RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.896    10.896    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.552     8.344 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.292     9.636    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     9.708 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        1.202    10.910    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y37         RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.039    10.871    
                         clock uncertainty           -0.074    10.797    
    RAMB36_X5Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.375    10.422    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.422    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                  4.349    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@10.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.136ns  (logic 0.809ns (15.751%)  route 4.327ns (84.249%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 10.910 - 10.000 ) 
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.976     0.976    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.771    -1.795 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.372    -0.423    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080    -0.343 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        1.142     0.799    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X68Y218        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y218        FDRE (Prop_fdre_C_Q)         0.254     1.053 f  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=13, routed)          1.049     2.102    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/ex_Take_Intr_or_Exc_reg
    SLICE_X59Y216        LUT3 (Prop_lut3_I0_O)        0.043     2.145 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_i_1__183/O
                         net (fo=1, routed)           0.000     2.145    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_i_1__183_n_0
    SLICE_X59Y216        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.396 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.396    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X59Y217        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     2.523 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=48, routed)          1.274     3.797    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X66Y210        LUT3 (Prop_lut3_I1_O)        0.134     3.931 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/O
                         net (fo=17, routed)          2.004     5.935    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X5Y37         RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.896    10.896    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.552     8.344 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.292     9.636    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     9.708 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        1.202    10.910    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y37         RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.039    10.871    
                         clock uncertainty           -0.074    10.797    
    RAMB36_X5Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.459    10.338    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.338    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@10.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 0.814ns (15.713%)  route 4.366ns (84.287%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.974ns = ( 10.974 - 10.000 ) 
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.976     0.976    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.771    -1.795 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.372    -0.423    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080    -0.343 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        1.142     0.799    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X68Y218        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y218        FDRE (Prop_fdre_C_Q)         0.254     1.053 f  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=13, routed)          1.049     2.102    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/ex_Take_Intr_or_Exc_reg
    SLICE_X59Y216        LUT3 (Prop_lut3_I0_O)        0.043     2.145 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_i_1__183/O
                         net (fo=1, routed)           0.000     2.145    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_i_1__183_n_0
    SLICE_X59Y216        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.396 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.396    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X59Y217        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     2.523 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=48, routed)          1.387     3.910    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X66Y210        LUT3 (Prop_lut3_I1_O)        0.139     4.049 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[25]_INST_0/O
                         net (fo=17, routed)          1.930     5.980    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X4Y37         RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.896    10.896    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.552     8.344 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.292     9.636    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     9.708 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        1.266    10.974    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y37         RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.039    10.935    
                         clock uncertainty           -0.074    10.861    
    RAMB36_X4Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.464    10.397    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.397    
                         arrival time                          -5.980    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@10.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 0.808ns (15.809%)  route 4.303ns (84.191%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 10.910 - 10.000 ) 
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.976     0.976    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.771    -1.795 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.372    -0.423    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080    -0.343 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        1.142     0.799    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X68Y218        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y218        FDRE (Prop_fdre_C_Q)         0.254     1.053 f  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=13, routed)          1.049     2.102    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/ex_Take_Intr_or_Exc_reg
    SLICE_X59Y216        LUT3 (Prop_lut3_I0_O)        0.043     2.145 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_i_1__183/O
                         net (fo=1, routed)           0.000     2.145    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_i_1__183_n_0
    SLICE_X59Y216        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.396 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.396    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X59Y217        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     2.523 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=48, routed)          1.291     3.813    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X66Y210        LUT3 (Prop_lut3_I1_O)        0.133     3.946 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[24]_INST_0/O
                         net (fo=17, routed)          1.964     5.910    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X5Y37         RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.896    10.896    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.552     8.344 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.292     9.636    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     9.708 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        1.202    10.910    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y37         RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.039    10.871    
                         clock uncertainty           -0.074    10.797    
    RAMB36_X5Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.460    10.337    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.434ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@10.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 0.805ns (15.572%)  route 4.365ns (84.428%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.974ns = ( 10.974 - 10.000 ) 
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.976     0.976    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.771    -1.795 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.372    -0.423    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080    -0.343 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        1.142     0.799    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X68Y218        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y218        FDRE (Prop_fdre_C_Q)         0.254     1.053 f  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=13, routed)          1.049     2.102    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/ex_Take_Intr_or_Exc_reg
    SLICE_X59Y216        LUT3 (Prop_lut3_I0_O)        0.043     2.145 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_i_1__183/O
                         net (fo=1, routed)           0.000     2.145    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_i_1__183_n_0
    SLICE_X59Y216        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.396 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.396    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X59Y217        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     2.523 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=48, routed)          1.479     4.002    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X66Y210        LUT3 (Prop_lut3_I1_O)        0.130     4.132 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=17, routed)          1.837     5.969    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X4Y37         RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.896    10.896    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.552     8.344 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.292     9.636    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     9.708 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        1.266    10.974    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y37         RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.039    10.935    
                         clock uncertainty           -0.074    10.861    
    RAMB36_X4Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.458    10.403    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.403    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                  4.434    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@10.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 0.805ns (15.592%)  route 4.358ns (84.408%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 10.910 - 10.000 ) 
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.976     0.976    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.771    -1.795 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.372    -0.423    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080    -0.343 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        1.142     0.799    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X68Y218        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y218        FDRE (Prop_fdre_C_Q)         0.254     1.053 f  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=13, routed)          1.049     2.102    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/ex_Take_Intr_or_Exc_reg
    SLICE_X59Y216        LUT3 (Prop_lut3_I0_O)        0.043     2.145 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_i_1__183/O
                         net (fo=1, routed)           0.000     2.145    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_i_1__183_n_0
    SLICE_X59Y216        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.396 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.396    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X59Y217        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     2.523 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=48, routed)          1.291     3.813    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X66Y210        LUT3 (Prop_lut3_I1_O)        0.130     3.943 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=17, routed)          2.019     5.962    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X5Y37         RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000    10.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.896    10.896    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.552     8.344 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.292     9.636    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     9.708 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        1.202    10.910    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y37         RAMB36E1                                     r  control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.039    10.871    
                         clock uncertainty           -0.074    10.797    
    RAMB36_X5Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.375    10.422    control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.422    
                         arrival time                          -5.962    
  -------------------------------------------------------------------
                         slack                                  4.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.129ns (32.713%)  route 0.265ns (67.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.472     0.472    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.189    -0.717 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -0.147    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.121 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        0.611     0.490    control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y201        FDRE                                         r  control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y201        FDRE (Prop_fdre_C_Q)         0.100     0.590 f  control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/Q
                         net (fo=3, routed)           0.265     0.856    control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg
    SLICE_X57Y198        LUT4 (Prop_lut4_I3_O)        0.029     0.885 r  control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/AXI_IP2Bus_WrAck2_i_1/O
                         net (fo=1, routed)           0.000     0.885    control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I_n_11
    SLICE_X57Y198        FDRE                                         r  control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.534     0.534    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.475    -0.941 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -0.306    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.276 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        0.884     0.608    control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/s_axi_aclk
    SLICE_X57Y198        FDRE                                         r  control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/C
                         clock pessimism              0.147     0.755    
    SLICE_X57Y198        FDRE (Hold_fdre_C_D)         0.075     0.830    control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/tx_Buffer_Empty_Pre_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/Interrupt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.927%)  route 0.163ns (56.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.535ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.472     0.472    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.189    -0.717 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -0.147    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.121 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        0.661     0.540    control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X57Y198        FDRE                                         r  control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/tx_Buffer_Empty_Pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y198        FDRE (Prop_fdre_C_Q)         0.100     0.640 f  control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/tx_Buffer_Empty_Pre_reg/Q
                         net (fo=1, routed)           0.163     0.804    control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/tx_Buffer_Empty_Pre
    SLICE_X56Y200        LUT5 (Prop_lut5_I4_O)        0.028     0.832 r  control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Interrupt_i_2/O
                         net (fo=1, routed)           0.000     0.832    control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/Interrupt0
    SLICE_X56Y200        FDRE                                         r  control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/Interrupt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.534     0.534    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.475    -0.941 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -0.306    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.276 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        0.811     0.535    control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X56Y200        FDRE                                         r  control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/Interrupt_reg/C
                         clock pessimism              0.147     0.682    
    SLICE_X56Y200        FDRE (Hold_fdre_C_D)         0.087     0.769    control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/Interrupt_reg
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[1].cie_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.128ns (30.634%)  route 0.290ns (69.366%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.573ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.472     0.472    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.189    -0.717 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -0.147    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.121 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        0.574     0.453    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X61Y203        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y203        FDRE (Prop_fdre_C_Q)         0.100     0.553 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[30]/Q
                         net (fo=27, routed)          0.290     0.843    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X60Y199        LUT5 (Prop_lut5_I4_O)        0.028     0.871 r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CIE_GEN.CIE_BIT_GEN[1].cie[1]_i_1/O
                         net (fo=1, routed)           0.000     0.871    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[1].cie_reg[1]_0
    SLICE_X60Y199        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[1].cie_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.534     0.534    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.475    -0.941 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -0.306    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.276 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        0.849     0.573    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X60Y199        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[1].cie_reg[1]/C
                         clock pessimism              0.147     0.720    
    SLICE_X60Y199        FDRE (Hold_fdre_C_D)         0.087     0.807    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[1].cie_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.733%)  route 0.263ns (67.268%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.610ns
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.472     0.472    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.189    -0.717 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -0.147    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.121 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        0.611     0.490    control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X53Y200        FDRE                                         r  control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y200        FDRE (Prop_fdre_C_Q)         0.100     0.590 r  control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/Q
                         net (fo=4, routed)           0.263     0.853    control_sub_i/nf_mbsys/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rx_Buffer_Full
    SLICE_X53Y199        LUT5 (Prop_lut5_I0_O)        0.028     0.881 r  control_sub_i/nf_mbsys/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[1]_i_1/O
                         net (fo=1, routed)           0.000     0.881    control_sub_i/nf_mbsys/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[6]
    SLICE_X53Y199        FDRE                                         r  control_sub_i/nf_mbsys/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.534     0.534    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.475    -0.941 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -0.306    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.276 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        0.886     0.610    control_sub_i/nf_mbsys/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y199        FDRE                                         r  control_sub_i/nf_mbsys/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism              0.147     0.757    
    SLICE_X53Y199        FDRE (Hold_fdre_C_D)         0.060     0.817    control_sub_i/nf_mbsys/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_RdAck2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.542%)  route 0.265ns (67.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.472     0.472    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.189    -0.717 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -0.147    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.121 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        0.611     0.490    control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y201        FDRE                                         r  control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y201        FDRE (Prop_fdre_C_Q)         0.100     0.590 r  control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/Q
                         net (fo=3, routed)           0.265     0.856    control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg
    SLICE_X57Y198        LUT4 (Prop_lut4_I3_O)        0.028     0.884 r  control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/AXI_IP2Bus_RdAck2_i_1/O
                         net (fo=1, routed)           0.000     0.884    control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_RdAck20
    SLICE_X57Y198        FDRE                                         r  control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_RdAck2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.534     0.534    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.475    -0.941 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -0.306    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.276 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        0.884     0.608    control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/s_axi_aclk
    SLICE_X57Y198        FDRE                                         r  control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_RdAck2_reg/C
                         clock pessimism              0.147     0.755    
    SLICE_X57Y198        FDRE (Hold_fdre_C_D)         0.060     0.815    control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_RdAck2_reg
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.614%)  route 0.094ns (48.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.499ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.472     0.472    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.189    -0.717 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -0.147    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.121 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        0.574     0.453    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X61Y205        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y205        FDRE (Prop_fdre_C_Q)         0.100     0.553 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[14]/Q
                         net (fo=2, routed)           0.094     0.647    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_17_17/D
    SLICE_X60Y204        RAMD32                                       r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.534     0.534    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.475    -0.941 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -0.306    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.276 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        0.775     0.499    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_17_17/WCLK
    SLICE_X60Y204        RAMD32                                       r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism             -0.032     0.467    
    SLICE_X60Y204        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.110     0.577    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         -0.577    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].isr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/irq_gen_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.129ns (31.240%)  route 0.284ns (68.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.573ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.472     0.472    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.189    -0.717 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -0.147    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.121 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        0.575     0.454    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X61Y201        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].isr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y201        FDRE (Prop_fdre_C_Q)         0.100     0.554 r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[1].isr_reg[1]/Q
                         net (fo=5, routed)           0.284     0.838    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/p_1_in
    SLICE_X63Y199        LUT4 (Prop_lut4_I2_O)        0.029     0.867 r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/irq_gen_i_1/O
                         net (fo=1, routed)           0.000     0.867    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/irq_gen_i
    SLICE_X63Y199        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/irq_gen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.534     0.534    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.475    -0.941 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -0.306    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.276 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        0.849     0.573    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X63Y199        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/irq_gen_reg/C
                         clock pessimism              0.147     0.720    
    SLICE_X63Y199        FDRE (Hold_fdre_C_D)         0.075     0.795    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/irq_gen_reg
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_1_1/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.157%)  route 0.095ns (48.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.499ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.472     0.472    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.189    -0.717 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -0.147    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.121 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        0.574     0.453    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X61Y203        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y203        FDRE (Prop_fdre_C_Q)         0.100     0.553 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[30]/Q
                         net (fo=27, routed)          0.095     0.649    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_1_1/D
    SLICE_X60Y204        RAMD32                                       r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_1_1/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.534     0.534    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.475    -0.941 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -0.306    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.276 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        0.775     0.499    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_1_1/WCLK
    SLICE_X60Y204        RAMD32                                       r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_1_1/DP/CLK
                         clock pessimism             -0.032     0.467    
    SLICE_X60Y204        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.575    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_1_1/DP
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.128ns (29.768%)  route 0.302ns (70.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.573ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    -0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.472     0.472    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.189    -0.717 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -0.147    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.121 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        0.574     0.453    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X61Y203        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y203        FDRE (Prop_fdre_C_Q)         0.100     0.553 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[31]/Q
                         net (fo=26, routed)          0.302     0.855    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X60Y199        LUT5 (Prop_lut5_I2_O)        0.028     0.883 r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SIE_GEN.SIE_BIT_GEN[0].sie[0]_i_1/O
                         net (fo=1, routed)           0.000     0.883    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/Bus_RNW_reg_reg
    SLICE_X60Y199        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.534     0.534    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.475    -0.941 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -0.306    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.276 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        0.849     0.573    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X60Y199        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]/C
                         clock pessimism              0.147     0.720    
    SLICE_X60Y199        FDRE (Hold_fdre_C_D)         0.087     0.807    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_28_28/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_control_sub_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_control_sub_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns - clk_out1_control_sub_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.966%)  route 0.096ns (49.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.499ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.472     0.472    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.189    -0.717 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570    -0.147    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.121 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        0.574     0.453    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X63Y206        FDRE                                         r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y206        FDRE (Prop_fdre_C_Q)         0.100     0.553 r  control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[3]/Q
                         net (fo=2, routed)           0.096     0.649    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_28_28/D
    SLICE_X62Y204        RAMD32                                       r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_28_28/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_control_sub_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2                  0.000     0.000 r  IBUFDS_GTE2_inst/O
                         net (fo=13, routed)          0.534     0.534    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.475    -0.941 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635    -0.306    control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -0.276 r  control_sub_i/nf_mbsys/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1960, routed)        0.775     0.499    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_28_28/WCLK
    SLICE_X62Y204        RAMD32                                       r  control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_28_28/DP/CLK
                         clock pessimism             -0.032     0.467    
    SLICE_X62Y204        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.573    control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_28_28/DP
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_control_sub_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.663         10.000      8.337      RAMB36_X5Y41     control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.663         10.000      8.337      RAMB36_X5Y41     control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.663         10.000      8.337      RAMB36_X3Y40     control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.663         10.000      8.337      RAMB36_X3Y40     control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.663         10.000      8.337      RAMB36_X4Y41     control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.663         10.000      8.337      RAMB36_X4Y41     control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.663         10.000      8.337      RAMB36_X3Y41     control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.663         10.000      8.337      RAMB36_X3Y41     control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.663         10.000      8.337      RAMB36_X4Y40     control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.663         10.000      8.337      RAMB36_X4Y40     control_sub_i/nf_mbsys/mbsys/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X58Y209    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X58Y209    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X58Y209    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X58Y209    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X58Y209    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X58Y209    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.674         5.000       4.326      SLICE_X58Y209    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.674         5.000       4.326      SLICE_X58Y209    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X58Y208    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X58Y208    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X58Y216    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X58Y216    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X58Y216    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X58Y216    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X58Y216    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X58Y216    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.674         5.000       4.326      SLICE_X58Y216    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.674         5.000       4.326      SLICE_X58Y216    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X58Y210    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674         5.000       4.326      SLICE_X58Y210    control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_control_sub_clk_wiz_1_0
  To Clock:  clkfbout_control_sub_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_control_sub_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.349         10.000      8.651      BUFGCTRL_X0Y23   control_sub_i/nf_mbsys/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         10.000      9.063      MMCME2_ADV_X1Y5  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            0.937         10.000      9.063      MMCME2_ADV_X1Y5  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y5  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5  control_sub_i/nf_mbsys/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clkp
  To Clock:  sys_clkp

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.781ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clkp
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clkp }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     IBUFDS_GTE2/I  n/a            1.219         10.000      8.781      IBUFDS_GTE2_X1Y11  IBUFDS_GTE2_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x0y1
  To Clock:  txoutclk_x0y1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x0y1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK  n/a            2.420         10.000      7.580      GTHE2_CHANNEL_X1Y23  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            0.937         10.000      9.063      MMCME2_ADV_X0Y0      control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0      control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0      control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0      control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0      control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0      control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y1
  To Clock:  clk_125mhz_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        3.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.527ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.198ns (4.887%)  route 3.854ns (95.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.374ns = ( 15.374 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X213Y251       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y251       FDRE (Prop_fdre_C_Q)         0.198     8.022 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=808, routed)         3.854    11.876    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X221Y199       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.398    15.374    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X221Y199       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[5]/C
                         clock pessimism              0.473    15.847    
                         clock uncertainty           -0.071    15.776    
    SLICE_X221Y199       FDRE (Setup_fdre_C_R)       -0.373    15.403    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.403    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             3.527ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.198ns (4.887%)  route 3.854ns (95.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.374ns = ( 15.374 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X213Y251       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y251       FDRE (Prop_fdre_C_Q)         0.198     8.022 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=808, routed)         3.854    11.876    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X221Y199       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.398    15.374    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X221Y199       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[6]/C
                         clock pessimism              0.473    15.847    
                         clock uncertainty           -0.071    15.776    
    SLICE_X221Y199       FDRE (Setup_fdre_C_R)       -0.373    15.403    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.403    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             3.527ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.198ns (4.887%)  route 3.854ns (95.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.374ns = ( 15.374 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X213Y251       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y251       FDRE (Prop_fdre_C_Q)         0.198     8.022 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=808, routed)         3.854    11.876    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X221Y199       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.398    15.374    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X221Y199       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[3]/C
                         clock pessimism              0.473    15.847    
                         clock uncertainty           -0.071    15.776    
    SLICE_X221Y199       FDRE (Setup_fdre_C_R)       -0.373    15.403    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.403    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             3.527ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.198ns (4.887%)  route 3.854ns (95.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.374ns = ( 15.374 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X213Y251       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y251       FDRE (Prop_fdre_C_Q)         0.198     8.022 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=808, routed)         3.854    11.876    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X221Y199       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.398    15.374    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X221Y199       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[3]/C
                         clock pessimism              0.473    15.847    
                         clock uncertainty           -0.071    15.776    
    SLICE_X221Y199       FDRE (Setup_fdre_C_R)       -0.373    15.403    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.403    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             3.527ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.198ns (4.887%)  route 3.854ns (95.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.374ns = ( 15.374 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X213Y251       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y251       FDRE (Prop_fdre_C_Q)         0.198     8.022 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=808, routed)         3.854    11.876    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X221Y199       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.398    15.374    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X221Y199       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[3]/C
                         clock pessimism              0.473    15.847    
                         clock uncertainty           -0.071    15.776    
    SLICE_X221Y199       FDRE (Setup_fdre_C_R)       -0.373    15.403    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.403    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             3.548ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.198ns (5.097%)  route 3.687ns (94.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 15.228 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X213Y251       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y251       FDRE (Prop_fdre_C_Q)         0.198     8.022 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=808, routed)         3.687    11.709    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X221Y202       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.252    15.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X221Y202       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[0]/C
                         clock pessimism              0.473    15.701    
                         clock uncertainty           -0.071    15.630    
    SLICE_X221Y202       FDRE (Setup_fdre_C_R)       -0.373    15.257    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                         -11.709    
  -------------------------------------------------------------------
                         slack                                  3.548    

Slack (MET) :             3.548ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.198ns (5.097%)  route 3.687ns (94.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 15.228 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X213Y251       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y251       FDRE (Prop_fdre_C_Q)         0.198     8.022 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=808, routed)         3.687    11.709    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X221Y202       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.252    15.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X221Y202       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[4]/C
                         clock pessimism              0.473    15.701    
                         clock uncertainty           -0.071    15.630    
    SLICE_X221Y202       FDRE (Setup_fdre_C_R)       -0.373    15.257    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                         -11.709    
  -------------------------------------------------------------------
                         slack                                  3.548    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.198ns (4.887%)  route 3.854ns (95.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.374ns = ( 15.374 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X213Y251       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y251       FDRE (Prop_fdre_C_Q)         0.198     8.022 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=808, routed)         3.854    11.876    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X220Y199       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.398    15.374    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X220Y199       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[0]/C
                         clock pessimism              0.473    15.847    
                         clock uncertainty           -0.071    15.776    
    SLICE_X220Y199       FDRE (Setup_fdre_C_R)       -0.349    15.427    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.427    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.198ns (4.887%)  route 3.854ns (95.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.374ns = ( 15.374 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X213Y251       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y251       FDRE (Prop_fdre_C_Q)         0.198     8.022 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=808, routed)         3.854    11.876    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X220Y199       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.398    15.374    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X220Y199       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[0]/C
                         clock pessimism              0.473    15.847    
                         clock uncertainty           -0.071    15.776    
    SLICE_X220Y199       FDRE (Setup_fdre_C_R)       -0.349    15.427    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.427    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.198ns (4.887%)  route 3.854ns (95.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.374ns = ( 15.374 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X213Y251       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y251       FDRE (Prop_fdre_C_Q)         0.198     8.022 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=808, routed)         3.854    11.876    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X220Y199       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.398    15.374    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X220Y199       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[0]/C
                         clock pessimism              0.473    15.847    
                         clock uncertainty           -0.071    15.776    
    SLICE_X220Y199       FDRE (Setup_fdre_C_R)       -0.349    15.427    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.427    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  3.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/start_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.171ns (43.068%)  route 0.226ns (56.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    3.823ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.708     3.823    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X216Y200       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/start_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y200       FDRE (Prop_fdre_C_Q)         0.107     3.930 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/start_reg2_reg/Q
                         net (fo=3, routed)           0.226     4.156    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/start_reg2
    SLICE_X217Y198       LUT6 (Prop_lut6_I4_O)        0.064     4.220 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_i_1__8/O
                         net (fo=1, routed)           0.000     4.220    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done
    SLICE_X217Y198       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.985     4.546    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X217Y198       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/C
                         clock pessimism             -0.454     4.092    
    SLICE_X217Y198       FDRE (Hold_fdre_C_D)         0.060     4.152    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg
  -------------------------------------------------------------------
                         required time                         -4.152    
                         arrival time                           4.220    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/start_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.171ns (41.328%)  route 0.243ns (58.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    3.823ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.708     3.823    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X216Y200       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/start_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y200       FDRE (Prop_fdre_C_Q)         0.107     3.930 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/start_reg2_reg/Q
                         net (fo=3, routed)           0.243     4.173    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/start_reg2
    SLICE_X217Y197       LUT5 (Prop_lut5_I3_O)        0.064     4.237 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm[0]_i_1__17/O
                         net (fo=1, routed)           0.000     4.237    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm[0]_i_1__17_n_0
    SLICE_X217Y197       FDSE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.985     4.546    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X217Y197       FDSE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_reg[0]/C
                         clock pessimism             -0.454     4.092    
    SLICE_X217Y197       FDSE (Hold_fdse_C_D)         0.060     4.152    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.152    
                         arrival time                           4.237    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.179ns (57.706%)  route 0.131ns (42.294%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    3.875ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.760     3.875    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X219Y198       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y198       FDRE (Prop_fdre_C_Q)         0.100     3.975 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/index_reg[3]/Q
                         net (fo=36, routed)          0.131     4.106    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/index_reg_n_0_[3]
    SLICE_X218Y200       LUT6 (Prop_lut6_I5_O)        0.028     4.134 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg[1]_i_3__6/O
                         net (fo=1, routed)           0.000     4.134    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg[1]_i_3__6_n_0
    SLICE_X218Y200       MUXF7 (Prop_muxf7_I1_O)      0.051     4.185 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[1]_i_1__6/O
                         net (fo=1, routed)           0.000     4.185    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg[1]
    SLICE_X218Y200       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.913     4.474    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X218Y200       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[1]/C
                         clock pessimism             -0.454     4.020    
    SLICE_X218Y200       FDRE (Hold_fdre_C_D)         0.070     4.090    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.090    
                         arrival time                           4.185    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.155ns (35.807%)  route 0.278ns (64.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.546ns
    Source Clock Delay      (SCD):    3.823ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.708     3.823    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X219Y200       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y200       FDRE (Prop_fdre_C_Q)         0.091     3.914 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[9]/Q
                         net (fo=2, routed)           0.278     4.192    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2[9]
    SLICE_X218Y199       LUT6 (Prop_lut6_I5_O)        0.064     4.256 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg[9]_i_1__6/O
                         net (fo=1, routed)           0.000     4.256    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg[9]
    SLICE_X218Y199       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.985     4.546    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X218Y199       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[9]/C
                         clock pessimism             -0.454     4.092    
    SLICE_X218Y199       FDRE (Hold_fdre_C_D)         0.061     4.153    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.153    
                         arrival time                           4.256    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.451ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.682     3.797    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK_DCLK
    SLICE_X221Y277       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y277       FDRE (Prop_fdre_C_Q)         0.100     3.897 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     3.952    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1[6]
    SLICE_X221Y277       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.890     4.451    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK_DCLK
    SLICE_X221Y277       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[6]/C
                         clock pessimism             -0.654     3.797    
    SLICE_X221Y277       FDRE (Hold_fdre_C_D)         0.049     3.846    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.846    
                         arrival time                           3.952    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.452ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.683     3.798    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK_DCLK
    SLICE_X217Y278       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y278       FDRE (Prop_fdre_C_Q)         0.100     3.898 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/Q
                         net (fo=1, routed)           0.055     3.953    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1
    SLICE_X217Y278       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.891     4.452    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK_DCLK
    SLICE_X217Y278       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg2_reg/C
                         clock pessimism             -0.654     3.798    
    SLICE_X217Y278       FDRE (Hold_fdre_C_D)         0.047     3.845    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg2_reg
  -------------------------------------------------------------------
                         required time                         -3.845    
                         arrival time                           3.953    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.452ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.683     3.798    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK_DCLK
    SLICE_X221Y278       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y278       FDRE (Prop_fdre_C_Q)         0.100     3.898 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[7]/Q
                         net (fo=1, routed)           0.055     3.953    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1[7]
    SLICE_X221Y278       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.891     4.452    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK_DCLK
    SLICE_X221Y278       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[7]/C
                         clock pessimism             -0.654     3.798    
    SLICE_X221Y278       FDRE (Hold_fdre_C_D)         0.047     3.845    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.845    
                         arrival time                           3.953    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.452ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.683     3.798    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK_DCLK
    SLICE_X215Y278       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y278       FDRE (Prop_fdre_C_Q)         0.100     3.898 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/Q
                         net (fo=1, routed)           0.055     3.953    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1
    SLICE_X215Y278       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.891     4.452    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK_DCLK
    SLICE_X215Y278       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg2_reg/C
                         clock pessimism             -0.654     3.798    
    SLICE_X215Y278       FDRE (Hold_fdre_C_D)         0.047     3.845    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg2_reg
  -------------------------------------------------------------------
                         required time                         -3.845    
                         arrival time                           3.953    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.452ns
    Source Clock Delay      (SCD):    3.798ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.683     3.798    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK_DCLK
    SLICE_X217Y278       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y278       FDRE (Prop_fdre_C_Q)         0.100     3.898 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/Q
                         net (fo=1, routed)           0.055     3.953    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1
    SLICE_X217Y278       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.891     4.452    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK_DCLK
    SLICE_X217Y278       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg2_reg/C
                         clock pessimism             -0.654     3.798    
    SLICE_X217Y278       FDRE (Hold_fdre_C_D)         0.047     3.845    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg2_reg
  -------------------------------------------------------------------
                         required time                         -3.845    
                         arrival time                           3.953    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16x20_mode_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16x20_mode_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    3.813ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.698     3.813    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/CLK_DCLK
    SLICE_X217Y229       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16x20_mode_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y229       FDRE (Prop_fdre_C_Q)         0.100     3.913 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16x20_mode_reg1_reg/Q
                         net (fo=1, routed)           0.055     3.968    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16x20_mode_reg1
    SLICE_X217Y229       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16x20_mode_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.901     4.462    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/CLK_DCLK
    SLICE_X217Y229       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16x20_mode_reg2_reg/C
                         clock pessimism             -0.649     3.813    
    SLICE_X217Y229       FDRE (Hold_fdre_C_D)         0.047     3.860    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16x20_mode_reg2_reg
  -------------------------------------------------------------------
                         required time                         -3.860    
                         arrival time                           3.968    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_x0y1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y20  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y19  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTHE2_COMMON_X1Y4    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y18  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y17  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y23  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y16  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTHE2_COMMON_X1Y5    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y22  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y21  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0      control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X219Y220       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/load_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X221Y229       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg2_reg[10]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X219Y229       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg2_reg[11]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X218Y229       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg2_reg[12]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X219Y229       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg2_reg[13]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X218Y229       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg2_reg[14]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X221Y229       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg2_reg[15]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X220Y229       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg2_reg[9]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X217Y229       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16x20_mode_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X214Y280       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg2_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X221Y224       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[0]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X221Y224       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[5]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X221Y224       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[7]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X220Y224       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[15]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X220Y224       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[13]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X220Y224       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[15]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X220Y224       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[13]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X220Y224       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[15]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X220Y225       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/addr_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X217Y225       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  clk_125mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/rate_in_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.803ns (24.606%)  route 2.460ns (75.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 15.228 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.803     8.627 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          2.460    11.088    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/PIPETXRATE[1]
    SLICE_X214Y205       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/rate_in_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.252    15.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X214Y205       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/rate_in_reg1_reg[1]/C
                         clock pessimism              0.473    15.701    
                         clock uncertainty           -0.071    15.630    
    SLICE_X214Y205       FDRE (Setup_fdre_C_D)       -0.031    15.599    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/rate_in_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.599    
                         arrival time                         -11.088    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.254ns (8.386%)  route 2.775ns (91.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.978ns = ( 14.978 - 8.000 ) 
    Source Clock Delay      (SCD):    7.818ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.369     7.818    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X216Y265       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y265       FDRE (Prop_fdre_C_Q)         0.254     8.072 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pclk_sel_reg/Q
                         net (fo=3, routed)           2.775    10.847    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK_SEL[2]
    SLICE_X128Y261       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.002    14.978    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK
    SLICE_X128Y261       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_reg[2]/C
                         clock pessimism              0.550    15.528    
                         clock uncertainty           -0.071    15.457    
    SLICE_X128Y261       FDRE (Setup_fdre_C_D)        0.023    15.480    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.480    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/TXDETECTRX
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.734ns (25.556%)  route 2.138ns (74.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.378ns = ( 15.378 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRCVRDET)
                                                      0.734     8.558 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRCVRDET
                         net (fo=8, routed)           2.138    10.697    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/txdetectrx_mux_7
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL                                r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/TXDETECTRX
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.402    15.378    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/CLK_RXUSRCLK
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL                                r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
                         clock pessimism              0.473    15.851    
                         clock uncertainty           -0.071    15.780    
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL (Setup_gthe2_channel_TXUSRCLK2_TXDETECTRX)
                                                     -0.430    15.350    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/rate_in_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.803ns (25.664%)  route 2.326ns (74.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.224ns = ( 15.224 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.803     8.627 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          2.326    10.953    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/PIPETXRATE[1]
    SLICE_X214Y212       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/rate_in_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.248    15.224    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X214Y212       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/rate_in_reg1_reg[1]/C
                         clock pessimism              0.473    15.697    
                         clock uncertainty           -0.071    15.626    
    SLICE_X214Y212       FDRE (Setup_fdre_C_D)       -0.019    15.607    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/rate_in_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.607    
                         arrival time                         -10.953    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.254ns (8.668%)  route 2.676ns (91.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.227ns = ( 15.227 - 8.000 ) 
    Source Clock Delay      (SCD):    7.817ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.368     7.817    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X212Y244       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y244       FDRE (Prop_fdre_C_Q)         0.254     8.071 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=443, routed)         2.676    10.747    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/cpllreset_repN_alias
    SLICE_X221Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.251    15.227    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/CLK_RXUSRCLK
    SLICE_X221Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[2]/C
                         clock pessimism              0.540    15.767    
                         clock uncertainty           -0.071    15.696    
    SLICE_X221Y207       FDRE (Setup_fdre_C_R)       -0.295    15.401    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         15.401    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.254ns (8.668%)  route 2.676ns (91.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.227ns = ( 15.227 - 8.000 ) 
    Source Clock Delay      (SCD):    7.817ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.368     7.817    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X212Y244       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y244       FDRE (Prop_fdre_C_Q)         0.254     8.071 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=443, routed)         2.676    10.747    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/cpllreset_repN_alias
    SLICE_X221Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.251    15.227    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/CLK_RXUSRCLK
    SLICE_X221Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg/C
                         clock pessimism              0.540    15.767    
                         clock uncertainty           -0.071    15.696    
    SLICE_X221Y207       FDRE (Setup_fdre_C_R)       -0.295    15.401    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg
  -------------------------------------------------------------------
                         required time                         15.401    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.254ns (8.668%)  route 2.676ns (91.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.227ns = ( 15.227 - 8.000 ) 
    Source Clock Delay      (SCD):    7.817ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.368     7.817    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X212Y244       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y244       FDRE (Prop_fdre_C_Q)         0.254     8.071 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=443, routed)         2.676    10.747    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/cpllreset_repN_alias
    SLICE_X221Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.251    15.227    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/CLK_RXUSRCLK
    SLICE_X221Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg2_reg/C
                         clock pessimism              0.540    15.767    
                         clock uncertainty           -0.071    15.696    
    SLICE_X221Y207       FDRE (Setup_fdre_C_R)       -0.295    15.401    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg2_reg
  -------------------------------------------------------------------
                         required time                         15.401    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/txsync_start_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.254ns (8.668%)  route 2.676ns (91.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.227ns = ( 15.227 - 8.000 ) 
    Source Clock Delay      (SCD):    7.817ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.368     7.817    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X212Y244       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y244       FDRE (Prop_fdre_C_Q)         0.254     8.071 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=443, routed)         2.676    10.747    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/cpllreset_repN_alias
    SLICE_X221Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/txsync_start_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.251    15.227    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/CLK_RXUSRCLK
    SLICE_X221Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/txsync_start_reg1_reg/C
                         clock pessimism              0.540    15.767    
                         clock uncertainty           -0.071    15.696    
    SLICE_X221Y207       FDRE (Setup_fdre_C_R)       -0.295    15.401    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/txsync_start_reg1_reg
  -------------------------------------------------------------------
                         required time                         15.401    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/txsync_start_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.254ns (8.668%)  route 2.676ns (91.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.227ns = ( 15.227 - 8.000 ) 
    Source Clock Delay      (SCD):    7.817ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.368     7.817    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X212Y244       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y244       FDRE (Prop_fdre_C_Q)         0.254     8.071 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=443, routed)         2.676    10.747    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/cpllreset_repN_alias
    SLICE_X221Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/txsync_start_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.251    15.227    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/CLK_RXUSRCLK
    SLICE_X221Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/txsync_start_reg2_reg/C
                         clock pessimism              0.540    15.767    
                         clock uncertainty           -0.071    15.696    
    SLICE_X221Y207       FDRE (Setup_fdre_C_R)       -0.295    15.401    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/txsync_start_reg2_reg
  -------------------------------------------------------------------
                         required time                         15.401    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.254ns (8.668%)  route 2.676ns (91.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.227ns = ( 15.227 - 8.000 ) 
    Source Clock Delay      (SCD):    7.817ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.368     7.817    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X212Y244       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y244       FDRE (Prop_fdre_C_Q)         0.254     8.071 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=443, routed)         2.676    10.747    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/cpllreset_repN_alias
    SLICE_X220Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.251    15.227    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/CLK_RXUSRCLK
    SLICE_X220Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[3]/C
                         clock pessimism              0.540    15.767    
                         clock uncertainty           -0.071    15.696    
    SLICE_X220Y207       FDRE (Setup_fdre_C_R)       -0.271    15.425    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[3]
  -------------------------------------------------------------------
                         required time                         15.425    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  4.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/mmcm_lock_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/userrdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.171ns (49.836%)  route 0.172ns (50.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.694     3.809    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X216Y250       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/mmcm_lock_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y250       FDRE (Prop_fdre_C_Q)         0.107     3.916 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/mmcm_lock_reg2_reg/Q
                         net (fo=3, routed)           0.172     4.088    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/mmcm_lock_reg2
    SLICE_X214Y249       LUT3 (Prop_lut3_I0_O)        0.064     4.152 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/userrdy_i_1/O
                         net (fo=1, routed)           0.000     4.152    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/userrdy_i_1_n_0
    SLICE_X214Y249       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/userrdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.913     4.474    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X214Y249       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/userrdy_reg/C
                         clock pessimism             -0.446     4.028    
    SLICE_X214Y249       FDRE (Hold_fdre_C_D)         0.061     4.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/userrdy_reg
  -------------------------------------------------------------------
                         required time                         -4.089    
                         arrival time                           4.152    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_valid_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.171ns (48.402%)  route 0.182ns (51.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.705     3.820    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/CLK_RXUSRCLK
    SLICE_X208Y249       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_valid_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y249       FDRE (Prop_fdre_C_Q)         0.107     3.927 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_valid_reg2_reg/Q
                         net (fo=6, routed)           0.182     4.109    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_valid_reg2
    SLICE_X208Y251       LUT6 (Prop_lut6_I5_O)        0.064     4.173 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm[1]_i_1__6/O
                         net (fo=1, routed)           0.000     4.173    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm[1]_i_1__6_n_0
    SLICE_X208Y251       FDSE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.901     4.462    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/CLK_RXUSRCLK
    SLICE_X208Y251       FDSE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism             -0.446     4.016    
    SLICE_X208Y251       FDSE (Hold_fdse_C_D)         0.087     4.103    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.103    
                         arrival time                           4.173    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_preset_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.146ns (38.002%)  route 0.238ns (61.998%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.471ns
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.691     3.806    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X208Y250       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y250       FDRE (Prop_fdre_C_Q)         0.118     3.924 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]/Q
                         net (fo=15, routed)          0.238     4.162    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/fsm_rx[2]
    SLICE_X208Y249       LUT3 (Prop_lut3_I0_O)        0.028     4.190 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_preset_valid_i_1__5/O
                         net (fo=1, routed)           0.000     4.190    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_preset_valid
    SLICE_X208Y249       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_preset_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.910     4.471    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X208Y249       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_preset_valid_reg/C
                         clock pessimism             -0.446     4.025    
    SLICE_X208Y249       FDRE (Hold_fdre_C_D)         0.087     4.112    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_preset_valid_reg
  -------------------------------------------------------------------
                         required time                         -4.112    
                         arrival time                           4.190    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.155ns (42.782%)  route 0.207ns (57.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.703     3.818    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X207Y241       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y241       FDRE (Prop_fdre_C_Q)         0.091     3.909 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[1]/Q
                         net (fo=33, routed)          0.207     4.116    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/rxeq_control_reg2_reg[1][1]
    SLICE_X206Y250       LUT6 (Prop_lut6_I3_O)        0.064     4.180 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_sequential_fsm_rx[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.180    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i_n_3
    SLICE_X206Y250       FDSE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.900     4.461    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X206Y250       FDSE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[0]/C
                         clock pessimism             -0.446     4.015    
    SLICE_X206Y250       FDSE (Hold_fdse_C_D)         0.087     4.102    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.102    
                         arrival time                           4.180    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/eq_state_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX4DATA[21]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.128ns (26.626%)  route 0.353ns (73.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.705     3.820    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X211Y242       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/eq_state_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y242       FDRE (Prop_fdre_C_Q)         0.100     3.920 f  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/eq_state_reg[2]_rep__0/Q
                         net (fo=128, routed)         0.144     4.064    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/eq_state_reg[2]_rep__0_n_0
    SLICE_X210Y242       LUT5 (Prop_lut5_I2_O)        0.028     4.092 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_452/O
                         net (fo=1, routed)           0.208     4.301    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PIPERX4DATA[21]
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX4DATA[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.902     4.463    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism             -0.446     4.017    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_RECCLK_PIPERX4DATA[21])
                                                      0.203     4.220    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -4.220    
                         arrival time                           4.301    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/FSM_onehot_fsm_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/FSM_onehot_fsm_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.578%)  route 0.232ns (64.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.694     3.809    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X215Y250       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/FSM_onehot_fsm_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y250       FDRE (Prop_fdre_C_Q)         0.100     3.909 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/FSM_onehot_fsm_reg[14]/Q
                         net (fo=3, routed)           0.232     4.141    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/FSM_onehot_fsm_reg_n_0_[14]
    SLICE_X217Y249       LUT6 (Prop_lut6_I4_O)        0.028     4.169 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/FSM_onehot_fsm[16]_i_1/O
                         net (fo=1, routed)           0.000     4.169    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/FSM_onehot_fsm[16]_i_1_n_0
    SLICE_X217Y249       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/FSM_onehot_fsm_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.913     4.474    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X217Y249       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/FSM_onehot_fsm_reg[16]/C
                         clock pessimism             -0.446     4.028    
    SLICE_X217Y249       FDRE (Hold_fdre_C_D)         0.060     4.088    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/FSM_onehot_fsm_reg[16]
  -------------------------------------------------------------------
                         required time                         -4.088    
                         arrival time                           4.169    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txsync_fsm.txsync_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.338%)  route 0.054ns (29.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.456ns
    Source Clock Delay      (SCD):    3.802ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.687     3.802    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/CLK_RXUSRCLK
    SLICE_X221Y267       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y267       FDRE (Prop_fdre_C_Q)         0.100     3.902 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[6]/Q
                         net (fo=1, routed)           0.054     3.956    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/out0[5]
    SLICE_X220Y267       LUT5 (Prop_lut5_I0_O)        0.028     3.984 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txsync_fsm.txsync_done_i_1__1/O
                         net (fo=1, routed)           0.000     3.984    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txsync_fsm.txsync_done_i_1__1_n_0
    SLICE_X220Y267       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txsync_fsm.txsync_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.895     4.456    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/CLK_RXUSRCLK
    SLICE_X220Y267       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txsync_fsm.txsync_done_reg/C
                         clock pessimism             -0.643     3.813    
    SLICE_X220Y267       FDRE (Hold_fdre_C_D)         0.087     3.900    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txsync_fsm.txsync_done_reg
  -------------------------------------------------------------------
                         required time                         -3.900    
                         arrival time                           3.984    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX6EQDONE
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.118ns (25.967%)  route 0.336ns (74.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.691     3.806    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X206Y251       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y251       FDRE (Prop_fdre_C_Q)         0.118     3.924 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_done_reg/Q
                         net (fo=1, routed)           0.336     4.260    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/rxeq_done_reg_4
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX6EQDONE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.902     4.463    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.641     3.822    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX6EQDONE)
                                                      0.354     4.176    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -4.176    
                         arrival time                           4.260    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.146ns (36.969%)  route 0.249ns (63.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.470ns
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.691     3.806    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/CLK_RXUSRCLK
    SLICE_X208Y250       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y250       FDRE (Prop_fdre_C_Q)         0.118     3.924 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_done_reg/Q
                         net (fo=8, routed)           0.249     4.173    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/rxeqscan_new_txcoeff_done
    SLICE_X206Y249       LUT6 (Prop_lut6_I1_O)        0.028     4.201 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/rxeq_new_txcoeff[2]_i_1__5/O
                         net (fo=1, routed)           0.000     4.201    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i_n_5
    SLICE_X206Y249       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.909     4.470    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X206Y249       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[2]/C
                         clock pessimism             -0.446     4.024    
    SLICE_X206Y249       FDRE (Hold_fdre_C_D)         0.087     4.111    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.111    
                         arrival time                           4.201    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX7EQCOEFF[1]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.118ns (23.936%)  route 0.375ns (76.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    3.805ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.690     3.805    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X208Y255       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y255       FDRE (Prop_fdre_C_Q)         0.118     3.923 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[2]/Q
                         net (fo=3, routed)           0.375     4.298    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/txeq_txcoeff_reg[18]_5[1]
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX7EQCOEFF[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.902     4.463    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.619     3.844    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX7EQCOEFF[1])
                                                      0.363     4.207    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -4.207    
                         arrival time                           4.298    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mux_x0y1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PCIE_3_0/PIPECLK         n/a              4.000         8.000       4.000      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Min Period        n/a     PCIE_3_0/RECCLK          n/a              4.000         8.000       4.000      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y20  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y20  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y20  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y20  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y19  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y19  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y19  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y19  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X218Y269       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/mmcm_lock_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X216Y269       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/resetovrd_done_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X211Y267       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rate_rxsync_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X206Y266       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X189Y270       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X190Y271       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X190Y271       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X191Y271       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X191Y271       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X187Y270       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_done_reg/C
High Pulse Width  Slow    PCIE_3_0/PIPECLK         n/a              1.600         4.000       2.400      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Slow    PCIE_3_0/RECCLK          n/a              1.600         4.000       2.400      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Fast    PCIE_3_0/PIPECLK         n/a              1.600         4.000       2.400      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Fast    PCIE_3_0/RECCLK          n/a              1.600         4.000       2.400      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Slow    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X214Y260       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16_reg/C
High Pulse Width  Slow    FDSE/C                   n/a              0.350         4.000       3.650      SLICE_X213Y256       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X213Y257       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/resetovrd_done_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X213Y257       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/resetovrd_done_reg2_reg/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X210Y256       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/txdata_wait_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X210Y256       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/txdata_wait_cnt_reg[1]/C
Max Skew          Fast    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.560         0.278       0.282      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Max Skew          Slow    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.735         0.318       0.417      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Max Skew          Fast    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.560         0.011       0.549      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Max Skew          Slow    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.735         0.019       0.716      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_x0y1
  To Clock:  clk_250mhz_x0y1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_x0y1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.349         4.000       2.651      BUFGCTRL_X0Y1    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            0.937         4.000       3.063      MMCME2_ADV_X0Y0  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  clk_250mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        0.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/rate_in_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.803ns (24.606%)  route 2.460ns (75.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 11.228 - 4.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.803     8.627 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          2.460    11.088    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/PIPETXRATE[1]
    SLICE_X214Y205       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/rate_in_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.252    11.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X214Y205       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/rate_in_reg1_reg[1]/C
                         clock pessimism              0.473    11.701    
                         clock uncertainty           -0.065    11.636    
    SLICE_X214Y205       FDRE (Setup_fdre_C_D)       -0.031    11.605    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/rate_in_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.605    
                         arrival time                         -11.088    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.254ns (8.386%)  route 2.775ns (91.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.978ns = ( 10.978 - 4.000 ) 
    Source Clock Delay      (SCD):    7.818ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.369     7.818    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X216Y265       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y265       FDRE (Prop_fdre_C_Q)         0.254     8.072 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pclk_sel_reg/Q
                         net (fo=3, routed)           2.775    10.847    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK_SEL[2]
    SLICE_X128Y261       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.002    10.978    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK
    SLICE_X128Y261       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_reg[2]/C
                         clock pessimism              0.550    11.528    
                         clock uncertainty           -0.065    11.463    
    SLICE_X128Y261       FDRE (Setup_fdre_C_D)        0.023    11.486    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.486    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/TXDETECTRX
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.734ns (25.556%)  route 2.138ns (74.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.378ns = ( 11.378 - 4.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRCVRDET)
                                                      0.734     8.558 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRCVRDET
                         net (fo=8, routed)           2.138    10.697    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/txdetectrx_mux_7
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL                                r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/TXDETECTRX
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.402    11.378    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/CLK_RXUSRCLK
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL                                r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
                         clock pessimism              0.473    11.851    
                         clock uncertainty           -0.065    11.786    
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL (Setup_gthe2_channel_TXUSRCLK2_TXDETECTRX)
                                                     -0.430    11.356    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i
  -------------------------------------------------------------------
                         required time                         11.356    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/rate_in_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.803ns (25.664%)  route 2.326ns (74.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.224ns = ( 11.224 - 4.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.803     8.627 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          2.326    10.953    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/PIPETXRATE[1]
    SLICE_X214Y212       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/rate_in_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.248    11.224    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X214Y212       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/rate_in_reg1_reg[1]/C
                         clock pessimism              0.473    11.697    
                         clock uncertainty           -0.065    11.632    
    SLICE_X214Y212       FDRE (Setup_fdre_C_D)       -0.019    11.613    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/rate_in_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                         -10.953    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.254ns (8.668%)  route 2.676ns (91.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.227ns = ( 11.227 - 4.000 ) 
    Source Clock Delay      (SCD):    7.817ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.368     7.817    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X212Y244       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y244       FDRE (Prop_fdre_C_Q)         0.254     8.071 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=443, routed)         2.676    10.747    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/cpllreset_repN_alias
    SLICE_X221Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.251    11.227    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/CLK_RXUSRCLK
    SLICE_X221Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[2]/C
                         clock pessimism              0.540    11.767    
                         clock uncertainty           -0.065    11.702    
    SLICE_X221Y207       FDRE (Setup_fdre_C_R)       -0.295    11.407    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         11.407    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.254ns (8.668%)  route 2.676ns (91.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.227ns = ( 11.227 - 4.000 ) 
    Source Clock Delay      (SCD):    7.817ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.368     7.817    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X212Y244       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y244       FDRE (Prop_fdre_C_Q)         0.254     8.071 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=443, routed)         2.676    10.747    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/cpllreset_repN_alias
    SLICE_X221Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.251    11.227    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/CLK_RXUSRCLK
    SLICE_X221Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg/C
                         clock pessimism              0.540    11.767    
                         clock uncertainty           -0.065    11.702    
    SLICE_X221Y207       FDRE (Setup_fdre_C_R)       -0.295    11.407    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.407    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.254ns (8.668%)  route 2.676ns (91.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.227ns = ( 11.227 - 4.000 ) 
    Source Clock Delay      (SCD):    7.817ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.368     7.817    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X212Y244       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y244       FDRE (Prop_fdre_C_Q)         0.254     8.071 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=443, routed)         2.676    10.747    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/cpllreset_repN_alias
    SLICE_X221Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.251    11.227    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/CLK_RXUSRCLK
    SLICE_X221Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg2_reg/C
                         clock pessimism              0.540    11.767    
                         clock uncertainty           -0.065    11.702    
    SLICE_X221Y207       FDRE (Setup_fdre_C_R)       -0.295    11.407    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/mmcm_lock_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.407    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/txsync_start_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.254ns (8.668%)  route 2.676ns (91.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.227ns = ( 11.227 - 4.000 ) 
    Source Clock Delay      (SCD):    7.817ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.368     7.817    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X212Y244       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y244       FDRE (Prop_fdre_C_Q)         0.254     8.071 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=443, routed)         2.676    10.747    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/cpllreset_repN_alias
    SLICE_X221Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/txsync_start_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.251    11.227    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/CLK_RXUSRCLK
    SLICE_X221Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/txsync_start_reg1_reg/C
                         clock pessimism              0.540    11.767    
                         clock uncertainty           -0.065    11.702    
    SLICE_X221Y207       FDRE (Setup_fdre_C_R)       -0.295    11.407    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/txsync_start_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.407    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/txsync_start_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.254ns (8.668%)  route 2.676ns (91.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.227ns = ( 11.227 - 4.000 ) 
    Source Clock Delay      (SCD):    7.817ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.368     7.817    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X212Y244       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y244       FDRE (Prop_fdre_C_Q)         0.254     8.071 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=443, routed)         2.676    10.747    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/cpllreset_repN_alias
    SLICE_X221Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/txsync_start_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.251    11.227    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/CLK_RXUSRCLK
    SLICE_X221Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/txsync_start_reg2_reg/C
                         clock pessimism              0.540    11.767    
                         clock uncertainty           -0.065    11.702    
    SLICE_X221Y207       FDRE (Setup_fdre_C_R)       -0.295    11.407    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/txsync_start_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.407    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.254ns (8.668%)  route 2.676ns (91.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.227ns = ( 11.227 - 4.000 ) 
    Source Clock Delay      (SCD):    7.817ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.368     7.817    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X212Y244       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y244       FDRE (Prop_fdre_C_Q)         0.254     8.071 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=443, routed)         2.676    10.747    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/cpllreset_repN_alias
    SLICE_X220Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.251    11.227    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/CLK_RXUSRCLK
    SLICE_X220Y207       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[3]/C
                         clock pessimism              0.540    11.767    
                         clock uncertainty           -0.065    11.702    
    SLICE_X220Y207       FDRE (Setup_fdre_C_R)       -0.271    11.431    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[3]
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  0.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/mmcm_lock_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/userrdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.171ns (49.836%)  route 0.172ns (50.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.694     3.809    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X216Y250       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/mmcm_lock_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y250       FDRE (Prop_fdre_C_Q)         0.107     3.916 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/mmcm_lock_reg2_reg/Q
                         net (fo=3, routed)           0.172     4.088    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/mmcm_lock_reg2
    SLICE_X214Y249       LUT3 (Prop_lut3_I0_O)        0.064     4.152 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/userrdy_i_1/O
                         net (fo=1, routed)           0.000     4.152    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/userrdy_i_1_n_0
    SLICE_X214Y249       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/userrdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.913     4.474    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X214Y249       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/userrdy_reg/C
                         clock pessimism             -0.446     4.028    
    SLICE_X214Y249       FDRE (Hold_fdre_C_D)         0.061     4.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/userrdy_reg
  -------------------------------------------------------------------
                         required time                         -4.089    
                         arrival time                           4.152    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_valid_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.171ns (48.402%)  route 0.182ns (51.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.705     3.820    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/CLK_RXUSRCLK
    SLICE_X208Y249       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_valid_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y249       FDRE (Prop_fdre_C_Q)         0.107     3.927 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_valid_reg2_reg/Q
                         net (fo=6, routed)           0.182     4.109    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_valid_reg2
    SLICE_X208Y251       LUT6 (Prop_lut6_I5_O)        0.064     4.173 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm[1]_i_1__6/O
                         net (fo=1, routed)           0.000     4.173    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm[1]_i_1__6_n_0
    SLICE_X208Y251       FDSE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.901     4.462    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/CLK_RXUSRCLK
    SLICE_X208Y251       FDSE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism             -0.446     4.016    
    SLICE_X208Y251       FDSE (Hold_fdse_C_D)         0.087     4.103    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.103    
                         arrival time                           4.173    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_preset_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.146ns (38.002%)  route 0.238ns (61.998%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.471ns
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.691     3.806    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X208Y250       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y250       FDRE (Prop_fdre_C_Q)         0.118     3.924 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]/Q
                         net (fo=15, routed)          0.238     4.162    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/fsm_rx[2]
    SLICE_X208Y249       LUT3 (Prop_lut3_I0_O)        0.028     4.190 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_preset_valid_i_1__5/O
                         net (fo=1, routed)           0.000     4.190    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_preset_valid
    SLICE_X208Y249       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_preset_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.910     4.471    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X208Y249       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_preset_valid_reg/C
                         clock pessimism             -0.446     4.025    
    SLICE_X208Y249       FDRE (Hold_fdre_C_D)         0.087     4.112    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_preset_valid_reg
  -------------------------------------------------------------------
                         required time                         -4.112    
                         arrival time                           4.190    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.155ns (42.782%)  route 0.207ns (57.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.703     3.818    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X207Y241       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y241       FDRE (Prop_fdre_C_Q)         0.091     3.909 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[1]/Q
                         net (fo=33, routed)          0.207     4.116    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/rxeq_control_reg2_reg[1][1]
    SLICE_X206Y250       LUT6 (Prop_lut6_I3_O)        0.064     4.180 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_sequential_fsm_rx[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.180    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i_n_3
    SLICE_X206Y250       FDSE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.900     4.461    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X206Y250       FDSE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[0]/C
                         clock pessimism             -0.446     4.015    
    SLICE_X206Y250       FDSE (Hold_fdse_C_D)         0.087     4.102    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.102    
                         arrival time                           4.180    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/eq_state_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX4DATA[21]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.128ns (26.626%)  route 0.353ns (73.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.705     3.820    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X211Y242       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/eq_state_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y242       FDRE (Prop_fdre_C_Q)         0.100     3.920 f  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/eq_state_reg[2]_rep__0/Q
                         net (fo=128, routed)         0.144     4.064    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/eq_state_reg[2]_rep__0_n_0
    SLICE_X210Y242       LUT5 (Prop_lut5_I2_O)        0.028     4.092 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_452/O
                         net (fo=1, routed)           0.208     4.301    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PIPERX4DATA[21]
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX4DATA[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.902     4.463    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism             -0.446     4.017    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_RECCLK_PIPERX4DATA[21])
                                                      0.203     4.220    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -4.220    
                         arrival time                           4.301    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/FSM_onehot_fsm_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/FSM_onehot_fsm_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.578%)  route 0.232ns (64.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.694     3.809    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X215Y250       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/FSM_onehot_fsm_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y250       FDRE (Prop_fdre_C_Q)         0.100     3.909 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/FSM_onehot_fsm_reg[14]/Q
                         net (fo=3, routed)           0.232     4.141    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/FSM_onehot_fsm_reg_n_0_[14]
    SLICE_X217Y249       LUT6 (Prop_lut6_I4_O)        0.028     4.169 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/FSM_onehot_fsm[16]_i_1/O
                         net (fo=1, routed)           0.000     4.169    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/FSM_onehot_fsm[16]_i_1_n_0
    SLICE_X217Y249       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/FSM_onehot_fsm_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.913     4.474    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X217Y249       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/FSM_onehot_fsm_reg[16]/C
                         clock pessimism             -0.446     4.028    
    SLICE_X217Y249       FDRE (Hold_fdre_C_D)         0.060     4.088    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/FSM_onehot_fsm_reg[16]
  -------------------------------------------------------------------
                         required time                         -4.088    
                         arrival time                           4.169    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txsync_fsm.txsync_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.338%)  route 0.054ns (29.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.456ns
    Source Clock Delay      (SCD):    3.802ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.687     3.802    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/CLK_RXUSRCLK
    SLICE_X221Y267       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y267       FDRE (Prop_fdre_C_Q)         0.100     3.902 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[6]/Q
                         net (fo=1, routed)           0.054     3.956    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/out0[5]
    SLICE_X220Y267       LUT5 (Prop_lut5_I0_O)        0.028     3.984 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txsync_fsm.txsync_done_i_1__1/O
                         net (fo=1, routed)           0.000     3.984    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txsync_fsm.txsync_done_i_1__1_n_0
    SLICE_X220Y267       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txsync_fsm.txsync_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.895     4.456    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/CLK_RXUSRCLK
    SLICE_X220Y267       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txsync_fsm.txsync_done_reg/C
                         clock pessimism             -0.643     3.813    
    SLICE_X220Y267       FDRE (Hold_fdre_C_D)         0.087     3.900    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txsync_fsm.txsync_done_reg
  -------------------------------------------------------------------
                         required time                         -3.900    
                         arrival time                           3.984    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX6EQDONE
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.118ns (25.967%)  route 0.336ns (74.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.691     3.806    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X206Y251       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y251       FDRE (Prop_fdre_C_Q)         0.118     3.924 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_done_reg/Q
                         net (fo=1, routed)           0.336     4.260    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/rxeq_done_reg_4
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX6EQDONE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.902     4.463    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.641     3.822    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX6EQDONE)
                                                      0.354     4.176    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -4.176    
                         arrival time                           4.260    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.146ns (36.969%)  route 0.249ns (63.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.470ns
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.691     3.806    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/CLK_RXUSRCLK
    SLICE_X208Y250       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y250       FDRE (Prop_fdre_C_Q)         0.118     3.924 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_done_reg/Q
                         net (fo=8, routed)           0.249     4.173    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/rxeqscan_new_txcoeff_done
    SLICE_X206Y249       LUT6 (Prop_lut6_I1_O)        0.028     4.201 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/rxeq_new_txcoeff[2]_i_1__5/O
                         net (fo=1, routed)           0.000     4.201    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i_n_5
    SLICE_X206Y249       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.909     4.470    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X206Y249       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[2]/C
                         clock pessimism             -0.446     4.024    
    SLICE_X206Y249       FDRE (Hold_fdre_C_D)         0.087     4.111    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.111    
                         arrival time                           4.201    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX7EQCOEFF[1]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.118ns (23.936%)  route 0.375ns (76.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    3.805ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.690     3.805    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/CLK_RXUSRCLK
    SLICE_X208Y255       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y255       FDRE (Prop_fdre_C_Q)         0.118     3.923 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[2]/Q
                         net (fo=3, routed)           0.375     4.298    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/txeq_txcoeff_reg[18]_5[1]
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX7EQCOEFF[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.902     4.463    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.619     3.844    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX7EQCOEFF[1])
                                                      0.363     4.207    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -4.207    
                         arrival time                           4.298    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_mux_x0y1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PCIE_3_0/PIPECLK         n/a              4.000         4.000       0.000      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Min Period        n/a     PCIE_3_0/RECCLK          n/a              4.000         4.000       0.000      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y20  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y20  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y20  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y20  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y19  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y19  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y19  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y19  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X211Y267       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rate_rxsync_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X205Y212       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X205Y212       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X207Y269       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X207Y268       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X207Y269       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X206Y266       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X207Y268       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X221Y256       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/phystatus_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X215Y256       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/rate_in_reg2_reg[0]/C
High Pulse Width  Slow    PCIE_3_0/PIPECLK         n/a              1.600         2.000       0.400      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Fast    PCIE_3_0/PIPECLK         n/a              1.600         2.000       0.400      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Slow    PCIE_3_0/RECCLK          n/a              1.600         2.000       0.400      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Fast    PCIE_3_0/RECCLK          n/a              1.600         2.000       0.400      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Slow    FDSE/C                   n/a              0.350         2.000       1.650      SLICE_X216Y268       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/fsm_reg[1]/C
High Pulse Width  Fast    FDSE/C                   n/a              0.350         2.000       1.650      SLICE_X216Y268       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X218Y268       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X218Y268       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X216Y269       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/fsm_reg[3]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X216Y269       control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/fsm_reg[3]/C
Max Skew          Fast    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.560         0.278       0.282      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Max Skew          Slow    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.735         0.318       0.417      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Max Skew          Fast    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.560         0.011       0.549      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Max Skew          Slow    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.735         0.019       0.716      PCIE3_X0Y1           control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         10.000      9.063      MMCME2_ADV_X0Y0  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            0.937         10.000      9.063      MMCME2_ADV_X0Y0  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 2.311ns (68.523%)  route 1.062ns (31.477%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.040ns = ( 11.040 - 4.000 ) 
    Source Clock Delay      (SCD):    7.770ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.321     7.770    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/user_clk
    RAMB36_X11Y43        RAMB36E1                                     r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y43        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[24])
                                                      1.564     9.334 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/DOBDO[24]
                         net (fo=7, routed)           1.062    10.395    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/RD_DATA[64]
    SLICE_X161Y215       LUT4 (Prop_lut4_I2_O)        0.043    10.438 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd[1]_i_4__0/O
                         net (fo=1, routed)           0.000    10.438    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd[1]_i_4__0_n_0
    SLICE_X161Y215       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.695 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[1]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.695    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[1]_i_1__0_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.744 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[5]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.744    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[5]_i_1__0_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.793 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[9]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.793    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[9]_i_1__0_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.842 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[13]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.842    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[13]_i_1__0_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.891 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[17]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.891    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[17]_i_1__0_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.940 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[21]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.940    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[21]_i_1__0_n_0
    SLICE_X161Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.989 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[25]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.989    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[25]_i_1__0_n_0
    SLICE_X161Y222       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153    11.142 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[29]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    11.142    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[29]_i_1__0_n_6
    SLICE_X161Y222       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.064    11.040    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/user_clk
    SLICE_X161Y222       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[30]/C
                         clock pessimism              0.540    11.580    
                         clock uncertainty           -0.065    11.515    
    SLICE_X161Y222       FDRE (Setup_fdre_C_D)        0.048    11.563    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[30]
  -------------------------------------------------------------------
                         required time                         11.563    
                         arrival time                         -11.142    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 2.265ns (68.088%)  route 1.062ns (31.912%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.040ns = ( 11.040 - 4.000 ) 
    Source Clock Delay      (SCD):    7.770ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.321     7.770    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/user_clk
    RAMB36_X11Y43        RAMB36E1                                     r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y43        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[24])
                                                      1.564     9.334 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/DOBDO[24]
                         net (fo=7, routed)           1.062    10.395    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/RD_DATA[64]
    SLICE_X161Y215       LUT4 (Prop_lut4_I2_O)        0.043    10.438 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd[1]_i_4__0/O
                         net (fo=1, routed)           0.000    10.438    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd[1]_i_4__0_n_0
    SLICE_X161Y215       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.695 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[1]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.695    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[1]_i_1__0_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.744 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[5]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.744    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[5]_i_1__0_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.793 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[9]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.793    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[9]_i_1__0_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.842 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[13]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.842    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[13]_i_1__0_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.891 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[17]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.891    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[17]_i_1__0_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.940 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[21]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.940    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[21]_i_1__0_n_0
    SLICE_X161Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.989 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[25]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.989    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[25]_i_1__0_n_0
    SLICE_X161Y222       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107    11.096 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[29]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    11.096    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[29]_i_1__0_n_5
    SLICE_X161Y222       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.064    11.040    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/user_clk
    SLICE_X161Y222       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[31]/C
                         clock pessimism              0.540    11.580    
                         clock uncertainty           -0.065    11.515    
    SLICE_X161Y222       FDRE (Setup_fdre_C_D)        0.048    11.563    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[31]
  -------------------------------------------------------------------
                         required time                         11.563    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 2.262ns (68.059%)  route 1.062ns (31.941%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.040ns = ( 11.040 - 4.000 ) 
    Source Clock Delay      (SCD):    7.770ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.321     7.770    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/user_clk
    RAMB36_X11Y43        RAMB36E1                                     r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y43        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[24])
                                                      1.564     9.334 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/DOBDO[24]
                         net (fo=7, routed)           1.062    10.395    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/RD_DATA[64]
    SLICE_X161Y215       LUT4 (Prop_lut4_I2_O)        0.043    10.438 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd[1]_i_4__0/O
                         net (fo=1, routed)           0.000    10.438    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd[1]_i_4__0_n_0
    SLICE_X161Y215       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.695 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[1]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.695    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[1]_i_1__0_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.744 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[5]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.744    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[5]_i_1__0_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.793 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[9]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.793    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[9]_i_1__0_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.842 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[13]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.842    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[13]_i_1__0_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.891 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[17]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.891    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[17]_i_1__0_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.940 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[21]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.940    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[21]_i_1__0_n_0
    SLICE_X161Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.989 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[25]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.989    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[25]_i_1__0_n_0
    SLICE_X161Y222       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.093 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[29]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    11.093    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[29]_i_1__0_n_7
    SLICE_X161Y222       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.064    11.040    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/user_clk
    SLICE_X161Y222       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[29]/C
                         clock pessimism              0.540    11.580    
                         clock uncertainty           -0.065    11.515    
    SLICE_X161Y222       FDRE (Setup_fdre_C_D)        0.048    11.563    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[29]
  -------------------------------------------------------------------
                         required time                         11.563    
                         arrival time                         -11.093    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 2.262ns (68.059%)  route 1.062ns (31.941%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.041ns = ( 11.041 - 4.000 ) 
    Source Clock Delay      (SCD):    7.770ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.321     7.770    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/user_clk
    RAMB36_X11Y43        RAMB36E1                                     r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y43        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[24])
                                                      1.564     9.334 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/DOBDO[24]
                         net (fo=7, routed)           1.062    10.395    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/RD_DATA[64]
    SLICE_X161Y215       LUT4 (Prop_lut4_I2_O)        0.043    10.438 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd[1]_i_4__0/O
                         net (fo=1, routed)           0.000    10.438    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd[1]_i_4__0_n_0
    SLICE_X161Y215       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.695 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[1]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.695    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[1]_i_1__0_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.744 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[5]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.744    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[5]_i_1__0_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.793 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[9]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.793    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[9]_i_1__0_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.842 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[13]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.842    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[13]_i_1__0_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.891 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[17]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.891    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[17]_i_1__0_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.940 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[21]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.940    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[21]_i_1__0_n_0
    SLICE_X161Y221       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153    11.093 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[25]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    11.093    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[25]_i_1__0_n_6
    SLICE_X161Y221       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.065    11.041    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/user_clk
    SLICE_X161Y221       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[26]/C
                         clock pessimism              0.540    11.581    
                         clock uncertainty           -0.065    11.516    
    SLICE_X161Y221       FDRE (Setup_fdre_C_D)        0.048    11.564    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[26]
  -------------------------------------------------------------------
                         required time                         11.564    
                         arrival time                         -11.093    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 2.254ns (67.982%)  route 1.062ns (32.018%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.041ns = ( 11.041 - 4.000 ) 
    Source Clock Delay      (SCD):    7.770ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.321     7.770    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/user_clk
    RAMB36_X11Y43        RAMB36E1                                     r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y43        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[24])
                                                      1.564     9.334 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/DOBDO[24]
                         net (fo=7, routed)           1.062    10.395    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/RD_DATA[64]
    SLICE_X161Y215       LUT4 (Prop_lut4_I2_O)        0.043    10.438 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd[1]_i_4__0/O
                         net (fo=1, routed)           0.000    10.438    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd[1]_i_4__0_n_0
    SLICE_X161Y215       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.695 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[1]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.695    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[1]_i_1__0_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.744 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[5]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.744    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[5]_i_1__0_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.793 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[9]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.793    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[9]_i_1__0_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.842 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[13]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.842    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[13]_i_1__0_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.891 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[17]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.891    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[17]_i_1__0_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.940 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[21]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.940    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[21]_i_1__0_n_0
    SLICE_X161Y221       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    11.085 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[25]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    11.085    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[25]_i_1__0_n_4
    SLICE_X161Y221       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.065    11.041    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/user_clk
    SLICE_X161Y221       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[28]/C
                         clock pessimism              0.540    11.581    
                         clock uncertainty           -0.065    11.516    
    SLICE_X161Y221       FDRE (Setup_fdre_C_D)        0.048    11.564    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[28]
  -------------------------------------------------------------------
                         required time                         11.564    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 1.650ns (59.004%)  route 1.146ns (40.996%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.191ns = ( 11.191 - 4.000 ) 
    Source Clock Delay      (SCD):    7.933ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.484     7.933    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/user_clk
    RAMB36_X11Y39        RAMB36E1                                     r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y39        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[24])
                                                      1.564     9.497 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/DOBDO[24]
                         net (fo=7, routed)           0.404     9.901    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/RD_DATA[64]
    SLICE_X172Y196       LUT3 (Prop_lut3_I0_O)        0.043     9.944 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/rRAM_reg_0_i_2/O
                         net (fo=2, routed)           0.178    10.121    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/WR_EN
    SLICE_X173Y198       LUT2 (Prop_lut2_I0_O)        0.043    10.164 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/rRAM_reg_0_i_1/O
                         net (fo=41, routed)          0.565    10.729    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/E[0]
    RAMB36_X11Y40        RAMB36E1                                     r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.215    11.191    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/user_clk
    RAMB36_X11Y40        RAMB36E1                                     r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_1/CLKBWRCLK
                         clock pessimism              0.485    11.676    
                         clock uncertainty           -0.065    11.611    
    RAMB36_X11Y40        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.371    11.240    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_1
  -------------------------------------------------------------------
                         required time                         11.240    
                         arrival time                         -10.729    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 2.216ns (67.611%)  route 1.062ns (32.389%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.041ns = ( 11.041 - 4.000 ) 
    Source Clock Delay      (SCD):    7.770ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.321     7.770    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/user_clk
    RAMB36_X11Y43        RAMB36E1                                     r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y43        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[24])
                                                      1.564     9.334 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/DOBDO[24]
                         net (fo=7, routed)           1.062    10.395    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/RD_DATA[64]
    SLICE_X161Y215       LUT4 (Prop_lut4_I2_O)        0.043    10.438 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd[1]_i_4__0/O
                         net (fo=1, routed)           0.000    10.438    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd[1]_i_4__0_n_0
    SLICE_X161Y215       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.695 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[1]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.695    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[1]_i_1__0_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.744 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[5]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.744    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[5]_i_1__0_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.793 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[9]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.793    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[9]_i_1__0_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.842 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[13]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.842    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[13]_i_1__0_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.891 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[17]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.891    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[17]_i_1__0_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.940 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[21]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.940    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[21]_i_1__0_n_0
    SLICE_X161Y221       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107    11.047 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[25]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    11.047    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[25]_i_1__0_n_5
    SLICE_X161Y221       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.065    11.041    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/user_clk
    SLICE_X161Y221       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[27]/C
                         clock pessimism              0.540    11.581    
                         clock uncertainty           -0.065    11.516    
    SLICE_X161Y221       FDRE (Setup_fdre_C_D)        0.048    11.564    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[27]
  -------------------------------------------------------------------
                         required time                         11.564    
                         arrival time                         -11.047    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 2.213ns (67.581%)  route 1.062ns (32.419%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.041ns = ( 11.041 - 4.000 ) 
    Source Clock Delay      (SCD):    7.770ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.321     7.770    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/user_clk
    RAMB36_X11Y43        RAMB36E1                                     r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y43        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[24])
                                                      1.564     9.334 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/DOBDO[24]
                         net (fo=7, routed)           1.062    10.395    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/RD_DATA[64]
    SLICE_X161Y215       LUT4 (Prop_lut4_I2_O)        0.043    10.438 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd[1]_i_4__0/O
                         net (fo=1, routed)           0.000    10.438    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd[1]_i_4__0_n_0
    SLICE_X161Y215       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.695 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[1]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.695    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[1]_i_1__0_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.744 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[5]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.744    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[5]_i_1__0_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.793 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[9]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.793    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[9]_i_1__0_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.842 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[13]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.842    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[13]_i_1__0_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.891 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[17]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.891    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[17]_i_1__0_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.940 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[21]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.940    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[21]_i_1__0_n_0
    SLICE_X161Y221       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    11.044 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[25]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    11.044    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[25]_i_1__0_n_7
    SLICE_X161Y221       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.065    11.041    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/user_clk
    SLICE_X161Y221       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[25]/C
                         clock pessimism              0.540    11.581    
                         clock uncertainty           -0.065    11.516    
    SLICE_X161Y221       FDRE (Setup_fdre_C_D)        0.048    11.564    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[25]
  -------------------------------------------------------------------
                         required time                         11.564    
                         arrival time                         -11.044    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 2.213ns (67.581%)  route 1.062ns (32.419%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.043ns = ( 11.043 - 4.000 ) 
    Source Clock Delay      (SCD):    7.770ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.321     7.770    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/user_clk
    RAMB36_X11Y43        RAMB36E1                                     r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y43        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[24])
                                                      1.564     9.334 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/DOBDO[24]
                         net (fo=7, routed)           1.062    10.395    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/RD_DATA[64]
    SLICE_X161Y215       LUT4 (Prop_lut4_I2_O)        0.043    10.438 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd[1]_i_4__0/O
                         net (fo=1, routed)           0.000    10.438    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd[1]_i_4__0_n_0
    SLICE_X161Y215       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.695 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[1]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.695    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[1]_i_1__0_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.744 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[5]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.744    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[5]_i_1__0_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.793 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[9]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.793    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[9]_i_1__0_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.842 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[13]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.842    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[13]_i_1__0_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.891 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[17]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.891    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[17]_i_1__0_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153    11.044 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[21]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    11.044    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[21]_i_1__0_n_6
    SLICE_X161Y220       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.067    11.043    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/user_clk
    SLICE_X161Y220       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[22]/C
                         clock pessimism              0.540    11.583    
                         clock uncertainty           -0.065    11.518    
    SLICE_X161Y220       FDRE (Setup_fdre_C_D)        0.048    11.566    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[22]
  -------------------------------------------------------------------
                         required time                         11.566    
                         arrival time                         -11.044    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 2.205ns (67.502%)  route 1.062ns (32.498%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.043ns = ( 11.043 - 4.000 ) 
    Source Clock Delay      (SCD):    7.770ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.321     7.770    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/user_clk
    RAMB36_X11Y43        RAMB36E1                                     r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y43        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[24])
                                                      1.564     9.334 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1/DOBDO[24]
                         net (fo=7, routed)           1.062    10.395    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/RD_DATA[64]
    SLICE_X161Y215       LUT4 (Prop_lut4_I2_O)        0.043    10.438 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd[1]_i_4__0/O
                         net (fo=1, routed)           0.000    10.438    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd[1]_i_4__0_n_0
    SLICE_X161Y215       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.695 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[1]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.695    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[1]_i_1__0_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.744 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[5]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.744    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[5]_i_1__0_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.793 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[9]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.793    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[9]_i_1__0_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.842 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[13]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.842    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[13]_i_1__0_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.891 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[17]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.891    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[17]_i_1__0_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    11.036 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[21]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    11.036    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[21]_i_1__0_n_4
    SLICE_X161Y220       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.067    11.043    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/user_clk
    SLICE_X161Y220       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[24]/C
                         clock pessimism              0.540    11.583    
                         clock uncertainty           -0.065    11.518    
    SLICE_X161Y220       FDRE (Setup_fdre_C_D)        0.048    11.566    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/rWordsRecvd_reg[24]
  -------------------------------------------------------------------
                         required time                         11.566    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                  0.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.138ns (30.930%)  route 0.308ns (69.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.489ns
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.686     3.801    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEADDRESSAU[8])
                                                      0.138     3.939 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAU[8]
                         net (fo=1, routed)           0.308     4.248    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSAU[8]
    RAMB36_X12Y49        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.928     4.489    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/CLK_USERCLK1
    RAMB36_X12Y49        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKBWRCLK
                         clock pessimism             -0.446     4.043    
    RAMB36_X12Y49        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     4.226    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                         -4.226    
                         arrival time                           4.248    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.137ns (30.572%)  route 0.311ns (69.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.489ns
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.686     3.801    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEADDRESSAU[6])
                                                      0.137     3.938 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAU[6]
                         net (fo=1, routed)           0.311     4.250    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSAU[6]
    RAMB36_X12Y49        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.928     4.489    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/CLK_USERCLK1
    RAMB36_X12Y49        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKBWRCLK
                         clock pessimism             -0.446     4.043    
    RAMB36_X12Y49        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     4.226    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                         -4.226    
                         arrival time                           4.250    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.116ns (25.518%)  route 0.339ns (74.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.490ns
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.686     3.801    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMREADADDRESSAU[5])
                                                      0.116     3.917 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMREADADDRESSAU[5]
                         net (fo=1, routed)           0.339     4.256    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMREADADDRESSAU[5]
    RAMB36_X12Y49        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.929     4.490    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/CLK_USERCLK1
    RAMB36_X12Y49        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKARDCLK
                         clock pessimism             -0.446     4.044    
    RAMB36_X12Y49        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     4.227    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                         -4.227    
                         arrival time                           4.256    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.131ns (28.577%)  route 0.327ns (71.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.489ns
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.686     3.801    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEADDRESSAU[0])
                                                      0.131     3.932 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAU[0]
                         net (fo=1, routed)           0.327     4.260    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSAU[0]
    RAMB36_X12Y49        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.928     4.489    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/CLK_USERCLK1
    RAMB36_X12Y49        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKBWRCLK
                         clock pessimism             -0.446     4.043    
    RAMB36_X12Y49        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     4.226    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                         -4.226    
                         arrival time                           4.260    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_output/rClear_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/rFinished_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.721%)  route 0.115ns (47.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.435ns
    Source Clock Delay      (SCD):    3.837ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.722     3.837    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_output/user_clk
    SLICE_X189Y199       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_output/rClear_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y199       FDRE (Prop_fdre_C_Q)         0.100     3.937 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_output/rClear_reg[59]/Q
                         net (fo=4, routed)           0.115     4.052    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_input/rClear_reg[63][59]
    SLICE_X191Y200       LUT3 (Prop_lut3_I2_O)        0.028     4.080 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_input/rFinished[59]_i_1/O
                         net (fo=1, routed)           0.000     4.080    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/rFinished0[59]
    SLICE_X191Y200       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/rFinished_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.874     4.435    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/user_clk
    SLICE_X191Y200       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/rFinished_reg[59]/C
                         clock pessimism             -0.454     3.981    
    SLICE_X191Y200       FDRE (Hold_fdre_C_D)         0.060     4.041    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/rFinished_reg[59]
  -------------------------------------------------------------------
                         required time                         -4.041    
                         arrival time                           4.080    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.100ns (21.599%)  route 0.363ns (78.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.489ns
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.686     3.801    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEADDRESSAU[2])
                                                      0.100     3.901 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAU[2]
                         net (fo=1, routed)           0.363     4.264    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSAU[2]
    RAMB36_X12Y49        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.928     4.489    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/CLK_USERCLK1
    RAMB36_X12Y49        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKBWRCLK
                         clock pessimism             -0.446     4.043    
    RAMB36_X12Y49        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     4.226    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                         -4.226    
                         arrival time                           4.264    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.079ns (12.948%)  route 0.531ns (87.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.822ns
    Source Clock Delay      (SCD):    7.215ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     3.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     3.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     5.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.239     7.215    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREQUESTRAM_MIREQUESTRAMWRITEDATA[101])
                                                      0.079     7.294 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMWRITEDATA[101]
                         net (fo=1, routed)           0.531     7.825    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/MIREQUESTRAMWRITEDATA[101]
    RAMB18_X12Y92        RAMB18E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.373     7.822    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/CLK_USERCLK1
    RAMB18_X12Y92        RAMB18E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo/CLKBWRCLK
                         clock pessimism             -0.540     7.282    
    RAMB18_X12Y92        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.503     7.785    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo
  -------------------------------------------------------------------
                         required time                         -7.785    
                         arrival time                           7.825    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.077ns (12.546%)  route 0.537ns (87.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.831ns
    Source Clock Delay      (SCD):    7.211ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     3.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     3.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     5.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.235     7.211    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREPLAYRAM_MIREPLAYRAMWRITEDATA[65])
                                                      0.077     7.288 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREPLAYRAMWRITEDATA[65]
                         net (fo=1, routed)           0.537     7.825    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/MIREPLAYRAMWRITEDATA[65]
    RAMB36_X12Y53        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.382     7.831    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/CLK_USERCLK1
    RAMB36_X12Y53        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/CLKBWRCLK
                         clock pessimism             -0.550     7.281    
    RAMB36_X12Y53        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.503     7.784    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer
  -------------------------------------------------------------------
                         required time                         -7.784    
                         arrival time                           7.825    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo/DIBDI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.150ns (24.242%)  route 0.469ns (75.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.839ns
    Source Clock Delay      (SCD):    7.216ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     3.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     3.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     5.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.240     7.216    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEDATAU[66])
                                                      0.150     7.366 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAU[66]
                         net (fo=2, routed)           0.469     7.835    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[138]
    RAMB36_X12Y51        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo/DIBDI[27]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.390     7.839    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/CLK_USERCLK1
    RAMB36_X12Y51        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo/CLKBWRCLK
                         clock pessimism             -0.550     7.289    
    RAMB36_X12Y51        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[27])
                                                      0.503     7.792    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo
  -------------------------------------------------------------------
                         required time                         -7.792    
                         arrival time                           7.835    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.125ns (20.196%)  route 0.494ns (79.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.839ns
    Source Clock Delay      (SCD):    7.216ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     3.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     3.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     5.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.240     7.216    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_USERCLK1
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEDATAU[49])
                                                      0.125     7.341 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAU[49]
                         net (fo=2, routed)           0.494     7.835    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[121]
    RAMB36_X12Y51        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.390     7.839    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/CLK_USERCLK1
    RAMB36_X12Y51        RAMB36E1                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo/CLKBWRCLK
                         clock pessimism             -0.550     7.289    
    RAMB36_X12Y51        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.503     7.792    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo
  -------------------------------------------------------------------
                         required time                         -7.792    
                         arrival time                           7.835    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin                           Reference Pin                     Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_3_0/USERCLK                  n/a                               4.000         4.000       0.000      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
Min Period        n/a     PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a                               2.000         4.000       2.000      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
Min Period        n/a     PCIE_3_0/CORECLKMICOMPLETIONRAMU  n/a                               2.000         4.000       2.000      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
Min Period        n/a     PCIE_3_0/CORECLKMIREPLAYRAM       n/a                               2.000         4.000       2.000      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
Min Period        n/a     PCIE_3_0/CORECLKMIREQUESTRAM      n/a                               2.000         4.000       2.000      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
Min Period        n/a     RAMB36E1/CLKARDCLK                n/a                               1.893         4.000       2.107      RAMB36_X12Y47    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK                n/a                               1.893         4.000       2.107      RAMB36_X13Y43    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK                n/a                               1.893         4.000       2.107      RAMB36_X12Y42    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK                n/a                               1.893         4.000       2.107      RAMB36_X12Y43    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK                n/a                               1.893         4.000       2.107      RAMB36_X8Y42     control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2                n/a                               213.360       4.000       209.360    MMCME2_ADV_X0Y0  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK                        n/a                               0.674         2.000       1.326      SLICE_X164Y279   control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK                        n/a                               0.674         2.000       1.326      SLICE_X164Y279   control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK                        n/a                               0.674         2.000       1.326      SLICE_X164Y279   control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK                        n/a                               0.674         2.000       1.326      SLICE_X164Y279   control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK                        n/a                               0.674         2.000       1.326      SLICE_X164Y279   control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK                        n/a                               0.674         2.000       1.326      SLICE_X164Y279   control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK                        n/a                               0.674         2.000       1.326      SLICE_X158Y281   control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK                        n/a                               0.674         2.000       1.326      SLICE_X158Y281   control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK                        n/a                               0.674         2.000       1.326      SLICE_X158Y281   control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK                        n/a                               0.674         2.000       1.326      SLICE_X158Y281   control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB_D1/CLK
High Pulse Width  Slow    PCIE_3_0/USERCLK                  n/a                               1.600         2.000       0.400      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
High Pulse Width  Fast    PCIE_3_0/USERCLK                  n/a                               1.600         2.000       0.400      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
High Pulse Width  Slow    PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a                               0.800         2.000       1.200      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
High Pulse Width  Fast    PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a                               0.800         2.000       1.200      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
High Pulse Width  Slow    PCIE_3_0/CORECLKMICOMPLETIONRAMU  n/a                               0.800         2.000       1.200      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
High Pulse Width  Fast    PCIE_3_0/CORECLKMICOMPLETIONRAMU  n/a                               0.800         2.000       1.200      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
High Pulse Width  Slow    PCIE_3_0/CORECLKMIREPLAYRAM       n/a                               0.800         2.000       1.200      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
High Pulse Width  Fast    PCIE_3_0/CORECLKMIREPLAYRAM       n/a                               0.800         2.000       1.200      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
High Pulse Width  Slow    PCIE_3_0/CORECLKMIREQUESTRAM      n/a                               0.800         2.000       1.200      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
High Pulse Width  Fast    PCIE_3_0/CORECLKMIREQUESTRAM      n/a                               0.800         2.000       1.200      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.560         0.470       0.090      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.560         0.464       0.096      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.735         0.420       0.315      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.735         0.414       0.321      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMIREQUESTRAM      0.560         0.199       0.361      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMICOMPLETIONRAML  0.560         0.196       0.364      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMIREPLAYRAM       0.560         0.019       0.541      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMICOMPLETIONRAMU  0.560         0.015       0.545      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/USERCLK                  0.560         0.011       0.549      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMIREQUESTRAM      0.735         0.129       0.606      PCIE3_X0Y1       control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK



---------------------------------------------------------------------------------------------------
From Clock:  xphy_refclk_p
  To Clock:  xphy_refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        0.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.254ns (5.694%)  route 4.207ns (94.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 11.088 - 6.400 ) 
    Source Clock Delay      (SCD):    6.461ns
    Clock Pessimism Removal (CPR):    1.046ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.991     6.461    nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/coreclk
    SLICE_X208Y486       FDRE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y486       FDRE (Prop_fdre_C_Q)         0.254     6.715 r  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/Q
                         net (fo=3, routed)           4.207    10.922    nf_10g_interface_1/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X12Y112       RAMB18E1                                     r  nf_10g_interface_1/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.253    11.088    nf_10g_interface_1/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X12Y112       RAMB18E1                                     r  nf_10g_interface_1/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              1.046    12.134    
                         clock uncertainty           -0.035    12.099    
    RAMB18_X12Y112       RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.489    11.610    nf_10g_interface_1/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.610    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 0.216ns (4.879%)  route 4.211ns (95.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.666ns = ( 11.066 - 6.400 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.989     6.459    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/coreclk
    SLICE_X203Y490       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y490       FDRE (Prop_fdre_C_Q)         0.216     6.675 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/Q
                         net (fo=3, routed)           4.211    10.886    nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X10Y122       RAMB18E1                                     r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.231    11.066    nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X10Y122       RAMB18E1                                     r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              1.120    12.186    
                         clock uncertainty           -0.035    12.151    
    RAMB18_X10Y122       RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.489    11.662    nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.662    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rs_sm/link_fault_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.216ns (4.839%)  route 4.247ns (95.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.666ns = ( 11.066 - 6.400 ) 
    Source Clock Delay      (SCD):    6.406ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.936     6.406    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rs_sm/rx_clk
    SLICE_X181Y496       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rs_sm/link_fault_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y496       FDRE (Prop_fdre_C_Q)         0.216     6.622 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rs_sm/link_fault_reg[1]/Q
                         net (fo=3, routed)           4.247    10.869    nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[9]
    RAMB18_X10Y122       RAMB18E1                                     r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.231    11.066    nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X10Y122       RAMB18E1                                     r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              1.120    12.186    
                         clock uncertainty           -0.035    12.151    
    RAMB18_X10Y122       RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.489    11.662    nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.662    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_test_pattern_error_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.259ns (5.396%)  route 4.541ns (94.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.749ns = ( 11.149 - 6.400 ) 
    Source Clock Delay      (SCD):    6.302ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.832     6.302    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/coreclk
    SLICE_X197Y448       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y448       FDRE (Prop_fdre_C_Q)         0.216     6.518 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=129, routed)         3.946    10.463    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/reset
    SLICE_X212Y322       LUT2 (Prop_lut2_I1_O)        0.043    10.506 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/clear_test_pattern_err_count_reg_i_1/O
                         net (fo=17, routed)          0.596    11.102    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/q_reg[0]
    SLICE_X211Y323       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_test_pattern_error_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.313    11.149    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/coreclk
    SLICE_X211Y323       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_test_pattern_error_count_reg[12]/C
                         clock pessimism              1.120    12.269    
                         clock uncertainty           -0.035    12.233    
    SLICE_X211Y323       FDRE (Setup_fdre_C_R)       -0.295    11.938    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_test_pattern_error_count_reg[12]
  -------------------------------------------------------------------
                         required time                         11.938    
                         arrival time                         -11.102    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_test_pattern_error_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.259ns (5.396%)  route 4.541ns (94.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.749ns = ( 11.149 - 6.400 ) 
    Source Clock Delay      (SCD):    6.302ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.832     6.302    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/coreclk
    SLICE_X197Y448       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y448       FDRE (Prop_fdre_C_Q)         0.216     6.518 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=129, routed)         3.946    10.463    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/reset
    SLICE_X212Y322       LUT2 (Prop_lut2_I1_O)        0.043    10.506 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/clear_test_pattern_err_count_reg_i_1/O
                         net (fo=17, routed)          0.596    11.102    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/q_reg[0]
    SLICE_X211Y323       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_test_pattern_error_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.313    11.149    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/coreclk
    SLICE_X211Y323       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_test_pattern_error_count_reg[13]/C
                         clock pessimism              1.120    12.269    
                         clock uncertainty           -0.035    12.233    
    SLICE_X211Y323       FDRE (Setup_fdre_C_R)       -0.295    11.938    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_test_pattern_error_count_reg[13]
  -------------------------------------------------------------------
                         required time                         11.938    
                         arrival time                         -11.102    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_test_pattern_error_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.259ns (5.396%)  route 4.541ns (94.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.749ns = ( 11.149 - 6.400 ) 
    Source Clock Delay      (SCD):    6.302ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.832     6.302    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/coreclk
    SLICE_X197Y448       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y448       FDRE (Prop_fdre_C_Q)         0.216     6.518 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=129, routed)         3.946    10.463    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/reset
    SLICE_X212Y322       LUT2 (Prop_lut2_I1_O)        0.043    10.506 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/clear_test_pattern_err_count_reg_i_1/O
                         net (fo=17, routed)          0.596    11.102    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/q_reg[0]
    SLICE_X211Y323       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_test_pattern_error_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.313    11.149    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/coreclk
    SLICE_X211Y323       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_test_pattern_error_count_reg[14]/C
                         clock pessimism              1.120    12.269    
                         clock uncertainty           -0.035    12.233    
    SLICE_X211Y323       FDRE (Setup_fdre_C_R)       -0.295    11.938    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_test_pattern_error_count_reg[14]
  -------------------------------------------------------------------
                         required time                         11.938    
                         arrival time                         -11.102    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_test_pattern_error_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.259ns (5.396%)  route 4.541ns (94.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.749ns = ( 11.149 - 6.400 ) 
    Source Clock Delay      (SCD):    6.302ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.832     6.302    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/coreclk
    SLICE_X197Y448       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y448       FDRE (Prop_fdre_C_Q)         0.216     6.518 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=129, routed)         3.946    10.463    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/reset
    SLICE_X212Y322       LUT2 (Prop_lut2_I1_O)        0.043    10.506 r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/clear_test_pattern_err_count_reg_i_1/O
                         net (fo=17, routed)          0.596    11.102    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/q_reg[0]
    SLICE_X211Y323       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_test_pattern_error_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.313    11.149    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/coreclk
    SLICE_X211Y323       FDRE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_test_pattern_error_count_reg[15]/C
                         clock pessimism              1.120    12.269    
                         clock uncertainty           -0.035    12.233    
    SLICE_X211Y323       FDRE (Setup_fdre_C_R)       -0.295    11.938    nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_test_pattern_error_count_reg[15]
  -------------------------------------------------------------------
                         required time                         11.938    
                         arrival time                         -11.102    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.265ns (5.970%)  route 4.174ns (94.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 11.081 - 6.400 ) 
    Source Clock Delay      (SCD):    6.461ns
    Clock Pessimism Removal (CPR):    1.046ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.991     6.461    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/xphy_refclk_n
    SLICE_X202Y499       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y499       FDRE (Prop_fdre_C_Q)         0.216     6.677 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=129, routed)         3.733    10.410    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/reset
    SLICE_X208Y298       LUT2 (Prop_lut2_I1_O)        0.049    10.459 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q[15]_i_1/O
                         net (fo=16, routed)          0.441    10.900    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/SR[0]
    SLICE_X210Y295       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.245    11.081    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/coreclk
    SLICE_X210Y295       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[10]/C
                         clock pessimism              1.046    12.127    
                         clock uncertainty           -0.035    12.091    
    SLICE_X210Y295       FDRE (Setup_fdre_C_R)       -0.354    11.737    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[10]
  -------------------------------------------------------------------
                         required time                         11.737    
                         arrival time                         -10.900    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.265ns (5.970%)  route 4.174ns (94.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 11.081 - 6.400 ) 
    Source Clock Delay      (SCD):    6.461ns
    Clock Pessimism Removal (CPR):    1.046ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.991     6.461    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/xphy_refclk_n
    SLICE_X202Y499       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y499       FDRE (Prop_fdre_C_Q)         0.216     6.677 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=129, routed)         3.733    10.410    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/reset
    SLICE_X208Y298       LUT2 (Prop_lut2_I1_O)        0.049    10.459 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q[15]_i_1/O
                         net (fo=16, routed)          0.441    10.900    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/SR[0]
    SLICE_X210Y295       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.245    11.081    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/coreclk
    SLICE_X210Y295       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[1]/C
                         clock pessimism              1.046    12.127    
                         clock uncertainty           -0.035    12.091    
    SLICE_X210Y295       FDRE (Setup_fdre_C_R)       -0.354    11.737    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[1]
  -------------------------------------------------------------------
                         required time                         11.737    
                         arrival time                         -10.900    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.265ns (5.970%)  route 4.174ns (94.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 11.081 - 6.400 ) 
    Source Clock Delay      (SCD):    6.461ns
    Clock Pessimism Removal (CPR):    1.046ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.991     6.461    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/xphy_refclk_n
    SLICE_X202Y499       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y499       FDRE (Prop_fdre_C_Q)         0.216     6.677 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=129, routed)         3.733    10.410    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/reset
    SLICE_X208Y298       LUT2 (Prop_lut2_I1_O)        0.049    10.459 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/q[15]_i_1/O
                         net (fo=16, routed)          0.441    10.900    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/SR[0]
    SLICE_X210Y295       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.245    11.081    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/coreclk
    SLICE_X210Y295       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[3]/C
                         clock pessimism              1.046    12.127    
                         clock uncertainty           -0.035    12.091    
    SLICE_X210Y295       FDRE (Setup_fdre_C_R)       -0.354    11.737    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q_reg[3]
  -------------------------------------------------------------------
                         required time                         11.737    
                         arrival time                         -10.900    
  -------------------------------------------------------------------
                         slack                                  0.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.107%)  route 0.092ns (41.893%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.264ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       0.932     2.705    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X217Y400       FDCE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y400       FDCE (Prop_fdce_C_Q)         0.100     2.805 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=1, routed)           0.092     2.897    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gic0.gc0.count_d2_reg[3][0]
    SLICE_X218Y399       LUT2 (Prop_lut2_I0_O)        0.028     2.925 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[0]_i_1/O
                         net (fo=1, routed)           0.000     2.925    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[0]
    SLICE_X218Y399       FDCE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.102     3.264    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X218Y399       FDCE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.437     2.827    
    SLICE_X218Y399       FDCE (Hold_fdce_C_D)         0.060     2.887    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.887    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.283ns (67.734%)  route 0.135ns (32.266%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       0.932     2.705    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/coreclk
    SLICE_X218Y449       FDSE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y449       FDSE (Prop_fdse_C_Q)         0.100     2.805 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog_reg[8]/Q
                         net (fo=2, routed)           0.134     2.939    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog_reg[8]
    SLICE_X218Y449       LUT1 (Prop_lut1_I0_O)        0.028     2.967 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog[8]_i_5/O
                         net (fo=1, routed)           0.000     2.967    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog[8]_i_5_n_0
    SLICE_X218Y449       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     3.081 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.082    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog_reg[8]_i_1_n_0
    SLICE_X218Y450       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.123 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.123    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog_reg[12]_i_1_n_7
    SLICE_X218Y450       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.302     3.464    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/coreclk
    SLICE_X218Y450       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog_reg[12]/C
                         clock pessimism             -0.457     3.007    
    SLICE_X218Y450       FDRE (Hold_fdre_C_D)         0.071     3.078    nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/master_watchdog_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.078    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.091ns (42.204%)  route 0.125ns (57.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       0.970     2.743    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_clk
    SLICE_X177Y494       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y494       FDRE (Prop_fdre_C_Q)         0.091     2.834 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_addr_reg[4]/Q
                         net (fo=91, routed)          0.125     2.958    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/ADDRD4
    SLICE_X176Y495       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.259     3.421    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/WCLK
    SLICE_X176Y495       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.664     2.757    
    SLICE_X176Y495       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     2.906    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.091ns (42.204%)  route 0.125ns (57.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       0.970     2.743    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_clk
    SLICE_X177Y494       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y494       FDRE (Prop_fdre_C_Q)         0.091     2.834 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_addr_reg[4]/Q
                         net (fo=91, routed)          0.125     2.958    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/ADDRD4
    SLICE_X176Y495       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.259     3.421    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/WCLK
    SLICE_X176Y495       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMA_D1/CLK
                         clock pessimism             -0.664     2.757    
    SLICE_X176Y495       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     2.906    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.091ns (42.204%)  route 0.125ns (57.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       0.970     2.743    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_clk
    SLICE_X177Y494       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y494       FDRE (Prop_fdre_C_Q)         0.091     2.834 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_addr_reg[4]/Q
                         net (fo=91, routed)          0.125     2.958    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/ADDRD4
    SLICE_X176Y495       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.259     3.421    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/WCLK
    SLICE_X176Y495       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMB/CLK
                         clock pessimism             -0.664     2.757    
    SLICE_X176Y495       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     2.906    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMB
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.091ns (42.204%)  route 0.125ns (57.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       0.970     2.743    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_clk
    SLICE_X177Y494       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y494       FDRE (Prop_fdre_C_Q)         0.091     2.834 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_addr_reg[4]/Q
                         net (fo=91, routed)          0.125     2.958    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/ADDRD4
    SLICE_X176Y495       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.259     3.421    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/WCLK
    SLICE_X176Y495       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMB_D1/CLK
                         clock pessimism             -0.664     2.757    
    SLICE_X176Y495       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     2.906    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.091ns (42.204%)  route 0.125ns (57.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       0.970     2.743    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_clk
    SLICE_X177Y494       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y494       FDRE (Prop_fdre_C_Q)         0.091     2.834 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_addr_reg[4]/Q
                         net (fo=91, routed)          0.125     2.958    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/ADDRD4
    SLICE_X176Y495       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.259     3.421    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/WCLK
    SLICE_X176Y495       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMC/CLK
                         clock pessimism             -0.664     2.757    
    SLICE_X176Y495       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     2.906    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMC
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.091ns (42.204%)  route 0.125ns (57.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       0.970     2.743    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_clk
    SLICE_X177Y494       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y494       FDRE (Prop_fdre_C_Q)         0.091     2.834 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_addr_reg[4]/Q
                         net (fo=91, routed)          0.125     2.958    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/ADDRD4
    SLICE_X176Y495       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.259     3.421    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/WCLK
    SLICE_X176Y495       RAMD32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMC_D1/CLK
                         clock pessimism             -0.664     2.757    
    SLICE_X176Y495       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     2.906    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.091ns (42.204%)  route 0.125ns (57.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       0.970     2.743    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_clk
    SLICE_X177Y494       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y494       FDRE (Prop_fdre_C_Q)         0.091     2.834 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_addr_reg[4]/Q
                         net (fo=91, routed)          0.125     2.958    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/ADDRD4
    SLICE_X176Y495       RAMS32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.259     3.421    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/WCLK
    SLICE_X176Y495       RAMS32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMD/CLK
                         clock pessimism             -0.664     2.757    
    SLICE_X176Y495       RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.149     2.906    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMD
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.091ns (42.204%)  route 0.125ns (57.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       0.970     2.743    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_clk
    SLICE_X177Y494       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y494       FDRE (Prop_fdre_C_Q)         0.091     2.834 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_addr_reg[4]/Q
                         net (fo=91, routed)          0.125     2.958    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/ADDRD4
    SLICE_X176Y495       RAMS32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.259     3.421    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/WCLK
    SLICE_X176Y495       RAMS32                                       r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMD_D1/CLK
                         clock pessimism             -0.664     2.757    
    SLICE_X176Y495       RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.149     2.906    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xphy_refclk_p
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { xphy_refclk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         6.400       0.686      GTHE2_CHANNEL_X1Y38  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         6.400       0.686      GTHE2_CHANNEL_X1Y39  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         6.400       0.686      GTHE2_CHANNEL_X1Y36  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         6.400       0.686      GTHE2_CHANNEL_X1Y37  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            1.663         6.400       4.737      RAMB36_X12Y64        nf_10g_interface_2/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            1.663         6.400       4.737      RAMB36_X13Y64        nf_10g_interface_2/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            1.663         6.400       4.737      RAMB36_X13Y62        nf_10g_interface_2/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            1.663         6.400       4.737      RAMB36_X13Y61        nf_10g_interface_2/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     FIFO36E1/WRCLK        n/a            1.663         6.400       4.737      RAMB36_X11Y89        nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_fifo/WRCLK
Min Period        n/a     FIFO36E1/RDCLK        n/a            1.663         6.400       4.737      RAMB36_X9Y89         nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_fifo/RDCLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X192Y434       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X192Y434       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X192Y434       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X192Y434       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X192Y434       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X192Y434       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.674         3.200       2.526      SLICE_X192Y434       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.674         3.200       2.526      SLICE_X192Y434       nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X162Y475       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X162Y475       nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X186Y408       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X186Y408       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X186Y408       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X186Y408       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X186Y408       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X186Y408       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.674         3.200       2.526      SLICE_X186Y408       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.674         3.200       2.526      SLICE_X186Y408       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X192Y407       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.674         3.200       2.526      SLICE_X192Y407       nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  clk_125mhz_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        4.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.803ns (23.389%)  route 2.630ns (76.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 15.228 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.803     8.627 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          2.630    11.258    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/PIPETXRATE[1]
    SLICE_X218Y202       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.252    15.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X218Y202       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.365    15.593    
                         clock uncertainty           -0.071    15.522    
    SLICE_X218Y202       FDRE (Setup_fdre_C_D)       -0.012    15.510    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.510    
                         arrival time                         -11.258    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.384ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.803ns (24.339%)  route 2.496ns (75.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.226ns = ( 15.226 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.803     8.627 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          2.496    11.124    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/PIPETXRATE[1]
    SLICE_X218Y208       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.250    15.226    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/CLK_DCLK
    SLICE_X218Y208       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.365    15.591    
                         clock uncertainty           -0.071    15.520    
    SLICE_X218Y208       FDRE (Setup_fdre_C_D)       -0.012    15.508    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.508    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                  4.384    

Slack (MET) :             4.679ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.732ns (24.338%)  route 2.276ns (75.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 15.228 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.732     8.556 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=17, routed)          2.276    10.832    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/PIPETXRATE[0]
    SLICE_X218Y202       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.252    15.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X218Y202       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.365    15.593    
                         clock uncertainty           -0.071    15.522    
    SLICE_X218Y202       FDRE (Setup_fdre_C_D)       -0.011    15.511    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.511    
                         arrival time                         -10.832    
  -------------------------------------------------------------------
                         slack                                  4.679    

Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.732ns (24.756%)  route 2.225ns (75.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.226ns = ( 15.226 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.732     8.556 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=17, routed)          2.225    10.781    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/PIPETXRATE[0]
    SLICE_X218Y208       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.250    15.226    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/CLK_DCLK
    SLICE_X218Y208       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.365    15.591    
                         clock uncertainty           -0.071    15.520    
    SLICE_X218Y208       FDRE (Setup_fdre_C_D)       -0.011    15.509    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.509    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.796ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 0.803ns (27.929%)  route 2.072ns (72.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.214ns = ( 15.214 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.803     8.627 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          2.072    10.700    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/PIPETXRATE[1]
    SLICE_X219Y226       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.238    15.214    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/CLK_DCLK
    SLICE_X219Y226       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.365    15.579    
                         clock uncertainty           -0.071    15.508    
    SLICE_X219Y226       FDRE (Setup_fdre_C_D)       -0.012    15.496    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.496    
                         arrival time                         -10.700    
  -------------------------------------------------------------------
                         slack                                  4.796    

Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.803ns (30.342%)  route 1.843ns (69.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.224ns = ( 15.224 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.803     8.627 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          1.843    10.471    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/PIPETXRATE[1]
    SLICE_X217Y238       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.248    15.224    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/CLK_DCLK
    SLICE_X217Y238       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.365    15.589    
                         clock uncertainty           -0.071    15.518    
    SLICE_X217Y238       FDRE (Setup_fdre_C_D)       -0.031    15.487    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.487    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.732ns (29.186%)  route 1.776ns (70.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.222ns = ( 15.222 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.732     8.556 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=17, routed)          1.776    10.332    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/PIPETXRATE[0]
    SLICE_X218Y289       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.246    15.222    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK_DCLK
    SLICE_X218Y289       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.365    15.587    
                         clock uncertainty           -0.071    15.516    
    SLICE_X218Y289       FDRE (Setup_fdre_C_D)       -0.010    15.506    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.506    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.732ns (29.623%)  route 1.739ns (70.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.214ns = ( 15.214 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.732     8.556 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=17, routed)          1.739    10.295    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/PIPETXRATE[0]
    SLICE_X220Y226       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.238    15.214    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/CLK_DCLK
    SLICE_X220Y226       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.365    15.579    
                         clock uncertainty           -0.071    15.508    
    SLICE_X220Y226       FDRE (Setup_fdre_C_D)        0.023    15.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.531    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.803ns (36.528%)  route 1.395ns (63.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.225ns = ( 15.225 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.803     8.627 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          1.395    10.023    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/PIPETXRATE[1]
    SLICE_X217Y252       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.249    15.225    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK_DCLK
    SLICE_X217Y252       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.365    15.590    
                         clock uncertainty           -0.071    15.519    
    SLICE_X217Y252       FDRE (Setup_fdre_C_D)       -0.010    15.509    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.509    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.269ns (13.202%)  route 1.768ns (86.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 15.228 - 8.000 ) 
    Source Clock Delay      (SCD):    7.825ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.376     7.825    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X214Y250       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y250       FDRE (Prop_fdre_C_Q)         0.216     8.041 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=8, routed)           1.385     9.426    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16
    SLICE_X215Y209       LUT2 (Prop_lut2_I0_O)        0.053     9.479 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__6/O
                         net (fo=1, routed)           0.384     9.862    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/DRP_X16
    SLICE_X217Y204       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.252    15.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X217Y204       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.365    15.593    
                         clock uncertainty           -0.071    15.522    
    SLICE_X217Y204       FDRE (Setup_fdre_C_D)       -0.099    15.423    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         15.423    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                  5.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.161ns (38.445%)  route 0.258ns (61.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.452ns
    Source Clock Delay      (SCD):    3.799ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.684     3.799    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X217Y279       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y279       FDRE (Prop_fdre_C_Q)         0.091     3.890 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.258     4.148    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16x20_mode_reg
    SLICE_X217Y278       LUT2 (Prop_lut2_I1_O)        0.070     4.218 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__0/O
                         net (fo=1, routed)           0.000     4.218    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X217Y278       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.891     4.452    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK_DCLK
    SLICE_X217Y278       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.370     4.082    
    SLICE_X217Y278       FDRE (Hold_fdre_C_D)         0.070     4.152    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.152    
                         arrival time                           4.218    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.133ns (29.622%)  route 0.316ns (70.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.691     3.806    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X214Y260       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y260       FDRE (Prop_fdre_C_Q)         0.100     3.906 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.316     4.222    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16_reg_1
    SLICE_X214Y261       LUT2 (Prop_lut2_I1_O)        0.033     4.255 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__2/O
                         net (fo=1, routed)           0.000     4.255    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/DRP_X16
    SLICE_X214Y261       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.901     4.462    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK_DCLK
    SLICE_X214Y261       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.370     4.092    
    SLICE_X214Y261       FDRE (Hold_fdre_C_D)         0.069     4.161    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.161    
                         arrival time                           4.255    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.130ns (31.986%)  route 0.276ns (68.014%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.454ns
    Source Clock Delay      (SCD):    3.799ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.684     3.799    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X214Y279       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y279       FDRE (Prop_fdre_C_Q)         0.100     3.899 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.132     4.031    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_start_reg
    SLICE_X214Y279       LUT2 (Prop_lut2_I1_O)        0.030     4.061 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__1/O
                         net (fo=1, routed)           0.144     4.205    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_START
    SLICE_X214Y280       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.893     4.454    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK_DCLK
    SLICE_X214Y280       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.370     4.084    
    SLICE_X214Y280       FDRE (Hold_fdre_C_D)        -0.008     4.076    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.076    
                         arrival time                           4.205    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.128ns (28.542%)  route 0.320ns (71.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.454ns
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.688     3.803    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X218Y283       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y283       FDRE (Prop_fdre_C_Q)         0.100     3.903 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.179     4.082    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RATE_DRP_X16
    SLICE_X215Y280       LUT2 (Prop_lut2_I1_O)        0.028     4.110 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1/O
                         net (fo=1, routed)           0.142     4.251    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X16
    SLICE_X214Y280       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.893     4.454    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK_DCLK
    SLICE_X214Y280       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.370     4.084    
    SLICE_X214Y280       FDRE (Hold_fdre_C_D)         0.032     4.116    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.116    
                         arrival time                           4.251    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.128ns (26.789%)  route 0.350ns (73.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.472ns
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.693     3.808    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK_RXUSRCLK
    SLICE_X219Y255       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y255       FDRE (Prop_fdre_C_Q)         0.100     3.908 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[3]/Q
                         net (fo=9, routed)           0.076     3.984    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/Q[3]
    SLICE_X218Y255       LUT6 (Prop_lut6_I2_O)        0.028     4.012 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_1/O
                         net (fo=2, routed)           0.273     4.286    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/QPLL_DRP_START
    SLICE_X218Y242       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.911     4.472    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK_DCLK
    SLICE_X218Y242       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism             -0.370     4.102    
    SLICE_X218Y242       FDRE (Hold_fdre_C_D)         0.040     4.142    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.142    
                         arrival time                           4.286    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.118ns (25.109%)  route 0.352ns (74.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.693     3.808    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X212Y250       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y250       FDRE (Prop_fdre_C_Q)         0.118     3.926 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/Q
                         net (fo=1, routed)           0.352     4.278    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst
    SLICE_X213Y251       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.902     4.463    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_DCLK
    SLICE_X213Y251       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism             -0.370     4.093    
    SLICE_X213Y251       FDRE (Hold_fdre_C_D)         0.039     4.132    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.132    
                         arrival time                           4.278    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.129ns (28.963%)  route 0.316ns (71.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.468ns
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.704     3.819    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X214Y237       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y237       FDRE (Prop_fdre_C_Q)         0.100     3.919 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.131     4.050    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16_reg_3
    SLICE_X214Y237       LUT2 (Prop_lut2_I1_O)        0.029     4.079 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__4/O
                         net (fo=1, routed)           0.185     4.264    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/DRP_X16
    SLICE_X216Y235       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.907     4.468    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/CLK_DCLK
    SLICE_X216Y235       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.370     4.098    
    SLICE_X216Y235       FDRE (Hold_fdre_C_D)         0.018     4.116    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.116    
                         arrival time                           4.264    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.128ns (27.720%)  route 0.334ns (72.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.459ns
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.693     3.808    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK_RXUSRCLK
    SLICE_X219Y255       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y255       FDRE (Prop_fdre_C_Q)         0.100     3.908 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[3]/Q
                         net (fo=9, routed)           0.076     3.984    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/Q[3]
    SLICE_X218Y255       LUT6 (Prop_lut6_I2_O)        0.028     4.012 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_1/O
                         net (fo=2, routed)           0.257     4.270    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/QPLL_DRP_START
    SLICE_X218Y263       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.898     4.459    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK_DCLK
    SLICE_X218Y263       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism             -0.370     4.089    
    SLICE_X218Y263       FDRE (Hold_fdre_C_D)         0.032     4.121    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.121    
                         arrival time                           4.270    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.128ns (25.648%)  route 0.371ns (74.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.471ns
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.704     3.819    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X214Y212       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y212       FDRE (Prop_fdre_C_Q)         0.100     3.919 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.225     4.144    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16x20_mode_reg_4
    SLICE_X216Y212       LUT2 (Prop_lut2_I1_O)        0.028     4.172 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__5/O
                         net (fo=1, routed)           0.146     4.318    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X216Y211       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.910     4.471    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/CLK_DCLK
    SLICE_X216Y211       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.370     4.101    
    SLICE_X216Y211       FDRE (Hold_fdre_C_D)         0.059     4.160    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.160    
                         arrival time                           4.318    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_START_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.128ns (25.483%)  route 0.374ns (74.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.694     3.809    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X214Y251       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_START_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y251       FDRE (Prop_fdre_C_Q)         0.100     3.909 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_START_reg/Q
                         net (fo=8, routed)           0.234     4.143    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_start
    SLICE_X214Y259       LUT2 (Prop_lut2_I0_O)        0.028     4.171 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__2/O
                         net (fo=1, routed)           0.140     4.311    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/DRP_START
    SLICE_X216Y261       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.901     4.462    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK_DCLK
    SLICE_X216Y261       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.370     4.092    
    SLICE_X216Y261       FDRE (Hold_fdre_C_D)         0.059     4.151    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.151    
                         arrival time                           4.311    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y1
  To Clock:  clk_125mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        6.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.216ns (15.079%)  route 1.216ns (84.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.224ns = ( 15.224 - 8.000 ) 
    Source Clock Delay      (SCD):    7.971ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.522     7.971    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X217Y198       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y198       FDRE (Prop_fdre_C_Q)         0.216     8.187 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.216     9.403    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[7]
    SLICE_X215Y236       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.248    15.224    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X215Y236       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[7]/C
                         clock pessimism              0.365    15.589    
                         clock uncertainty           -0.071    15.518    
    SLICE_X215Y236       FDRE (Setup_fdre_C_D)       -0.011    15.507    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         15.507    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.216ns (15.924%)  route 1.140ns (84.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.216ns = ( 15.216 - 8.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK_DCLK
    SLICE_X215Y292       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y292       FDRE (Prop_fdre_C_Q)         0.216     8.040 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.140     9.180    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[0]
    SLICE_X215Y269       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.240    15.216    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X215Y269       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.365    15.581    
                         clock uncertainty           -0.071    15.510    
    SLICE_X215Y269       FDRE (Setup_fdre_C_D)       -0.011    15.499    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.499    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.216ns (17.845%)  route 0.994ns (82.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.226ns = ( 15.226 - 8.000 ) 
    Source Clock Delay      (SCD):    7.815ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.366     7.815    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/CLK_DCLK
    SLICE_X215Y210       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y210       FDRE (Prop_fdre_C_Q)         0.216     8.031 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.994     9.025    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[6]
    SLICE_X215Y241       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.250    15.226    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X215Y241       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[6]/C
                         clock pessimism              0.365    15.591    
                         clock uncertainty           -0.071    15.520    
    SLICE_X215Y241       FDRE (Setup_fdre_C_D)       -0.011    15.509    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         15.509    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.216ns (18.006%)  route 0.984ns (81.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 15.228 - 8.000 ) 
    Source Clock Delay      (SCD):    7.800ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.351     7.800    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/CLK_DCLK
    SLICE_X217Y225       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y225       FDRE (Prop_fdre_C_Q)         0.216     8.016 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.984     9.000    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[5]
    SLICE_X215Y246       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.252    15.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X215Y246       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/C
                         clock pessimism              0.365    15.593    
                         clock uncertainty           -0.071    15.522    
    SLICE_X215Y246       FDRE (Setup_fdre_C_D)       -0.002    15.520    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         15.520    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  6.520    

Slack (MET) :             6.545ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.216ns (18.862%)  route 0.929ns (81.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.216ns = ( 15.216 - 8.000 ) 
    Source Clock Delay      (SCD):    7.809ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.360     7.809    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK_DCLK
    SLICE_X214Y277       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y277       FDRE (Prop_fdre_C_Q)         0.216     8.025 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.929     8.954    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[1]
    SLICE_X214Y269       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.240    15.216    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X214Y269       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism              0.365    15.581    
                         clock uncertainty           -0.071    15.510    
    SLICE_X214Y269       FDRE (Setup_fdre_C_D)       -0.011    15.499    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.499    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                  6.545    

Slack (MET) :             6.605ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.216ns (19.631%)  route 0.884ns (80.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 15.228 - 8.000 ) 
    Source Clock Delay      (SCD):    7.804ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.355     7.804    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK_DCLK
    SLICE_X218Y221       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y221       FDRE (Prop_fdre_C_Q)         0.216     8.020 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.884     8.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/done_reg[1]
    SLICE_X219Y248       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.252    15.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK_RXUSRCLK
    SLICE_X219Y248       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism              0.365    15.593    
                         clock uncertainty           -0.071    15.522    
    SLICE_X219Y248       FDRE (Setup_fdre_C_D)       -0.012    15.510    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.510    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  6.605    

Slack (MET) :             6.674ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.216ns (21.171%)  route 0.804ns (78.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 15.228 - 8.000 ) 
    Source Clock Delay      (SCD):    7.817ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.368     7.817    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/CLK_DCLK
    SLICE_X217Y241       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y241       FDRE (Prop_fdre_C_Q)         0.216     8.033 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.804     8.837    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[4]
    SLICE_X215Y247       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.252    15.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X215Y247       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[4]/C
                         clock pessimism              0.365    15.593    
                         clock uncertainty           -0.071    15.522    
    SLICE_X215Y247       FDRE (Setup_fdre_C_D)       -0.011    15.511    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         15.511    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                  6.674    

Slack (MET) :             6.729ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.216ns (22.541%)  route 0.742ns (77.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.220ns = ( 15.220 - 8.000 ) 
    Source Clock Delay      (SCD):    7.826ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.377     7.826    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK_DCLK
    SLICE_X217Y254       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y254       FDRE (Prop_fdre_C_Q)         0.216     8.042 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.742     8.784    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[3]
    SLICE_X215Y264       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.244    15.220    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X215Y264       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/C
                         clock pessimism              0.365    15.585    
                         clock uncertainty           -0.071    15.514    
    SLICE_X215Y264       FDRE (Setup_fdre_C_D)       -0.001    15.513    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.513    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  6.729    

Slack (MET) :             6.819ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.216ns (25.264%)  route 0.639ns (74.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.228ns = ( 15.228 - 8.000 ) 
    Source Clock Delay      (SCD):    7.817ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.368     7.817    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/CLK_DCLK
    SLICE_X217Y241       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y241       FDRE (Prop_fdre_C_Q)         0.216     8.033 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.639     8.672    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/RATE_DRP_DONE
    SLICE_X217Y247       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.252    15.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X217Y247       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.365    15.593    
                         clock uncertainty           -0.071    15.522    
    SLICE_X217Y247       FDRE (Setup_fdre_C_D)       -0.031    15.491    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         15.491    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  6.819    

Slack (MET) :             6.827ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.216ns (25.291%)  route 0.638ns (74.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.218ns = ( 15.218 - 8.000 ) 
    Source Clock Delay      (SCD):    7.819ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         1.370     7.819    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK_DCLK
    SLICE_X217Y264       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y264       FDRE (Prop_fdre_C_Q)         0.216     8.035 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.638     8.673    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y266       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.242    15.218    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X215Y266       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.365    15.583    
                         clock uncertainty           -0.071    15.512    
    SLICE_X215Y266       FDRE (Setup_fdre_C_D)       -0.012    15.500    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         15.500    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  6.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.100ns (26.146%)  route 0.282ns (73.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.457ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.682     3.797    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK_DCLK
    SLICE_X217Y272       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y272       FDRE (Prop_fdre_C_Q)         0.100     3.897 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.282     4.179    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/done_reg[0]
    SLICE_X217Y266       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.896     4.457    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK_RXUSRCLK
    SLICE_X217Y266       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.370     4.087    
    SLICE_X217Y266       FDRE (Hold_fdre_C_D)         0.039     4.126    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                           4.179    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.100ns (25.190%)  route 0.297ns (74.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.471ns
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.705     3.820    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/CLK_DCLK
    SLICE_X215Y210       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y210       FDRE (Prop_fdre_C_Q)         0.100     3.920 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.297     4.217    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y211       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.910     4.471    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X215Y211       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.370     4.101    
    SLICE_X215Y211       FDRE (Hold_fdre_C_D)         0.039     4.140    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.140    
                         arrival time                           4.217    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.100ns (24.839%)  route 0.303ns (75.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    3.804ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.689     3.804    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK_DCLK
    SLICE_X217Y264       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y264       FDRE (Prop_fdre_C_Q)         0.100     3.904 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.303     4.207    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[2]
    SLICE_X215Y265       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.897     4.458    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK_RXUSRCLK
    SLICE_X215Y265       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/C
                         clock pessimism             -0.370     4.088    
    SLICE_X215Y265       FDRE (Hold_fdre_C_D)         0.039     4.127    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.127    
                         arrival time                           4.207    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.100ns (23.737%)  route 0.321ns (76.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.693     3.808    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK_DCLK
    SLICE_X217Y254       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y254       FDRE (Prop_fdre_C_Q)         0.100     3.908 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.321     4.229    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y258       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.902     4.463    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X215Y258       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.370     4.093    
    SLICE_X215Y258       FDRE (Hold_fdre_C_D)         0.039     4.132    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.132    
                         arrival time                           4.229    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.100ns (27.641%)  route 0.262ns (72.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.473ns
    Source Clock Delay      (SCD):    3.875ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.760     3.875    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/CLK_DCLK
    SLICE_X217Y198       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y198       FDRE (Prop_fdre_C_Q)         0.100     3.975 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.262     4.237    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/RATE_DRP_DONE
    SLICE_X216Y204       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.912     4.473    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X216Y204       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.370     4.103    
    SLICE_X216Y204       FDRE (Hold_fdre_C_D)         0.032     4.135    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.135    
                         arrival time                           4.237    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.100ns (23.530%)  route 0.325ns (76.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.706     3.821    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/CLK_DCLK
    SLICE_X217Y241       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y241       FDRE (Prop_fdre_C_Q)         0.100     3.921 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.325     4.246    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/RATE_DRP_DONE
    SLICE_X217Y247       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.913     4.474    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X217Y247       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.370     4.104    
    SLICE_X217Y247       FDRE (Hold_fdre_C_D)         0.038     4.142    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.142    
                         arrival time                           4.246    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.100ns (23.239%)  route 0.330ns (76.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.469ns
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.694     3.809    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/CLK_DCLK
    SLICE_X217Y225       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y225       FDRE (Prop_fdre_C_Q)         0.100     3.909 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.330     4.239    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/RATE_DRP_DONE
    SLICE_X216Y237       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.908     4.469    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X216Y237       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.370     4.099    
    SLICE_X216Y237       FDRE (Hold_fdre_C_D)         0.032     4.131    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.131    
                         arrival time                           4.239    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.100ns (23.475%)  route 0.326ns (76.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.451ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.682     3.797    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK_DCLK
    SLICE_X214Y277       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y277       FDRE (Prop_fdre_C_Q)         0.100     3.897 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.326     4.223    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/RATE_DRP_DONE
    SLICE_X213Y279       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.890     4.451    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X213Y279       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.370     4.081    
    SLICE_X213Y279       FDRE (Hold_fdre_C_D)         0.032     4.113    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.113    
                         arrival time                           4.223    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.100ns (23.039%)  route 0.334ns (76.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.457ns
    Source Clock Delay      (SCD):    3.804ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.689     3.804    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK_DCLK
    SLICE_X217Y264       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y264       FDRE (Prop_fdre_C_Q)         0.100     3.904 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.334     4.238    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y266       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.896     4.457    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X215Y266       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.370     4.087    
    SLICE_X215Y266       FDRE (Hold_fdre_C_D)         0.032     4.119    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.119    
                         arrival time                           4.238    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.100ns (22.777%)  route 0.339ns (77.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.460ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=820, routed)         0.692     3.807    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK_DCLK
    SLICE_X215Y292       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y292       FDRE (Prop_fdre_C_Q)         0.100     3.907 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.339     4.246    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y287       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.899     4.460    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/CLK_RXUSRCLK
    SLICE_X215Y287       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.370     4.090    
    SLICE_X215Y287       FDRE (Hold_fdre_C_D)         0.032     4.122    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -4.122    
                         arrival time                           4.246    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  clk_125mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        2.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - userclk1 rise@4.000ns)
  Data Path Delay:        1.193ns  (logic 0.216ns (18.112%)  route 0.977ns (81.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.224ns = ( 15.224 - 8.000 ) 
    Source Clock Delay      (SCD):    7.804ns = ( 11.804 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     7.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     7.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560    10.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    10.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.355    11.804    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_USERCLK1
    SLICE_X193Y241       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y241       FDRE (Prop_fdre_C_Q)         0.216    12.020 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           0.977    12.997    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X209Y241       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.248    15.224    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X209Y241       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism              0.365    15.589    
                         clock uncertainty           -0.191    15.398    
    SLICE_X209Y241       FDRE (Setup_fdre_C_D)       -0.011    15.387    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                         15.387    
                         arrival time                         -12.997    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.408ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - userclk1 rise@4.000ns)
  Data Path Delay:        1.166ns  (logic 0.216ns (18.528%)  route 0.950ns (81.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.215ns = ( 15.215 - 8.000 ) 
    Source Clock Delay      (SCD):    7.804ns = ( 11.804 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     7.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     7.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560    10.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    10.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.355    11.804    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_USERCLK1
    SLICE_X193Y240       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y240       FDRE (Prop_fdre_C_Q)         0.216    12.020 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=2, routed)           0.950    12.970    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change
    SLICE_X195Y240       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379    11.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.460    13.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.239    15.215    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X195Y240       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism              0.365    15.580    
                         clock uncertainty           -0.191    15.389    
    SLICE_X195Y240       FDRE (Setup_fdre_C_D)       -0.011    15.378    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                         15.378    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                  2.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.100ns (15.954%)  route 0.527ns (84.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.695     3.810    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_USERCLK1
    SLICE_X193Y240       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y240       FDRE (Prop_fdre_C_Q)         0.100     3.910 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=2, routed)           0.527     4.437    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change
    SLICE_X195Y240       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.901     4.462    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X195Y240       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism             -0.370     4.092    
                         clock uncertainty            0.191     4.283    
    SLICE_X195Y240       FDRE (Hold_fdre_C_D)         0.032     4.315    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                         -4.315    
                         arrival time                           4.437    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.100ns (13.936%)  route 0.618ns (86.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.469ns
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.695     3.810    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_USERCLK1
    SLICE_X193Y241       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y241       FDRE (Prop_fdre_C_Q)         0.100     3.910 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           0.618     4.528    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X209Y241       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.908     4.469    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X209Y241       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism             -0.370     4.099    
                         clock uncertainty            0.191     4.290    
    SLICE_X209Y241       FDRE (Hold_fdre_C_D)         0.032     4.322    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                         -4.322    
                         arrival time                           4.528    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  clk_250mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        2.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.397ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.216ns (18.112%)  route 0.977ns (81.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.224ns = ( 11.224 - 4.000 ) 
    Source Clock Delay      (SCD):    7.804ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.355     7.804    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_USERCLK1
    SLICE_X193Y241       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y241       FDRE (Prop_fdre_C_Q)         0.216     8.020 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           0.977     8.997    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X209Y241       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.248    11.224    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X209Y241       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism              0.365    11.589    
                         clock uncertainty           -0.185    11.404    
    SLICE_X209Y241       FDRE (Setup_fdre_C_D)       -0.011    11.393    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                         11.393    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.414ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.216ns (18.528%)  route 0.950ns (81.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.215ns = ( 11.215 - 4.000 ) 
    Source Clock Delay      (SCD):    7.804ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.355     7.804    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_USERCLK1
    SLICE_X193Y240       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y240       FDRE (Prop_fdre_C_Q)         0.216     8.020 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=2, routed)           0.950     8.970    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change
    SLICE_X195Y240       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.239    11.215    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X195Y240       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism              0.365    11.580    
                         clock uncertainty           -0.185    11.395    
    SLICE_X195Y240       FDRE (Setup_fdre_C_D)       -0.011    11.384    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                         11.384    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  2.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.100ns (15.954%)  route 0.527ns (84.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.695     3.810    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_USERCLK1
    SLICE_X193Y240       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y240       FDRE (Prop_fdre_C_Q)         0.100     3.910 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=2, routed)           0.527     4.437    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change
    SLICE_X195Y240       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.901     4.462    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X195Y240       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism             -0.370     4.092    
                         clock uncertainty            0.185     4.277    
    SLICE_X195Y240       FDRE (Hold_fdre_C_D)         0.032     4.309    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                         -4.309    
                         arrival time                           4.437    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.100ns (13.936%)  route 0.618ns (86.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.469ns
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.695     3.810    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_USERCLK1
    SLICE_X193Y241       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y241       FDRE (Prop_fdre_C_Q)         0.100     3.910 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           0.618     4.528    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X209Y241       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.908     4.469    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_RXUSRCLK
    SLICE_X209Y241       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism             -0.370     4.099    
                         clock uncertainty            0.185     4.284    
    SLICE_X209Y241       FDRE (Hold_fdre_C_D)         0.032     4.316    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                         -4.316    
                         arrival time                           4.528    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.815ns (46.486%)  route 0.938ns (53.514%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.216ns = ( 11.216 - 4.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.729     8.553 f  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           0.844     9.398    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/EQ_TXEQ_CONTROL[0]
    SLICE_X194Y242       LUT6 (Prop_lut6_I2_O)        0.043     9.441 f  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.094     9.535    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X194Y242       LUT4 (Prop_lut4_I0_O)        0.043     9.578 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000     9.578    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1_n_0
    SLICE_X194Y242       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.240    11.216    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_USERCLK1
    SLICE_X194Y242       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism              0.365    11.581    
                         clock uncertainty           -0.191    11.390    
    SLICE_X194Y242       FDRE (Setup_fdre_C_D)        0.031    11.421    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                         11.421    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                  1.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.336ns (36.996%)  route 0.572ns (63.004%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.693     3.808    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.280     4.088 f  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           0.518     4.607    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/EQ_TXEQ_CONTROL[0]
    SLICE_X194Y242       LUT6 (Prop_lut6_I2_O)        0.028     4.635 f  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.054     4.689    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X194Y242       LUT4 (Prop_lut4_I0_O)        0.028     4.717 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000     4.717    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1_n_0
    SLICE_X194Y242       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.901     4.462    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_USERCLK1
    SLICE_X194Y242       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism             -0.370     4.092    
                         clock uncertainty            0.191     4.283    
    SLICE_X194Y242       FDRE (Hold_fdre_C_D)         0.060     4.343    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                         -4.343    
                         arrival time                           4.717    
  -------------------------------------------------------------------
                         slack                                  0.373    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.815ns (46.486%)  route 0.938ns (53.514%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.216ns = ( 11.216 - 4.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.375     7.824    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.729     8.553 f  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           0.844     9.398    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/EQ_TXEQ_CONTROL[0]
    SLICE_X194Y242       LUT6 (Prop_lut6_I2_O)        0.043     9.441 f  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.094     9.535    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X194Y242       LUT4 (Prop_lut4_I0_O)        0.043     9.578 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000     9.578    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1_n_0
    SLICE_X194Y242       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.240    11.216    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_USERCLK1
    SLICE_X194Y242       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism              0.365    11.581    
                         clock uncertainty           -0.185    11.396    
    SLICE_X194Y242       FDRE (Setup_fdre_C_D)        0.031    11.427    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                         11.427    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                  1.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.336ns (36.996%)  route 0.572ns (63.004%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.462ns
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.693     3.808    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/CLK_RXUSRCLK
    PCIE3_X0Y1           PCIE_3_0                                     r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.280     4.088 f  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           0.518     4.607    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/EQ_TXEQ_CONTROL[0]
    SLICE_X194Y242       LUT6 (Prop_lut6_I2_O)        0.028     4.635 f  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.054     4.689    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X194Y242       LUT4 (Prop_lut4_I0_O)        0.028     4.717 r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000     4.717    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1_n_0
    SLICE_X194Y242       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.901     4.462    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/CLK_USERCLK1
    SLICE_X194Y242       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism             -0.370     4.092    
                         clock uncertainty            0.185     4.277    
    SLICE_X194Y242       FDRE (Hold_fdre_C_D)         0.060     4.337    control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                         -4.337    
                         arrival time                           4.717    
  -------------------------------------------------------------------
                         slack                                  0.380    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axi_clk
  To Clock:  axi_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.389ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.319ns (22.635%)  route 1.090ns (77.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.116ns = ( 11.116 - 10.000 ) 
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.180     1.180    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/m_aclk
    SLICE_X161Y277       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y277       FDRE (Prop_fdre_C_Q)         0.198     1.378 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.432     1.810    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X161Y277       LUT2 (Prop_lut2_I1_O)        0.121     1.931 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.658     2.589    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X166Y278       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.116    11.116    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X166Y278       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.077    11.193    
                         clock uncertainty           -0.035    11.158    
    SLICE_X166Y278       FDPE (Recov_fdpe_C_PRE)     -0.179    10.979    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -2.589    
  -------------------------------------------------------------------
                         slack                                  8.389    

Slack (MET) :             8.469ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.319ns (24.012%)  route 1.010ns (75.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.115ns = ( 11.115 - 10.000 ) 
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.180     1.180    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/m_aclk
    SLICE_X161Y277       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y277       FDRE (Prop_fdre_C_Q)         0.198     1.378 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.432     1.810    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X161Y277       LUT2 (Prop_lut2_I1_O)        0.121     1.931 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.577     2.509    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X166Y277       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.115    11.115    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X166Y277       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.077    11.192    
                         clock uncertainty           -0.035    11.157    
    SLICE_X166Y277       FDPE (Recov_fdpe_C_PRE)     -0.179    10.978    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                          -2.509    
  -------------------------------------------------------------------
                         slack                                  8.469    

Slack (MET) :             8.509ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.319ns (25.559%)  route 0.929ns (74.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.063ns = ( 11.063 - 10.000 ) 
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.177     1.177    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/m_aclk
    SLICE_X155Y276       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y276       FDRE (Prop_fdre_C_Q)         0.198     1.375 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.432     1.807    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X155Y276       LUT2 (Prop_lut2_I1_O)        0.121     1.928 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.497     2.425    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X157Y282       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.063    11.063    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X157Y282       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.077    11.140    
                         clock uncertainty           -0.035    11.105    
    SLICE_X157Y282       FDPE (Recov_fdpe_C_PRE)     -0.171    10.934    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.934    
                         arrival time                          -2.425    
  -------------------------------------------------------------------
                         slack                                  8.509    

Slack (MET) :             8.509ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.319ns (25.559%)  route 0.929ns (74.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.063ns = ( 11.063 - 10.000 ) 
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.177     1.177    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/m_aclk
    SLICE_X155Y276       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y276       FDRE (Prop_fdre_C_Q)         0.198     1.375 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.432     1.807    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X155Y276       LUT2 (Prop_lut2_I1_O)        0.121     1.928 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.497     2.425    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X157Y282       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.063    11.063    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X157Y282       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.077    11.140    
                         clock uncertainty           -0.035    11.105    
    SLICE_X157Y282       FDPE (Recov_fdpe_C_PRE)     -0.171    10.934    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.934    
                         arrival time                          -2.425    
  -------------------------------------------------------------------
                         slack                                  8.509    

Slack (MET) :             8.509ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.319ns (25.559%)  route 0.929ns (74.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.063ns = ( 11.063 - 10.000 ) 
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.177     1.177    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/m_aclk
    SLICE_X155Y276       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y276       FDRE (Prop_fdre_C_Q)         0.198     1.375 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.432     1.807    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X155Y276       LUT2 (Prop_lut2_I1_O)        0.121     1.928 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.497     2.425    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X157Y282       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.063    11.063    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X157Y282       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.077    11.140    
                         clock uncertainty           -0.035    11.105    
    SLICE_X157Y282       FDPE (Recov_fdpe_C_PRE)     -0.171    10.934    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.934    
                         arrival time                          -2.425    
  -------------------------------------------------------------------
                         slack                                  8.509    

Slack (MET) :             8.629ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.351ns (30.795%)  route 0.789ns (69.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.171ns = ( 11.171 - 10.000 ) 
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.292     1.292    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/s_aclk
    SLICE_X174Y273       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y273       FDRE (Prop_fdre_C_Q)         0.232     1.524 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.441     1.965    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X174Y273       LUT2 (Prop_lut2_I1_O)        0.119     2.084 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.347     2.432    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X174Y271       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.171    11.171    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X174Y271       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.104    11.275    
                         clock uncertainty           -0.035    11.240    
    SLICE_X174Y271       FDPE (Recov_fdpe_C_PRE)     -0.179    11.061    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.061    
                         arrival time                          -2.432    
  -------------------------------------------------------------------
                         slack                                  8.629    

Slack (MET) :             8.629ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.351ns (30.795%)  route 0.789ns (69.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.171ns = ( 11.171 - 10.000 ) 
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.292     1.292    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/s_aclk
    SLICE_X174Y273       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y273       FDRE (Prop_fdre_C_Q)         0.232     1.524 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.441     1.965    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X174Y273       LUT2 (Prop_lut2_I1_O)        0.119     2.084 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.347     2.432    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X174Y271       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.171    11.171    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X174Y271       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.104    11.275    
                         clock uncertainty           -0.035    11.240    
    SLICE_X174Y271       FDPE (Recov_fdpe_C_PRE)     -0.179    11.061    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.061    
                         arrival time                          -2.432    
  -------------------------------------------------------------------
                         slack                                  8.629    

Slack (MET) :             8.629ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.351ns (30.795%)  route 0.789ns (69.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.171ns = ( 11.171 - 10.000 ) 
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.292     1.292    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/s_aclk
    SLICE_X174Y273       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y273       FDRE (Prop_fdre_C_Q)         0.232     1.524 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.441     1.965    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X174Y273       LUT2 (Prop_lut2_I1_O)        0.119     2.084 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.347     2.432    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X174Y271       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.171    11.171    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X174Y271       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.104    11.275    
                         clock uncertainty           -0.035    11.240    
    SLICE_X174Y271       FDPE (Recov_fdpe_C_PRE)     -0.179    11.061    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.061    
                         arrival time                          -2.432    
  -------------------------------------------------------------------
                         slack                                  8.629    

Slack (MET) :             8.657ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.319ns (27.869%)  route 0.826ns (72.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.111ns = ( 11.111 - 10.000 ) 
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.180     1.180    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/m_aclk
    SLICE_X161Y277       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y277       FDRE (Prop_fdre_C_Q)         0.198     1.378 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.432     1.810    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X161Y277       LUT2 (Prop_lut2_I1_O)        0.121     1.931 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.393     2.325    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X163Y278       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.111    11.111    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X163Y278       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.077    11.188    
                         clock uncertainty           -0.035    11.153    
    SLICE_X163Y278       FDPE (Recov_fdpe_C_PRE)     -0.171    10.982    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -2.325    
  -------------------------------------------------------------------
                         slack                                  8.657    

Slack (MET) :             8.712ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.351ns (33.225%)  route 0.705ns (66.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.118ns = ( 11.118 - 10.000 ) 
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.237     1.237    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/m_aclk
    SLICE_X166Y272       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y272       FDRE (Prop_fdre_C_Q)         0.232     1.469 r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.441     1.910    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X166Y272       LUT2 (Prop_lut2_I1_O)        0.119     2.029 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.264     2.293    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X166Y270       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    10.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         1.118    11.118    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X166Y270       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.102    11.220    
                         clock uncertainty           -0.035    11.185    
    SLICE_X166Y270       FDPE (Recov_fdpe_C_PRE)     -0.179    11.006    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.006    
                         arrival time                          -2.293    
  -------------------------------------------------------------------
                         slack                                  8.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.107ns (55.201%)  route 0.087ns (44.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.566     0.566    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X160Y276       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y276       FDPE (Prop_fdpe_C_Q)         0.107     0.673 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.087     0.760    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X160Y277       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.773     0.773    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X160Y277       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.194     0.579    
    SLICE_X160Y277       FDPE (Remov_fdpe_C_PRE)     -0.088     0.491    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.091ns (41.842%)  route 0.126ns (58.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.769ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.565     0.565    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X153Y276       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y276       FDPE (Prop_fdpe_C_Q)         0.091     0.656 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.126     0.782    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X154Y276       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.769     0.769    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X154Y276       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.193     0.576    
    SLICE_X154Y276       FDPE (Remov_fdpe_C_PRE)     -0.090     0.486    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.107ns (44.606%)  route 0.133ns (55.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.639     0.639    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X176Y272       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y272       FDPE (Prop_fdpe_C_Q)         0.107     0.746 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.133     0.879    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X175Y273       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.843     0.843    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X175Y273       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.173     0.670    
    SLICE_X175Y273       FDPE (Remov_fdpe_C_PRE)     -0.108     0.562    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.091ns (40.745%)  route 0.132ns (59.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.600     0.600    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X167Y273       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y273       FDPE (Prop_fdpe_C_Q)         0.091     0.691 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.132     0.823    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X167Y272       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.806     0.806    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X167Y272       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.193     0.613    
    SLICE_X167Y272       FDPE (Remov_fdpe_C_PRE)     -0.110     0.503    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.107ns (41.453%)  route 0.151ns (58.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.612     0.612    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X172Y272       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y272       FDPE (Prop_fdpe_C_Q)         0.107     0.719 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.151     0.870    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X173Y272       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.819     0.819    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X173Y272       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.196     0.623    
    SLICE_X173Y272       FDPE (Remov_fdpe_C_PRE)     -0.108     0.515    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.107ns (41.453%)  route 0.151ns (58.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.612     0.612    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X172Y272       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y272       FDPE (Prop_fdpe_C_Q)         0.107     0.719 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.151     0.870    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X173Y272       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.819     0.819    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X173Y272       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.196     0.623    
    SLICE_X173Y272       FDPE (Remov_fdpe_C_PRE)     -0.108     0.515    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.423%)  route 0.214ns (62.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.601     0.601    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X167Y272       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y272       FDPE (Prop_fdpe_C_Q)         0.100     0.701 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.089     0.790    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X166Y272       LUT2 (Prop_lut2_I0_O)        0.028     0.818 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.125     0.943    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X166Y270       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.808     0.808    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X166Y270       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.193     0.615    
    SLICE_X166Y270       FDPE (Remov_fdpe_C_PRE)     -0.052     0.563    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.423%)  route 0.214ns (62.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.601     0.601    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X167Y272       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y272       FDPE (Prop_fdpe_C_Q)         0.100     0.701 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.089     0.790    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X166Y272       LUT2 (Prop_lut2_I0_O)        0.028     0.818 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.125     0.943    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X166Y270       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.808     0.808    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X166Y270       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.193     0.615    
    SLICE_X166Y270       FDPE (Remov_fdpe_C_PRE)     -0.052     0.563    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.423%)  route 0.214ns (62.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.601     0.601    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X167Y272       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y272       FDPE (Prop_fdpe_C_Q)         0.100     0.701 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.089     0.790    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X166Y272       LUT2 (Prop_lut2_I0_O)        0.028     0.818 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.125     0.943    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X166Y270       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.808     0.808    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X166Y270       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.193     0.615    
    SLICE_X166Y270       FDPE (Remov_fdpe_C_PRE)     -0.052     0.563    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.649%)  route 0.252ns (66.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.637     0.637    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X175Y273       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y273       FDPE (Prop_fdpe_C_Q)         0.100     0.737 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.089     0.826    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X174Y273       LUT2 (Prop_lut2_I0_O)        0.028     0.854 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.163     1.017    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X174Y271       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  axi_lite_bufg0/O
                         net (fo=712, routed)         0.846     0.846    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X174Y271       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.195     0.651    
    SLICE_X174Y271       FDPE (Remov_fdpe_C_PRE)     -0.052     0.599    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.599    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.418    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_200
  To Clock:  clk_200

Setup :            0  Failing Endpoints,  Worst Slack        1.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_lite_sm.araddr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.259ns (9.535%)  route 2.457ns (90.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 6.139 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.466     1.466    proc_sys_reset_i/U0/slowest_sync_clk
    SLICE_X177Y347       FDRE                                         r  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y347       FDRE (Prop_fdre_C_Q)         0.216     1.682 r  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          1.745     3.427    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_aresetn
    SLICE_X172Y299       LUT1 (Prop_lut1_I0_O)        0.043     3.470 f  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxi_lite_sm.aw_ready_r_i_2/O
                         net (fo=33, routed)          0.713     4.182    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/AR[0]
    SLICE_X170Y291       FDCE                                         f  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_lite_sm.araddr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.139     6.139    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_aclk
    SLICE_X170Y291       FDCE                                         r  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_lite_sm.araddr_reg_reg[0]/C
                         clock pessimism              0.012     6.151    
                         clock uncertainty           -0.035     6.116    
    SLICE_X170Y291       FDCE (Recov_fdce_C_CLR)     -0.206     5.910    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_lite_sm.araddr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.910    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_lite_sm.araddr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.259ns (9.535%)  route 2.457ns (90.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 6.139 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.466     1.466    proc_sys_reset_i/U0/slowest_sync_clk
    SLICE_X177Y347       FDRE                                         r  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y347       FDRE (Prop_fdre_C_Q)         0.216     1.682 r  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          1.745     3.427    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_aresetn
    SLICE_X172Y299       LUT1 (Prop_lut1_I0_O)        0.043     3.470 f  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxi_lite_sm.aw_ready_r_i_2/O
                         net (fo=33, routed)          0.713     4.182    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/AR[0]
    SLICE_X170Y291       FDCE                                         f  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_lite_sm.araddr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.139     6.139    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_aclk
    SLICE_X170Y291       FDCE                                         r  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_lite_sm.araddr_reg_reg[1]/C
                         clock pessimism              0.012     6.151    
                         clock uncertainty           -0.035     6.116    
    SLICE_X170Y291       FDCE (Recov_fdce_C_CLR)     -0.206     5.910    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_lite_sm.araddr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.910    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_lite_sm.araddr_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.259ns (9.535%)  route 2.457ns (90.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 6.139 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.466     1.466    proc_sys_reset_i/U0/slowest_sync_clk
    SLICE_X177Y347       FDRE                                         r  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y347       FDRE (Prop_fdre_C_Q)         0.216     1.682 r  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          1.745     3.427    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_aresetn
    SLICE_X172Y299       LUT1 (Prop_lut1_I0_O)        0.043     3.470 f  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxi_lite_sm.aw_ready_r_i_2/O
                         net (fo=33, routed)          0.713     4.182    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/AR[0]
    SLICE_X170Y291       FDCE                                         f  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_lite_sm.araddr_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.139     6.139    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_aclk
    SLICE_X170Y291       FDCE                                         r  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_lite_sm.araddr_reg_reg[6]/C
                         clock pessimism              0.012     6.151    
                         clock uncertainty           -0.035     6.116    
    SLICE_X170Y291       FDCE (Recov_fdce_C_CLR)     -0.206     5.910    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_lite_sm.araddr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          5.910    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_lite_sm.araddr_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.259ns (9.535%)  route 2.457ns (90.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 6.139 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.466     1.466    proc_sys_reset_i/U0/slowest_sync_clk
    SLICE_X177Y347       FDRE                                         r  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y347       FDRE (Prop_fdre_C_Q)         0.216     1.682 r  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          1.745     3.427    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_aresetn
    SLICE_X172Y299       LUT1 (Prop_lut1_I0_O)        0.043     3.470 f  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxi_lite_sm.aw_ready_r_i_2/O
                         net (fo=33, routed)          0.713     4.182    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/AR[0]
    SLICE_X170Y291       FDCE                                         f  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_lite_sm.araddr_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.139     6.139    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_aclk
    SLICE_X170Y291       FDCE                                         r  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_lite_sm.araddr_reg_reg[9]/C
                         clock pessimism              0.012     6.151    
                         clock uncertainty           -0.035     6.116    
    SLICE_X170Y291       FDCE (Recov_fdce_C_CLR)     -0.206     5.910    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_lite_sm.araddr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          5.910    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.729ns  (required time - arrival time)
  Source:                 proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_lite_sm.araddr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.259ns (9.542%)  route 2.455ns (90.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 6.139 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.466     1.466    proc_sys_reset_i/U0/slowest_sync_clk
    SLICE_X177Y347       FDRE                                         r  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y347       FDRE (Prop_fdre_C_Q)         0.216     1.682 r  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          1.745     3.427    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_aresetn
    SLICE_X172Y299       LUT1 (Prop_lut1_I0_O)        0.043     3.470 f  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxi_lite_sm.aw_ready_r_i_2/O
                         net (fo=33, routed)          0.711     4.180    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/AR[0]
    SLICE_X171Y291       FDCE                                         f  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_lite_sm.araddr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.139     6.139    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_aclk
    SLICE_X171Y291       FDCE                                         r  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_lite_sm.araddr_reg_reg[2]/C
                         clock pessimism              0.012     6.151    
                         clock uncertainty           -0.035     6.116    
    SLICE_X171Y291       FDCE (Recov_fdce_C_CLR)     -0.206     5.910    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_lite_sm.araddr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.910    
                         arrival time                          -4.180    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.729ns  (required time - arrival time)
  Source:                 proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_lite_sm.araddr_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.259ns (9.542%)  route 2.455ns (90.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 6.139 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.466     1.466    proc_sys_reset_i/U0/slowest_sync_clk
    SLICE_X177Y347       FDRE                                         r  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y347       FDRE (Prop_fdre_C_Q)         0.216     1.682 r  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          1.745     3.427    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_aresetn
    SLICE_X172Y299       LUT1 (Prop_lut1_I0_O)        0.043     3.470 f  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxi_lite_sm.aw_ready_r_i_2/O
                         net (fo=33, routed)          0.711     4.180    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/AR[0]
    SLICE_X171Y291       FDCE                                         f  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_lite_sm.araddr_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.139     6.139    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_aclk
    SLICE_X171Y291       FDCE                                         r  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_lite_sm.araddr_reg_reg[7]/C
                         clock pessimism              0.012     6.151    
                         clock uncertainty           -0.035     6.116    
    SLICE_X171Y291       FDCE (Recov_fdce_C_CLR)     -0.206     5.910    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_lite_sm.araddr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.910    
                         arrival time                          -4.180    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[1]/CLR
                            (recovery check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.259ns (10.272%)  route 2.262ns (89.728%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 6.140 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.466     1.466    proc_sys_reset_i/U0/slowest_sync_clk
    SLICE_X177Y347       FDRE                                         r  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y347       FDRE (Prop_fdre_C_Q)         0.216     1.682 r  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          1.745     3.427    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_aresetn
    SLICE_X172Y299       LUT1 (Prop_lut1_I0_O)        0.043     3.470 f  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxi_lite_sm.aw_ready_r_i_2/O
                         net (fo=33, routed)          0.518     3.987    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/AR[0]
    SLICE_X171Y293       FDCE                                         f  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.140     6.140    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X171Y293       FDCE                                         r  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[1]/C
                         clock pessimism              0.012     6.152    
                         clock uncertainty           -0.035     6.117    
    SLICE_X171Y293       FDCE (Recov_fdce_C_CLR)     -0.206     5.911    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                          5.911    
                         arrival time                          -3.987    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[4]/CLR
                            (recovery check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.259ns (10.272%)  route 2.262ns (89.728%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 6.140 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.466     1.466    proc_sys_reset_i/U0/slowest_sync_clk
    SLICE_X177Y347       FDRE                                         r  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y347       FDRE (Prop_fdre_C_Q)         0.216     1.682 r  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          1.745     3.427    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_aresetn
    SLICE_X172Y299       LUT1 (Prop_lut1_I0_O)        0.043     3.470 f  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxi_lite_sm.aw_ready_r_i_2/O
                         net (fo=33, routed)          0.518     3.987    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/AR[0]
    SLICE_X171Y293       FDCE                                         f  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.140     6.140    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X171Y293       FDCE                                         r  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[4]/C
                         clock pessimism              0.012     6.152    
                         clock uncertainty           -0.035     6.117    
    SLICE_X171Y293       FDCE (Recov_fdce_C_CLR)     -0.206     5.911    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                          5.911    
                         arrival time                          -3.987    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[6]/CLR
                            (recovery check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.259ns (10.272%)  route 2.262ns (89.728%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 6.140 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.466     1.466    proc_sys_reset_i/U0/slowest_sync_clk
    SLICE_X177Y347       FDRE                                         r  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y347       FDRE (Prop_fdre_C_Q)         0.216     1.682 r  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          1.745     3.427    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_aresetn
    SLICE_X172Y299       LUT1 (Prop_lut1_I0_O)        0.043     3.470 f  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxi_lite_sm.aw_ready_r_i_2/O
                         net (fo=33, routed)          0.518     3.987    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/AR[0]
    SLICE_X171Y293       FDCE                                         f  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.140     6.140    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X171Y293       FDCE                                         r  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[6]/C
                         clock pessimism              0.012     6.152    
                         clock uncertainty           -0.035     6.117    
    SLICE_X171Y293       FDCE (Recov_fdce_C_CLR)     -0.206     5.911    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[6]
  -------------------------------------------------------------------
                         required time                          5.911    
                         arrival time                          -3.987    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[5]/CLR
                            (recovery check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.259ns (10.331%)  route 2.248ns (89.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 6.141 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.466     1.466    proc_sys_reset_i/U0/slowest_sync_clk
    SLICE_X177Y347       FDRE                                         r  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y347       FDRE (Prop_fdre_C_Q)         0.216     1.682 r  proc_sys_reset_i/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=40, routed)          1.745     3.427    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_aresetn
    SLICE_X172Y299       LUT1 (Prop_lut1_I0_O)        0.043     3.470 f  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxi_lite_sm.aw_ready_r_i_2/O
                         net (fo=33, routed)          0.503     3.973    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/AR[0]
    SLICE_X171Y294       FDCE                                         f  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.141     6.141    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X171Y294       FDCE                                         r  identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[5]/C
                         clock pessimism              0.012     6.153    
                         clock uncertainty           -0.035     6.118    
    SLICE_X171Y294       FDCE (Recov_fdce_C_CLR)     -0.206     5.912    identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                          5.912    
                         arrival time                          -3.973    
  -------------------------------------------------------------------
                         slack                                  1.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.107ns (47.496%)  route 0.118ns (52.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.101ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       0.932     0.932    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X220Y401       FDPE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y401       FDPE (Prop_fdpe_C_Q)         0.107     1.039 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.118     1.157    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X221Y395       FDPE                                         f  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.101     1.101    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X221Y395       FDPE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.048     1.053    
    SLICE_X221Y395       FDPE (Remov_fdpe_C_PRE)     -0.108     0.945    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.091ns (40.186%)  route 0.135ns (59.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.115ns
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       0.845     0.845    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X163Y410       FDPE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y410       FDPE (Prop_fdpe_C_Q)         0.091     0.936 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.135     1.071    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X164Y410       FDPE                                         f  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.115     1.115    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X164Y410       FDPE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.233     0.882    
    SLICE_X164Y410       FDPE (Remov_fdpe_C_PRE)     -0.090     0.792    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.091ns (40.186%)  route 0.135ns (59.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.115ns
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       0.845     0.845    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X163Y410       FDPE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y410       FDPE (Prop_fdpe_C_Q)         0.091     0.936 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.135     1.071    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X164Y410       FDPE                                         f  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.115     1.115    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X164Y410       FDPE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.233     0.882    
    SLICE_X164Y410       FDPE (Remov_fdpe_C_PRE)     -0.090     0.792    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.091ns (40.186%)  route 0.135ns (59.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.115ns
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       0.845     0.845    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X163Y410       FDPE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y410       FDPE (Prop_fdpe_C_Q)         0.091     0.936 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.135     1.071    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X164Y410       FDPE                                         f  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.115     1.115    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X164Y410       FDPE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.233     0.882    
    SLICE_X164Y410       FDPE (Remov_fdpe_C_PRE)     -0.090     0.792    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.091ns (40.186%)  route 0.135ns (59.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.115ns
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       0.845     0.845    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X163Y410       FDPE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y410       FDPE (Prop_fdpe_C_Q)         0.091     0.936 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.135     1.071    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X164Y410       FDPE                                         f  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.115     1.115    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X164Y410       FDPE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.233     0.882    
    SLICE_X164Y410       FDPE (Remov_fdpe_C_PRE)     -0.090     0.792    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.796%)  route 0.095ns (51.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       0.864     0.864    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X173Y401       FDPE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y401       FDPE (Prop_fdpe_C_Q)         0.091     0.955 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.095     1.050    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X173Y402       FDPE                                         f  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.133     1.133    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X173Y402       FDPE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.255     0.878    
    SLICE_X173Y402       FDPE (Remov_fdpe_C_PRE)     -0.110     0.768    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.796%)  route 0.095ns (51.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       0.864     0.864    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X173Y401       FDPE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y401       FDPE (Prop_fdpe_C_Q)         0.091     0.955 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.095     1.050    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X173Y402       FDPE                                         f  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       1.133     1.133    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X173Y402       FDPE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.255     0.878    
    SLICE_X173Y402       FDPE (Remov_fdpe_C_PRE)     -0.110     0.768    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.091ns (40.745%)  route 0.132ns (59.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       0.645     0.645    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X153Y189       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y189       FDPE (Prop_fdpe_C_Q)         0.091     0.736 f  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.132     0.868    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X152Y188       FDPE                                         f  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       0.867     0.867    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X152Y188       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.208     0.659    
    SLICE_X152Y188       FDPE (Remov_fdpe_C_PRE)     -0.090     0.569    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.091ns (40.745%)  route 0.132ns (59.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       0.645     0.645    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X153Y189       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y189       FDPE (Prop_fdpe_C_Q)         0.091     0.736 f  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.132     0.868    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X152Y188       FDPE                                         f  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       0.867     0.867    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X152Y188       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.208     0.659    
    SLICE_X152Y188       FDPE (Remov_fdpe_C_PRE)     -0.090     0.569    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.091ns (40.745%)  route 0.132ns (59.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       0.645     0.645    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X153Y189       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y189       FDPE (Prop_fdpe_C_Q)         0.091     0.736 f  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.132     0.868    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X152Y188       FDPE                                         f  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 r  axi_clocking_i/clk_wiz_i/inst/clkout1_buf/O
                         net (fo=12152, routed)       0.867     0.867    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X152Y188       FDPE                                         r  control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.208     0.659    
    SLICE_X152Y188       FDPE (Remov_fdpe_C_PRE)     -0.090     0.569    control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.299    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.257ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
                            (recovery check against rising-edge clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.198ns (39.229%)  route 0.307ns (60.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns = ( 7.028 - 3.103 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.558 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.999     4.557    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X221Y496       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y496       FDRE (Prop_fdre_C_Q)         0.198     4.755 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.307     5.062    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2
    SLICE_X221Y495       FDCE                                         f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.453 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.575     7.028    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I22
    SLICE_X221Y495       FDCE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/C
                         clock pessimism              0.609     7.637    
                         clock uncertainty           -0.035     7.602    
    SLICE_X221Y495       FDCE (Recov_fdce_C_CLR)     -0.283     7.319    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                          7.319    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                  2.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
                            (removal check against rising-edge clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.091ns (37.490%)  route 0.152ns (62.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.528 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.011     2.539    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X221Y496       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y496       FDRE (Prop_fdre_C_Q)         0.091     2.630 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.152     2.782    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2
    SLICE_X221Y495       FDCE                                         f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.629 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=705, routed)         1.301     2.930    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I22
    SLICE_X221Y495       FDCE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/C
                         clock pessimism             -0.377     2.553    
    SLICE_X221Y495       FDCE (Remov_fdce_C_CLR)     -0.105     2.448    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.334    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.394ns (20.122%)  route 1.564ns (79.878%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.219ns = ( 11.219 - 4.000 ) 
    Source Clock Delay      (SCD):    7.816ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.367     7.816    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/CLK_RXUSRCLK
    SLICE_X210Y243       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y243       FDRE (Prop_fdre_C_Q)         0.232     8.048 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.420     8.468    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_lane[5].pipe_user_i/p_2_in
    SLICE_X210Y244       LUT4 (Prop_lut4_I2_O)        0.119     8.587 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/phy_rdy_int/i_/O
                         net (fo=1, routed)           0.728     9.315    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg_2
    SLICE_X210Y262       LUT5 (Prop_lut5_I4_O)        0.043     9.358 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.416     9.774    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i_n_979
    SLICE_X211Y262       FDPE                                         f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.243    11.219    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/CLK_USERCLK1
    SLICE_X211Y262       FDPE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism              0.365    11.584    
                         clock uncertainty           -0.191    11.393    
    SLICE_X211Y262       FDPE (Recov_fdpe_C_PRE)     -0.171    11.222    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         11.222    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.394ns (20.122%)  route 1.564ns (79.878%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.219ns = ( 11.219 - 4.000 ) 
    Source Clock Delay      (SCD):    7.816ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.367     7.816    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/CLK_RXUSRCLK
    SLICE_X210Y243       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y243       FDRE (Prop_fdre_C_Q)         0.232     8.048 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.420     8.468    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_lane[5].pipe_user_i/p_2_in
    SLICE_X210Y244       LUT4 (Prop_lut4_I2_O)        0.119     8.587 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/phy_rdy_int/i_/O
                         net (fo=1, routed)           0.728     9.315    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg_2
    SLICE_X210Y262       LUT5 (Prop_lut5_I4_O)        0.043     9.358 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.416     9.774    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i_n_979
    SLICE_X211Y262       FDPE                                         f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.243    11.219    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/CLK_USERCLK1
    SLICE_X211Y262       FDPE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                         clock pessimism              0.365    11.584    
                         clock uncertainty           -0.191    11.393    
    SLICE_X211Y262       FDPE (Recov_fdpe_C_PRE)     -0.171    11.222    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                         11.222    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  1.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.173ns (31.799%)  route 0.371ns (68.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    3.802ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.687     3.802    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/CLK_RXUSRCLK
    SLICE_X210Y266       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y266       FDRE (Prop_fdre_C_Q)         0.107     3.909 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.171     4.080    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg_1
    SLICE_X210Y262       LUT5 (Prop_lut5_I3_O)        0.066     4.146 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.200     4.346    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i_n_979
    SLICE_X211Y262       FDPE                                         f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.897     4.458    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/CLK_USERCLK1
    SLICE_X211Y262       FDPE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism             -0.370     4.088    
                         clock uncertainty            0.191     4.279    
    SLICE_X211Y262       FDPE (Remov_fdpe_C_PRE)     -0.072     4.207    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.207    
                         arrival time                           4.346    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.173ns (31.799%)  route 0.371ns (68.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    3.802ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.687     3.802    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/CLK_RXUSRCLK
    SLICE_X210Y266       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y266       FDRE (Prop_fdre_C_Q)         0.107     3.909 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.171     4.080    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg_1
    SLICE_X210Y262       LUT5 (Prop_lut5_I3_O)        0.066     4.146 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.200     4.346    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i_n_979
    SLICE_X211Y262       FDPE                                         f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.897     4.458    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/CLK_USERCLK1
    SLICE_X211Y262       FDPE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                         clock pessimism             -0.370     4.088    
                         clock uncertainty            0.191     4.279    
    SLICE_X211Y262       FDPE (Remov_fdpe_C_PRE)     -0.072     4.207    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.207    
                         arrival time                           4.346    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.394ns (20.122%)  route 1.564ns (79.878%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.219ns = ( 11.219 - 4.000 ) 
    Source Clock Delay      (SCD):    7.816ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.367     7.816    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/CLK_RXUSRCLK
    SLICE_X210Y243       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y243       FDRE (Prop_fdre_C_Q)         0.232     8.048 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.420     8.468    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_lane[5].pipe_user_i/p_2_in
    SLICE_X210Y244       LUT4 (Prop_lut4_I2_O)        0.119     8.587 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/phy_rdy_int/i_/O
                         net (fo=1, routed)           0.728     9.315    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg_2
    SLICE_X210Y262       LUT5 (Prop_lut5_I4_O)        0.043     9.358 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.416     9.774    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i_n_979
    SLICE_X211Y262       FDPE                                         f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.243    11.219    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/CLK_USERCLK1
    SLICE_X211Y262       FDPE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism              0.365    11.584    
                         clock uncertainty           -0.185    11.399    
    SLICE_X211Y262       FDPE (Recov_fdpe_C_PRE)     -0.171    11.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         11.228    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.394ns (20.122%)  route 1.564ns (79.878%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.219ns = ( 11.219 - 4.000 ) 
    Source Clock Delay      (SCD):    7.816ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        1.367     7.816    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/CLK_RXUSRCLK
    SLICE_X210Y243       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y243       FDRE (Prop_fdre_C_Q)         0.232     8.048 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.420     8.468    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_lane[5].pipe_user_i/p_2_in
    SLICE_X210Y244       LUT4 (Prop_lut4_I2_O)        0.119     8.587 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/phy_rdy_int/i_/O
                         net (fo=1, routed)           0.728     9.315    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg_2
    SLICE_X210Y262       LUT5 (Prop_lut5_I4_O)        0.043     9.358 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.416     9.774    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i_n_979
    SLICE_X211Y262       FDPE                                         f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.243    11.219    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/CLK_USERCLK1
    SLICE_X211Y262       FDPE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                         clock pessimism              0.365    11.584    
                         clock uncertainty           -0.185    11.399    
    SLICE_X211Y262       FDPE (Recov_fdpe_C_PRE)     -0.171    11.228    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                         11.228    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  1.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.173ns (31.799%)  route 0.371ns (68.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    3.802ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.687     3.802    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/CLK_RXUSRCLK
    SLICE_X210Y266       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y266       FDRE (Prop_fdre_C_Q)         0.107     3.909 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.171     4.080    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg_1
    SLICE_X210Y262       LUT5 (Prop_lut5_I3_O)        0.066     4.146 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.200     4.346    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i_n_979
    SLICE_X211Y262       FDPE                                         f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.897     4.458    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/CLK_USERCLK1
    SLICE_X211Y262       FDPE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism             -0.370     4.088    
                         clock uncertainty            0.185     4.273    
    SLICE_X211Y262       FDPE (Remov_fdpe_C_PRE)     -0.072     4.201    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.201    
                         arrival time                           4.346    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.173ns (31.799%)  route 0.371ns (68.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    3.802ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2354, routed)        0.687     3.802    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/CLK_RXUSRCLK
    SLICE_X210Y266       FDRE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y266       FDRE (Prop_fdre_C_Q)         0.107     3.909 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.171     4.080    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg_1
    SLICE_X210Y262       LUT5 (Prop_lut5_I3_O)        0.066     4.146 f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.200     4.346    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i_n_979
    SLICE_X211Y262       FDPE                                         f  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.897     4.458    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/CLK_USERCLK1
    SLICE_X211Y262       FDPE                                         r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                         clock pessimism             -0.370     4.088    
                         clock uncertainty            0.185     4.273    
    SLICE_X211Y262       FDPE (Remov_fdpe_C_PRE)     -0.072     4.201    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.201    
                         arrival time                           4.346    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/rRst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.254ns (10.078%)  route 2.266ns (89.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.037ns = ( 11.037 - 4.000 ) 
    Source Clock Delay      (SCD):    7.697ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.248     7.697    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/user_clk
    SLICE_X168Y245       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/rRst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y245       FDRE (Prop_fdre_C_Q)         0.254     7.951 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/rRst_reg_replica/Q
                         net (fo=77, routed)          2.266    10.217    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SS[0]_repN_alias
    SLICE_X159Y272       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.061    11.037    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X159Y272       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.473    11.510    
                         clock uncertainty           -0.065    11.445    
    SLICE_X159Y272       FDPE (Recov_fdpe_C_PRE)     -0.171    11.274    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.274    
                         arrival time                         -10.217    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/rRst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.254ns (10.078%)  route 2.266ns (89.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.037ns = ( 11.037 - 4.000 ) 
    Source Clock Delay      (SCD):    7.697ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.248     7.697    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/user_clk
    SLICE_X168Y245       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/rRst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y245       FDRE (Prop_fdre_C_Q)         0.254     7.951 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/rRst_reg_replica/Q
                         net (fo=77, routed)          2.266    10.217    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SS[0]_repN_alias
    SLICE_X159Y272       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.061    11.037    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X159Y272       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.473    11.510    
                         clock uncertainty           -0.065    11.445    
    SLICE_X159Y272       FDPE (Recov_fdpe_C_PRE)     -0.171    11.274    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.274    
                         arrival time                         -10.217    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.120ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtrP1_reg[4]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.259ns (10.934%)  route 2.110ns (89.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.026ns = ( 11.026 - 4.000 ) 
    Source Clock Delay      (SCD):    7.683ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.234     7.683    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/user_clk
    SLICE_X163Y233       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y233       FDRE (Prop_fdre_C_Q)         0.216     7.899 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone_reg/Q
                         net (fo=2, routed)           0.927     8.826    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone
    SLICE_X158Y253       LUT5 (Prop_lut5_I3_O)        0.043     8.869 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rRdValid_i_1/O
                         net (fo=89, routed)          1.182    10.052    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/AR[0]
    SLICE_X130Y265       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtrP1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.050    11.026    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/user_clk
    SLICE_X130Y265       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtrP1_reg[4]/C
                         clock pessimism              0.473    11.499    
                         clock uncertainty           -0.065    11.434    
    SLICE_X130Y265       FDCE (Recov_fdce_C_CLR)     -0.263    11.171    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtrP1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.171    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.120ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtrP1_reg[6]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.259ns (10.934%)  route 2.110ns (89.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.026ns = ( 11.026 - 4.000 ) 
    Source Clock Delay      (SCD):    7.683ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.234     7.683    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/user_clk
    SLICE_X163Y233       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y233       FDRE (Prop_fdre_C_Q)         0.216     7.899 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone_reg/Q
                         net (fo=2, routed)           0.927     8.826    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone
    SLICE_X158Y253       LUT5 (Prop_lut5_I3_O)        0.043     8.869 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rRdValid_i_1/O
                         net (fo=89, routed)          1.182    10.052    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/AR[0]
    SLICE_X130Y265       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtrP1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.050    11.026    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/user_clk
    SLICE_X130Y265       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtrP1_reg[6]/C
                         clock pessimism              0.473    11.499    
                         clock uncertainty           -0.065    11.434    
    SLICE_X130Y265       FDCE (Recov_fdce_C_CLR)     -0.263    11.171    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtrP1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.171    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtrP1_reg[5]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.259ns (10.939%)  route 2.109ns (89.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.028ns = ( 11.028 - 4.000 ) 
    Source Clock Delay      (SCD):    7.683ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.234     7.683    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/user_clk
    SLICE_X163Y233       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y233       FDRE (Prop_fdre_C_Q)         0.216     7.899 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone_reg/Q
                         net (fo=2, routed)           0.927     8.826    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone
    SLICE_X158Y253       LUT5 (Prop_lut5_I3_O)        0.043     8.869 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rRdValid_i_1/O
                         net (fo=89, routed)          1.181    10.051    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/AR[0]
    SLICE_X130Y263       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtrP1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.052    11.028    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/user_clk
    SLICE_X130Y263       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtrP1_reg[5]/C
                         clock pessimism              0.473    11.501    
                         clock uncertainty           -0.065    11.436    
    SLICE_X130Y263       FDCE (Recov_fdce_C_CLR)     -0.263    11.173    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtrP1_reg[5]
  -------------------------------------------------------------------
                         required time                         11.173    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rBinP1_reg[5]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.259ns (10.934%)  route 2.110ns (89.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.026ns = ( 11.026 - 4.000 ) 
    Source Clock Delay      (SCD):    7.683ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.234     7.683    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/user_clk
    SLICE_X163Y233       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y233       FDRE (Prop_fdre_C_Q)         0.216     7.899 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone_reg/Q
                         net (fo=2, routed)           0.927     8.826    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone
    SLICE_X158Y253       LUT5 (Prop_lut5_I3_O)        0.043     8.869 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rRdValid_i_1/O
                         net (fo=89, routed)          1.182    10.052    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/AR[0]
    SLICE_X130Y265       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rBinP1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.050    11.026    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/user_clk
    SLICE_X130Y265       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rBinP1_reg[5]/C
                         clock pessimism              0.473    11.499    
                         clock uncertainty           -0.065    11.434    
    SLICE_X130Y265       FDCE (Recov_fdce_C_CLR)     -0.229    11.205    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rBinP1_reg[5]
  -------------------------------------------------------------------
                         required time                         11.205    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rBinP1_reg[7]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.259ns (10.934%)  route 2.110ns (89.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.026ns = ( 11.026 - 4.000 ) 
    Source Clock Delay      (SCD):    7.683ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.234     7.683    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/user_clk
    SLICE_X163Y233       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y233       FDRE (Prop_fdre_C_Q)         0.216     7.899 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone_reg/Q
                         net (fo=2, routed)           0.927     8.826    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone
    SLICE_X158Y253       LUT5 (Prop_lut5_I3_O)        0.043     8.869 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rRdValid_i_1/O
                         net (fo=89, routed)          1.182    10.052    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/AR[0]
    SLICE_X130Y265       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rBinP1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.050    11.026    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/user_clk
    SLICE_X130Y265       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rBinP1_reg[7]/C
                         clock pessimism              0.473    11.499    
                         clock uncertainty           -0.065    11.434    
    SLICE_X130Y265       FDCE (Recov_fdce_C_CLR)     -0.229    11.205    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rBinP1_reg[7]
  -------------------------------------------------------------------
                         required time                         11.205    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtrP1_reg[8]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.259ns (10.934%)  route 2.110ns (89.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.026ns = ( 11.026 - 4.000 ) 
    Source Clock Delay      (SCD):    7.683ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.234     7.683    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/user_clk
    SLICE_X163Y233       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y233       FDRE (Prop_fdre_C_Q)         0.216     7.899 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone_reg/Q
                         net (fo=2, routed)           0.927     8.826    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone
    SLICE_X158Y253       LUT5 (Prop_lut5_I3_O)        0.043     8.869 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rRdValid_i_1/O
                         net (fo=89, routed)          1.182    10.052    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/AR[0]
    SLICE_X130Y265       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtrP1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.050    11.026    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/user_clk
    SLICE_X130Y265       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtrP1_reg[8]/C
                         clock pessimism              0.473    11.499    
                         clock uncertainty           -0.065    11.434    
    SLICE_X130Y265       FDCE (Recov_fdce_C_CLR)     -0.229    11.205    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtrP1_reg[8]
  -------------------------------------------------------------------
                         required time                         11.205    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtrP1_reg[9]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.259ns (10.934%)  route 2.110ns (89.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.026ns = ( 11.026 - 4.000 ) 
    Source Clock Delay      (SCD):    7.683ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.234     7.683    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/user_clk
    SLICE_X163Y233       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y233       FDRE (Prop_fdre_C_Q)         0.216     7.899 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone_reg/Q
                         net (fo=2, routed)           0.927     8.826    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone
    SLICE_X158Y253       LUT5 (Prop_lut5_I3_O)        0.043     8.869 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rRdValid_i_1/O
                         net (fo=89, routed)          1.182    10.052    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/AR[0]
    SLICE_X130Y265       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtrP1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.050    11.026    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/user_clk
    SLICE_X130Y265       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtrP1_reg[9]/C
                         clock pessimism              0.473    11.499    
                         clock uncertainty           -0.065    11.434    
    SLICE_X130Y265       FDCE (Recov_fdce_C_CLR)     -0.229    11.205    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rPtrP1_reg[9]
  -------------------------------------------------------------------
                         required time                         11.205    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.157ns  (required time - arrival time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rBinP1_reg[6]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.259ns (10.939%)  route 2.109ns (89.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.028ns = ( 11.028 - 4.000 ) 
    Source Clock Delay      (SCD):    7.683ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.740     3.740    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     3.809 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.560     6.369    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.449 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.234     7.683    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/user_clk
    SLICE_X163Y233       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y233       FDRE (Prop_fdre_C_Q)         0.216     7.899 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone_reg/Q
                         net (fo=2, routed)           0.927     8.826    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rPartialDone
    SLICE_X158Y253       LUT5 (Prop_lut5_I3_O)        0.043     8.869 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rRdValid_i_1/O
                         net (fo=89, routed)          1.181    10.051    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/AR[0]
    SLICE_X130Y263       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rBinP1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           3.379     7.379    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     7.444 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.460     9.904    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.976 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       1.052    11.028    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/user_clk
    SLICE_X130Y263       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rBinP1_reg[6]/C
                         clock pessimism              0.473    11.501    
                         clock uncertainty           -0.065    11.436    
    SLICE_X130Y263       FDCE (Recov_fdce_C_CLR)     -0.229    11.207    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/rBinP1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.207    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  1.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rBinP1_reg[1]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.118ns (31.380%)  route 0.258ns (68.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.459ns
    Source Clock Delay      (SCD):    3.710ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.595     3.710    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/user_clk
    SLICE_X158Y202       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y202       FDRE (Prop_fdre_C_Q)         0.118     3.828 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/Q
                         net (fo=95, routed)          0.258     4.086    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rRst_reg
    SLICE_X162Y196       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rBinP1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.898     4.459    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/user_clk
    SLICE_X162Y196       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rBinP1_reg[1]/C
                         clock pessimism             -0.454     4.005    
    SLICE_X162Y196       FDCE (Remov_fdce_C_CLR)     -0.050     3.955    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rBinP1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.955    
                         arrival time                           4.086    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rPtrP1_reg[0]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.118ns (31.380%)  route 0.258ns (68.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.459ns
    Source Clock Delay      (SCD):    3.710ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.595     3.710    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/user_clk
    SLICE_X158Y202       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y202       FDRE (Prop_fdre_C_Q)         0.118     3.828 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/Q
                         net (fo=95, routed)          0.258     4.086    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rRst_reg
    SLICE_X162Y196       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rPtrP1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.898     4.459    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/user_clk
    SLICE_X162Y196       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rPtrP1_reg[0]/C
                         clock pessimism             -0.454     4.005    
    SLICE_X162Y196       FDCE (Remov_fdce_C_CLR)     -0.050     3.955    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rPtrP1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.955    
                         arrival time                           4.086    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rPtrP1_reg[1]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.118ns (31.380%)  route 0.258ns (68.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.459ns
    Source Clock Delay      (SCD):    3.710ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.595     3.710    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/user_clk
    SLICE_X158Y202       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y202       FDRE (Prop_fdre_C_Q)         0.118     3.828 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/Q
                         net (fo=95, routed)          0.258     4.086    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rRst_reg
    SLICE_X162Y196       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rPtrP1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.898     4.459    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/user_clk
    SLICE_X162Y196       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rPtrP1_reg[1]/C
                         clock pessimism             -0.454     4.005    
    SLICE_X162Y196       FDCE (Remov_fdce_C_CLR)     -0.050     3.955    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rPtrP1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.955    
                         arrival time                           4.086    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rPtrP1_reg[2]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.118ns (31.380%)  route 0.258ns (68.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.459ns
    Source Clock Delay      (SCD):    3.710ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.595     3.710    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/user_clk
    SLICE_X158Y202       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y202       FDRE (Prop_fdre_C_Q)         0.118     3.828 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/Q
                         net (fo=95, routed)          0.258     4.086    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rRst_reg
    SLICE_X162Y196       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rPtrP1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.898     4.459    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/user_clk
    SLICE_X162Y196       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rPtrP1_reg[2]/C
                         clock pessimism             -0.454     4.005    
    SLICE_X162Y196       FDCE (Remov_fdce_C_CLR)     -0.050     3.955    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rPtrP1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.955    
                         arrival time                           4.086    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rBinP1_reg[0]/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.118ns (31.380%)  route 0.258ns (68.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.459ns
    Source Clock Delay      (SCD):    3.710ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.595     3.710    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/user_clk
    SLICE_X158Y202       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y202       FDRE (Prop_fdre_C_Q)         0.118     3.828 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/Q
                         net (fo=95, routed)          0.258     4.086    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rRst_reg
    SLICE_X162Y196       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rBinP1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.898     4.459    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/user_clk
    SLICE_X162Y196       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rBinP1_reg[0]/C
                         clock pessimism             -0.454     4.005    
    SLICE_X162Y196       FDPE (Remov_fdpe_C_PRE)     -0.052     3.953    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rBinP1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.953    
                         arrival time                           4.086    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rBinP1_reg[1]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.118ns (31.380%)  route 0.258ns (68.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.459ns
    Source Clock Delay      (SCD):    3.710ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.595     3.710    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/user_clk
    SLICE_X158Y202       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y202       FDRE (Prop_fdre_C_Q)         0.118     3.828 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/Q
                         net (fo=95, routed)          0.258     4.086    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rRst_reg
    SLICE_X163Y196       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rBinP1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.898     4.459    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/user_clk
    SLICE_X163Y196       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rBinP1_reg[1]/C
                         clock pessimism             -0.454     4.005    
    SLICE_X163Y196       FDCE (Remov_fdce_C_CLR)     -0.069     3.936    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rBinP1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.936    
                         arrival time                           4.086    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rRdPtrP1_reg[0]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.118ns (31.380%)  route 0.258ns (68.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.459ns
    Source Clock Delay      (SCD):    3.710ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.595     3.710    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/user_clk
    SLICE_X158Y202       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y202       FDRE (Prop_fdre_C_Q)         0.118     3.828 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/Q
                         net (fo=95, routed)          0.258     4.086    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rRst_reg
    SLICE_X163Y196       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rRdPtrP1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.898     4.459    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/user_clk
    SLICE_X163Y196       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rRdPtrP1_reg[0]/C
                         clock pessimism             -0.454     4.005    
    SLICE_X163Y196       FDCE (Remov_fdce_C_CLR)     -0.069     3.936    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rRdPtrP1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.936    
                         arrival time                           4.086    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rRdPtrP1_reg[1]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.118ns (31.380%)  route 0.258ns (68.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.459ns
    Source Clock Delay      (SCD):    3.710ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.595     3.710    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/user_clk
    SLICE_X158Y202       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y202       FDRE (Prop_fdre_C_Q)         0.118     3.828 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/Q
                         net (fo=95, routed)          0.258     4.086    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rRst_reg
    SLICE_X163Y196       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rRdPtrP1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.898     4.459    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/user_clk
    SLICE_X163Y196       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rRdPtrP1_reg[1]/C
                         clock pessimism             -0.454     4.005    
    SLICE_X163Y196       FDCE (Remov_fdce_C_CLR)     -0.069     3.936    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rRdPtrP1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.936    
                         arrival time                           4.086    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rRdPtrP1_reg[2]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.118ns (31.380%)  route 0.258ns (68.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.459ns
    Source Clock Delay      (SCD):    3.710ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.595     3.710    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/user_clk
    SLICE_X158Y202       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y202       FDRE (Prop_fdre_C_Q)         0.118     3.828 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/Q
                         net (fo=95, routed)          0.258     4.086    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rRst_reg
    SLICE_X163Y196       FDCE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rRdPtrP1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.898     4.459    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/user_clk
    SLICE_X163Y196       FDCE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rRdPtrP1_reg[2]/C
                         clock pessimism             -0.454     4.005    
    SLICE_X163Y196       FDCE (Remov_fdce_C_CLR)     -0.069     3.936    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rRdPtrP1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.936    
                         arrival time                           4.086    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rBinP1_reg[0]/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.118ns (31.380%)  route 0.258ns (68.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.459ns
    Source Clock Delay      (SCD):    3.710ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.741     1.741    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.791 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.298     3.089    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.115 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.595     3.710    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/user_clk
    SLICE_X158Y202       FDRE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y202       FDRE (Prop_fdre_C_Q)         0.118     3.828 f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg/Q
                         net (fo=95, routed)          0.258     4.086    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rRst_reg
    SLICE_X163Y196       FDPE                                         f  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rBinP1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.108     2.108    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.161 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.370     3.531    control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.561 r  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17782, routed)       0.898     4.459    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/user_clk
    SLICE_X163Y196       FDPE                                         r  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rBinP1_reg[0]/C
                         clock pessimism             -0.454     4.005    
    SLICE_X163Y196       FDPE (Remov_fdpe_C_PRE)     -0.072     3.933    control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rBinP1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.933    
                         arrival time                           4.086    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  xphy_refclk_p
  To Clock:  xphy_refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        0.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_fifo/RST
                            (recovery check against rising-edge clock xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.216ns (6.228%)  route 3.252ns (93.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 11.170 - 6.400 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    1.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.883     6.353    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/CLK
    SLICE_X173Y484       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y484       FDRE (Prop_fdre_C_Q)         0.216     6.569 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/Q
                         net (fo=133, routed)         3.252     9.821    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/areset_datapathclk_out
    RAMB36_X9Y89         FIFO36E1                                     f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_fifo/RST
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.334    11.170    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/coreclk_out
    RAMB36_X9Y89         FIFO36E1                                     r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_fifo/RDCLK
                         clock pessimism              1.268    12.438    
                         clock uncertainty           -0.035    12.402    
    RAMB36_X9Y89         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -1.583    10.819    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_fifo
  -------------------------------------------------------------------
                         required time                         10.819    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_fifo/RST
                            (recovery check against rising-edge clock xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.216ns (6.059%)  route 3.349ns (93.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 11.286 - 6.400 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    1.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.883     6.353    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/CLK
    SLICE_X173Y484       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y484       FDRE (Prop_fdre_C_Q)         0.216     6.569 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/Q
                         net (fo=133, routed)         3.349     9.918    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/areset_clk156
    RAMB36_X11Y81        FIFO36E1                                     f  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_fifo/RST
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.450    11.286    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/clk156
    RAMB36_X11Y81        FIFO36E1                                     r  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_fifo/RDCLK
                         clock pessimism              1.268    12.554    
                         clock uncertainty           -0.035    12.518    
    RAMB36_X11Y81        FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -1.583    10.935    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_fifo
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_fifo/RST
                            (recovery check against rising-edge clock xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.216ns (5.982%)  route 3.395ns (94.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 11.338 - 6.400 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    1.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.883     6.353    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/CLK
    SLICE_X173Y484       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y484       FDRE (Prop_fdre_C_Q)         0.216     6.569 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/Q
                         net (fo=133, routed)         3.395     9.964    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/areset_clk156
    RAMB36_X12Y81        FIFO36E1                                     f  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_fifo/RST
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.502    11.338    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/clk156
    RAMB36_X12Y81        FIFO36E1                                     r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_fifo/RDCLK
                         clock pessimism              1.268    12.606    
                         clock uncertainty           -0.035    12.570    
    RAMB36_X12Y81        FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -1.583    10.987    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_fifo
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo/RST
                            (recovery check against rising-edge clock xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.216ns (7.124%)  route 2.816ns (92.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 11.346 - 6.400 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    1.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.883     6.353    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/CLK
    SLICE_X173Y484       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y484       FDRE (Prop_fdre_C_Q)         0.216     6.569 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/Q
                         net (fo=133, routed)         2.816     9.385    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/areset_clk156
    RAMB36_X14Y86        FIFO36E1                                     f  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo/RST
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.511    11.346    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/clk156
    RAMB36_X14Y86        FIFO36E1                                     r  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo/WRCLK
                         clock pessimism              1.268    12.614    
                         clock uncertainty           -0.035    12.579    
    RAMB36_X14Y86        FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -1.583    10.996    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo
  -------------------------------------------------------------------
                         required time                         10.996    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.626ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_fifo/RST
                            (recovery check against rising-edge clock xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.216ns (7.453%)  route 2.682ns (92.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 11.228 - 6.400 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    1.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.883     6.353    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/CLK
    SLICE_X173Y484       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y484       FDRE (Prop_fdre_C_Q)         0.216     6.569 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/Q
                         net (fo=133, routed)         2.682     9.251    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/areset_clk156
    RAMB36_X10Y89        FIFO36E1                                     f  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_fifo/RST
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.392    11.228    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/clk156
    RAMB36_X10Y89        FIFO36E1                                     r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_fifo/RDCLK
                         clock pessimism              1.268    12.496    
                         clock uncertainty           -0.035    12.460    
    RAMB36_X10Y89        FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -1.583    10.877    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_fifo
  -------------------------------------------------------------------
                         required time                         10.877    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo/RST
                            (recovery check against rising-edge clock xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 0.216ns (9.041%)  route 2.173ns (90.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 11.347 - 6.400 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    1.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.883     6.353    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/CLK
    SLICE_X173Y484       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y484       FDRE (Prop_fdre_C_Q)         0.216     6.569 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/Q
                         net (fo=133, routed)         2.173     8.742    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/areset_clk156
    RAMB36_X13Y87        FIFO36E1                                     f  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo/RST
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.512    11.347    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/clk156
    RAMB36_X13Y87        FIFO36E1                                     r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo/WRCLK
                         clock pessimism              1.268    12.615    
                         clock uncertainty           -0.035    12.580    
    RAMB36_X13Y87        FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -1.583    10.997    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo
  -------------------------------------------------------------------
                         required time                         10.997    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  2.255    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_fifo/RST
                            (recovery check against rising-edge clock xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.216ns (11.229%)  route 1.708ns (88.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 11.291 - 6.400 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    1.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.883     6.353    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/CLK
    SLICE_X173Y484       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y484       FDRE (Prop_fdre_C_Q)         0.216     6.569 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/Q
                         net (fo=133, routed)         1.708     8.277    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/areset_datapathclk_out
    RAMB36_X11Y89        FIFO36E1                                     f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_fifo/RST
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.456    11.291    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/coreclk_out
    RAMB36_X11Y89        FIFO36E1                                     r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_fifo/WRCLK
                         clock pessimism              1.268    12.559    
                         clock uncertainty           -0.035    12.524    
    RAMB36_X11Y89        FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -1.583    10.941    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_fifo
  -------------------------------------------------------------------
                         required time                         10.941    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             3.532ns  (required time - arrival time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo/RST
                            (recovery check against rising-edge clock xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.216ns (16.335%)  route 1.106ns (83.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 11.418 - 6.400 ) 
    Source Clock Delay      (SCD):    6.353ns
    Clock Pessimism Removal (CPR):    1.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.883     6.353    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/CLK
    SLICE_X173Y484       FDRE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y484       FDRE (Prop_fdre_C_Q)         0.216     6.569 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/data_out_reg/Q
                         net (fo=133, routed)         1.106     7.675    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/areset_clk156
    RAMB36_X12Y93        FIFO36E1                                     f  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo/RST
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.583    11.418    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/clk156
    RAMB36_X12Y93        FIFO36E1                                     r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo/WRCLK
                         clock pessimism              1.407    12.825    
                         clock uncertainty           -0.035    12.790    
    RAMB36_X12Y93        FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -1.583    11.207    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo
  -------------------------------------------------------------------
                         required time                         11.207    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                  3.532    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.319ns (23.434%)  route 1.042ns (76.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 11.265 - 6.400 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    1.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.775     6.245    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X179Y413       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y413       FDRE (Prop_fdre_C_Q)         0.198     6.443 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.432     6.875    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X179Y413       LUT2 (Prop_lut2_I1_O)        0.121     6.996 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.610     7.606    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X177Y406       FDPE                                         f  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.429    11.265    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X177Y406       FDPE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              1.333    12.598    
                         clock uncertainty           -0.035    12.562    
    SLICE_X177Y406       FDPE (Recov_fdpe_C_PRE)     -0.171    12.391    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_p rise@6.400ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.319ns (23.434%)  route 1.042ns (76.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 11.265 - 6.400 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    1.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     4.470 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.775     6.245    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X179Y413       FDRE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y413       FDRE (Prop_fdre_C_Q)         0.198     6.443 r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.432     6.875    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X179Y413       LUT2 (Prop_lut2_I1_O)        0.121     6.996 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.610     7.606    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X177Y406       FDPE                                         f  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.836 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.429    11.265    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X177Y406       FDPE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              1.333    12.598    
                         clock uncertainty           -0.035    12.562    
    SLICE_X177Y406       FDPE (Recov_fdpe_C_PRE)     -0.171    12.391    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.091ns (51.095%)  route 0.087ns (48.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.241ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       0.813     2.586    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X153Y413       FDPE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y413       FDPE (Prop_fdpe_C_Q)         0.091     2.677 f  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.087     2.764    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X153Y414       FDPE                                         f  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.079     3.241    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X153Y414       FDPE                                         r  nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.642     2.599    
    SLICE_X153Y414       FDPE (Remov_fdpe_C_PRE)     -0.110     2.489    nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.107ns (53.164%)  route 0.094ns (46.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       0.864     2.637    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X172Y448       FDPE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y448       FDPE (Prop_fdpe_C_Q)         0.107     2.744 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.094     2.838    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X172Y449       FDPE                                         f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.133     3.295    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X172Y449       FDPE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.644     2.651    
    SLICE_X172Y449       FDPE (Remov_fdpe_C_PRE)     -0.088     2.563    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.107ns (53.164%)  route 0.094ns (46.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       0.864     2.637    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X172Y448       FDPE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y448       FDPE (Prop_fdpe_C_Q)         0.107     2.744 f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.094     2.838    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X172Y449       FDPE                                         f  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.133     3.295    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X172Y449       FDPE                                         r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.644     2.651    
    SLICE_X172Y449       FDPE (Remov_fdpe_C_PRE)     -0.088     2.563    nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.107ns (53.164%)  route 0.094ns (46.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       0.932     2.705    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X216Y401       FDPE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y401       FDPE (Prop_fdpe_C_Q)         0.107     2.812 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.094     2.906    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X216Y402       FDPE                                         f  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.202     3.364    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X216Y402       FDPE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.645     2.719    
    SLICE_X216Y402       FDPE (Remov_fdpe_C_PRE)     -0.088     2.631    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.107ns (53.164%)  route 0.094ns (46.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       0.932     2.705    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X216Y401       FDPE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y401       FDPE (Prop_fdpe_C_Q)         0.107     2.812 f  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.094     2.906    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X216Y402       FDPE                                         f  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.202     3.364    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X216Y402       FDPE                                         r  nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.645     2.719    
    SLICE_X216Y402       FDPE (Remov_fdpe_C_PRE)     -0.088     2.631    nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.091ns (50.447%)  route 0.089ns (49.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       0.892     2.665    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X179Y447       FDPE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y447       FDPE (Prop_fdpe_C_Q)         0.091     2.756 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.089     2.845    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X179Y448       FDPE                                         f  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.161     3.323    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X179Y448       FDPE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.644     2.679    
    SLICE_X179Y448       FDPE (Remov_fdpe_C_PRE)     -0.110     2.569    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.845    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.091ns (50.447%)  route 0.089ns (49.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       0.892     2.665    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X179Y447       FDPE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y447       FDPE (Prop_fdpe_C_Q)         0.091     2.756 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.089     2.845    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X179Y448       FDPE                                         f  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.161     3.323    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X179Y448       FDPE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.644     2.679    
    SLICE_X179Y448       FDPE (Remov_fdpe_C_PRE)     -0.110     2.569    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.845    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.091ns (50.447%)  route 0.089ns (49.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       0.892     2.665    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X179Y447       FDPE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y447       FDPE (Prop_fdpe_C_Q)         0.091     2.756 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.089     2.845    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X179Y448       FDPE                                         f  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.161     3.323    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X179Y448       FDPE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.644     2.679    
    SLICE_X179Y448       FDPE (Remov_fdpe_C_PRE)     -0.110     2.569    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.845    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.796%)  route 0.095ns (51.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       0.892     2.665    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X179Y448       FDPE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y448       FDPE (Prop_fdpe_C_Q)         0.091     2.756 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.095     2.851    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X179Y449       FDPE                                         f  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.161     3.323    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X179Y449       FDPE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.644     2.679    
    SLICE_X179Y449       FDPE (Remov_fdpe_C_PRE)     -0.110     2.569    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.851    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock xphy_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_p rise@0.000ns - xphy_refclk_p rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.796%)  route 0.095ns (51.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       0.892     2.665    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X179Y448       FDPE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y448       FDPE (Prop_fdpe_C_Q)         0.091     2.756 f  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.095     2.851    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X179Y449       FDPE                                         f  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  xphy_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.162 r  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=12114, routed)       1.161     3.323    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X179Y449       FDPE                                         r  nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.644     2.679    
    SLICE_X179Y449       FDPE (Remov_fdpe_C_PRE)     -0.110     2.569    nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.851    
  -------------------------------------------------------------------
                         slack                                  0.282    





