# 1 "../arch/arm64/boot/dts/qcom/ipq8074-hk01.dts"
# 1 "<built-in>" 1
# 1 "../arch/arm64/boot/dts/qcom/ipq8074-hk01.dts" 2
/dts-v1/;
# 13 "../arch/arm64/boot/dts/qcom/ipq8074-hk01.dts"
# 1 "../arch/arm64/boot/dts/qcom/ipq8074.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/ipq8074.dtsi"
# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1








# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 15 "../arch/arm64/boot/dts/qcom/ipq8074.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-ipq8074.h" 1
# 16 "../arch/arm64/boot/dts/qcom/ipq8074.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. IPQ8074";
 compatible = "qcom,ipq8074";

 soc: soc {
  #address-cells = <0x1>;
  #size-cells = <0x1>;
  ranges = <0 0 0 0xffffffff>;
  compatible = "simple-bus";

  tlmm: pinctrl@1000000 {
   compatible = "qcom,ipq8074-pinctrl";
   reg = <0x1000000 0x300000>;
   interrupts = <0 208 4>;
   gpio-controller;
   #gpio-cells = <0x2>;
   interrupt-controller;
   #interrupt-cells = <0x2>;

   serial_4_pins: serial4-pinmux {
    pins = "gpio23", "gpio24";
    function = "blsp4_uart1";
    drive-strength = <8>;
    bias-disable;
   };

   i2c_0_pins: i2c-0-pinmux {
    pins = "gpio42", "gpio43";
    function = "blsp1_i2c";
    drive-strength = <8>;
    bias-disable;
   };

   spi_0_pins: spi-0-pins {
    pins = "gpio38", "gpio39", "gpio40", "gpio41";
    function = "blsp0_spi";
    drive-strength = <8>;
    bias-disable;
   };

   hsuart_pins: hsuart-pins {
    pins = "gpio46", "gpio47", "gpio48", "gpio49";
    function = "blsp2_uart";
    drive-strength = <8>;
    bias-disable;
   };

   qpic_pins: qpic-pins {
    pins = "gpio1", "gpio3", "gpio4",
           "gpio5", "gpio6", "gpio7",
           "gpio8", "gpio10", "gpio11",
           "gpio12", "gpio13", "gpio14",
           "gpio15", "gpio16", "gpio17";
    function = "qpic";
    drive-strength = <8>;
    bias-disable;
   };
  };

  intc: interrupt-controller@b000000 {
   compatible = "qcom,msm-qgic2";
   interrupt-controller;
   #interrupt-cells = <0x3>;
   reg = <0xb000000 0x1000>, <0xb002000 0x1000>;
  };

  timer {
   compatible = "arm,armv8-timer";
   interrupts = <1 2 ((((1 << (4)) - 1) << 8) | 8)>,
         <1 3 ((((1 << (4)) - 1) << 8) | 8)>,
         <1 4 ((((1 << (4)) - 1) << 8) | 8)>,
         <1 1 ((((1 << (4)) - 1) << 8) | 8)>;
  };

  timer@b120000 {
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   compatible = "arm,armv7-timer-mem";
   reg = <0xb120000 0x1000>;
   clock-frequency = <19200000>;

   frame@b120000 {
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 7 4>;
    reg = <0xb121000 0x1000>,
          <0xb122000 0x1000>;
   };

   frame@b123000 {
    frame-number = <1>;
    interrupts = <0 9 4>;
    reg = <0xb123000 0x1000>;
    status = "disabled";
   };

   frame@b124000 {
    frame-number = <2>;
    interrupts = <0 10 4>;
    reg = <0xb124000 0x1000>;
    status = "disabled";
   };

   frame@b125000 {
    frame-number = <3>;
    interrupts = <0 11 4>;
    reg = <0xb125000 0x1000>;
    status = "disabled";
   };

   frame@b126000 {
    frame-number = <4>;
    interrupts = <0 12 4>;
    reg = <0xb126000 0x1000>;
    status = "disabled";
   };

   frame@b127000 {
    frame-number = <5>;
    interrupts = <0 13 4>;
    reg = <0xb127000 0x1000>;
    status = "disabled";
   };

   frame@b128000 {
    frame-number = <6>;
    interrupts = <0 14 4>;
    reg = <0xb128000 0x1000>;
    status = "disabled";
   };
  };

  gcc: gcc@1800000 {
   compatible = "qcom,gcc-ipq8074";
   reg = <0x1800000 0x80000>;
   #clock-cells = <0x1>;
   #reset-cells = <0x1>;
  };

  blsp1_uart5: serial@78b3000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x78b3000 0x200>;
   interrupts = <0 308 4>;
   clocks = <&gcc 38>,
     <&gcc 21>;
   clock-names = "core", "iface";
   pinctrl-0 = <&serial_4_pins>;
   pinctrl-names = "default";
   status = "disabled";
  };

  blsp_dma: dma@7884000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x7884000 0x2b000>;
   interrupts = <0 238 4>;
   clocks = <&gcc 21>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
  };

  blsp1_uart1: serial@78af000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x78af000 0x200>;
   interrupts = <0 107 4>;
   clocks = <&gcc 34>,
     <&gcc 21>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  blsp1_uart3: serial@78b1000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x78b1000 0x200>;
   interrupts = <0 306 4>;
   clocks = <&gcc 36>,
    <&gcc 21>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 4>,
    <&blsp_dma 5>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&hsuart_pins>;
   pinctrl-names = "default";
   status = "disabled";
  };

  blsp1_spi1: spi@78b5000 {
   compatible = "qcom,spi-qup-v2.2.1";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x78b5000 0x600>;
   interrupts = <0 95 4>;
   spi-max-frequency = <50000000>;
   clocks = <&gcc 23>,
    <&gcc 21>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 12>, <&blsp_dma 13>;
   dma-names = "tx", "rx";
   pinctrl-0 = <&spi_0_pins>;
   pinctrl-names = "default";
   status = "disabled";
  };

  blsp1_i2c2: i2c@78b6000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x78b6000 0x600>;
   interrupts = <0 96 4>;
   clocks = <&gcc 21>,
    <&gcc 24>;
   clock-names = "iface", "core";
   clock-frequency = <400000>;
   dmas = <&blsp_dma 15>, <&blsp_dma 14>;
   dma-names = "rx", "tx";
   pinctrl-0 = <&i2c_0_pins>;
   pinctrl-names = "default";
   status = "disabled";
  };

  blsp1_i2c3: i2c@78b7000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x78b7000 0x600>;
   interrupts = <0 97 4>;
   clocks = <&gcc 21>,
    <&gcc 26>;
   clock-names = "iface", "core";
   clock-frequency = <100000>;
   dmas = <&blsp_dma 17>, <&blsp_dma 16>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  qpic_bam: dma@7984000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x7984000 0x1a000>;
   interrupts = <0 146 4>;
   clocks = <&gcc 41>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
   status = "disabled";
  };

  qpic_nand: nand@79b0000 {
   compatible = "qcom,ipq8074-nand";
   reg = <0x79b0000 0x10000>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&gcc 42>,
     <&gcc 41>;
   clock-names = "core", "aon";

   dmas = <&qpic_bam 0>,
          <&qpic_bam 1>,
          <&qpic_bam 2>;
   dma-names = "tx", "rx", "cmd";
   pinctrl-0 = <&qpic_pins>;
   pinctrl-names = "default";
   status = "disabled";
  };

  pcie_phy0: phy@86000 {
   compatible = "qcom,ipq8074-qmp-pcie-phy";
   reg = <0x86000 0x1000>;
   #phy-cells = <0>;
   clocks = <&gcc 115>;
   clock-names = "pipe_clk";
   clock-output-names = "pcie20_phy0_pipe_clk";

   resets = <&gcc 78>,
    <&gcc 79>;
   reset-names = "phy",
          "common";
   status = "disabled";
  };

  pcie0: pci@20000000 {
   compatible = "qcom,pcie-ipq8074";
   reg = <0x20000000 0xf1d
    0x20000f20 0xa8
    0x80000 0x2000
    0x20100000 0x1000>;
   reg-names = "dbi", "elbi", "parf", "config";
   device_type = "pci";
   linux,pci-domain = <0>;
   bus-range = <0x00 0xff>;
   num-lanes = <1>;
   #address-cells = <3>;
   #size-cells = <2>;

   phys = <&pcie_phy0>;
   phy-names = "pciephy";

   ranges = <0x81000000 0 0x20200000 0x20200000
      0 0x100000
      0x82000000 0 0x20300000 0x20300000
      0 0xd00000>;

   interrupts = <0 52 4>;
   interrupt-names = "msi";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 75
      4>,
     <0 0 0 2 &intc 0 78
      4>,
     <0 0 0 3 &intc 0 79
      4>,
     <0 0 0 4 &intc 0 83
      4>;

   clocks = <&gcc 116>,
     <&gcc 113>,
     <&gcc 114>,
     <&gcc 111>,
     <&gcc 112>;

   clock-names = "iface",
          "axi_m",
          "axi_s",
          "ahb",
          "aux";
   resets = <&gcc 117>,
     <&gcc 118>,
     <&gcc 119>,
     <&gcc 120>,
     <&gcc 121>,
     <&gcc 122>,
     <&gcc 123>;
   reset-names = "pipe",
          "sleep",
          "sticky",
          "axi_m",
          "axi_s",
          "ahb",
          "axi_m_sticky";
   status = "disabled";
  };

  pcie_phy1: phy@8e000 {
   compatible = "qcom,ipq8074-qmp-pcie-phy";
   reg = <0x8e000 0x1000>;
   #phy-cells = <0>;
   clocks = <&gcc 121>;
   clock-names = "pipe_clk";
   clock-output-names = "pcie20_phy1_pipe_clk";

   resets = <&gcc 82>,
    <&gcc 83>;
   reset-names = "phy",
          "common";
   status = "disabled";
  };

  pcie1: pci@10000000 {
   compatible = "qcom,pcie-ipq8074";
   reg = <0x10000000 0xf1d
    0x10000f20 0xa8
    0x88000 0x2000
    0x10100000 0x1000>;
   reg-names = "dbi", "elbi", "parf", "config";
   device_type = "pci";
   linux,pci-domain = <1>;
   bus-range = <0x00 0xff>;
   num-lanes = <1>;
   #address-cells = <3>;
   #size-cells = <2>;

   phys = <&pcie_phy1>;
   phy-names = "pciephy";

   ranges = <0x81000000 0 0x10200000 0x10200000
      0 0x100000
      0x82000000 0 0x10300000 0x10300000
      0 0xd00000>;

   interrupts = <0 85 4>;
   interrupt-names = "msi";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 142
      4>,
     <0 0 0 2 &intc 0 143
      4>,
     <0 0 0 3 &intc 0 144
      4>,
     <0 0 0 4 &intc 0 145
      4>;

   clocks = <&gcc 122>,
     <&gcc 119>,
     <&gcc 120>,
     <&gcc 117>,
     <&gcc 118>;
   clock-names = "iface",
          "axi_m",
          "axi_s",
          "ahb",
          "aux";
   resets = <&gcc 124>,
     <&gcc 125>,
     <&gcc 126>,
     <&gcc 127>,
     <&gcc 128>,
     <&gcc 129>,
     <&gcc 130>;
   reset-names = "pipe",
          "sleep",
          "sticky",
          "axi_m",
          "axi_s",
          "ahb",
          "axi_m_sticky";
   status = "disabled";
  };
 };

 cpus {
  #address-cells = <0x1>;
  #size-cells = <0x0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   reg = <0x0>;
   next-level-cache = <&L2_0>;
   enable-method = "psci";
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   enable-method = "psci";
   reg = <0x1>;
   next-level-cache = <&L2_0>;
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   enable-method = "psci";
   reg = <0x2>;
   next-level-cache = <&L2_0>;
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   enable-method = "psci";
   reg = <0x3>;
   next-level-cache = <&L2_0>;
  };

  L2_0: l2-cache {
   compatible = "cache";
   cache-level = <0x2>;
  };
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 ((((1 << (4)) - 1) << 8) | 4)>;
 };

 clocks {
  sleep_clk: sleep_clk {
   compatible = "fixed-clock";
   clock-frequency = <32000>;
   #clock-cells = <0>;
  };

  xo: xo {
   compatible = "fixed-clock";
   clock-frequency = <19200000>;
   #clock-cells = <0>;
  };
 };
};
# 14 "../arch/arm64/boot/dts/qcom/ipq8074-hk01.dts" 2

/ {
 #address-cells = <0x2>;
 #size-cells = <0x2>;
 model = "Qualcomm Technologies, Inc. IPQ8074-HK01";
 compatible = "qcom,ipq8074-hk01", "qcom,ipq8074";
 interrupt-parent = <&intc>;

 aliases {
  serial0 = &blsp1_uart5;
  serial1 = &blsp1_uart3;
 };

 chosen {
  stdout-path = "serial0";
 };

 memory {
  device_type = "memory";
  reg = <0x0 0x40000000 0x0 0x20000000>;
 };

 soc {
  serial@78b3000 {
   status = "ok";
  };

  spi@78b5000 {
   status = "ok";

   m25p80@0 {
      #address-cells = <1>;
      #size-cells = <1>;
      compatible = "jedec,spi-nor";
      reg = <0>;
      spi-max-frequency = <50000000>;
   };
  };

  serial@78b1000 {
    status = "ok";
  };

  i2c@78b6000 {
    status = "ok";
  };

  dma@7984000 {
    status = "ok";
  };

  nand@79b0000 {
   status = "ok";

   nand@0 {
    reg = <0>;
    nand-ecc-strength = <4>;
    nand-ecc-step-size = <512>;
    nand-bus-width = <8>;
   };
  };

  phy@86000 {
   status = "ok";
  };

  phy@8e000 {
   status = "ok";
  };

  pci@20000000 {
   status = "ok";
   perst-gpio = <&tlmm 58 0x1>;
  };

  pci@10000000 {
   status = "ok";
   perst-gpio = <&tlmm 61 0x1>;
  };
 };
};
