DECL|ACMP0_BASE|macro|ACMP0_BASE
DECL|ACMP0_IRQn|enumerator|ACMP0_IRQn = 6, /*!< 6 EFM32 ACMP0 Interrupt */
DECL|ACMP0|macro|ACMP0
DECL|ACMP1_BASE|macro|ACMP1_BASE
DECL|ACMP1|macro|ACMP1
DECL|ACMP_COUNT|macro|ACMP_COUNT
DECL|ACMP_PRESENT|macro|ACMP_PRESENT
DECL|ADC0_BASE|macro|ADC0_BASE
DECL|ADC0_IRQn|enumerator|ADC0_IRQn = 7, /*!< 7 EFM32 ADC0 Interrupt */
DECL|ADC0|macro|ADC0
DECL|ADC_COUNT|macro|ADC_COUNT
DECL|ADC_PRESENT|macro|ADC_PRESENT
DECL|AES_BASE|macro|AES_BASE
DECL|AES_COUNT|macro|AES_COUNT
DECL|AES_IRQn|enumerator|AES_IRQn = 36, /*!< 36 EFM32 AES Interrupt */
DECL|AES_MEM_BASE|macro|AES_MEM_BASE
DECL|AES_MEM_BITS|macro|AES_MEM_BITS
DECL|AES_MEM_END|macro|AES_MEM_END
DECL|AES_MEM_SIZE|macro|AES_MEM_SIZE
DECL|AES_PRESENT|macro|AES_PRESENT
DECL|AES|macro|AES
DECL|AFACHAN_MAX|macro|AFACHAN_MAX
DECL|AFCHANLOC_MAX|macro|AFCHANLOC_MAX
DECL|AFCHAN_MAX|macro|AFCHAN_MAX
DECL|ANALOG_COUNT|macro|ANALOG_COUNT
DECL|ANALOG_PRESENT|macro|ANALOG_PRESENT
DECL|AUXHFRCOCTRL|member|__IOM uint32_t AUXHFRCOCTRL; /**< AUXHFRCO Control Register */
DECL|BITBAND_PER_BASE|macro|BITBAND_PER_BASE
DECL|BITBAND_RAM_BASE|macro|BITBAND_RAM_BASE
DECL|BOOTLOADER_COUNT|macro|BOOTLOADER_COUNT
DECL|BOOTLOADER_PRESENT|macro|BOOTLOADER_PRESENT
DECL|BURTC_BASE|macro|BURTC_BASE
DECL|BURTC_COUNT|macro|BURTC_COUNT
DECL|BURTC_IRQn|enumerator|BURTC_IRQn = 31, /*!< 31 EFM32 BURTC Interrupt */
DECL|BURTC_PRESENT|macro|BURTC_PRESENT
DECL|BURTC_UNLOCK_CODE|macro|BURTC_UNLOCK_CODE
DECL|BURTC|macro|BURTC
DECL|BU_COUNT|macro|BU_COUNT
DECL|BU_PRESENT|macro|BU_PRESENT
DECL|BusFault_IRQn|enumerator|BusFault_IRQn = -11, /*!< -11 Cortex-M4 Bus Fault Interrupt */
DECL|CALCNT|member|__IOM uint32_t CALCNT; /**< Calibration Counter Register */
DECL|CALCTRL|member|__IOM uint32_t CALCTRL; /**< Calibration Control Register */
DECL|CALIBRATE_BASE|macro|CALIBRATE_BASE
DECL|CALIBRATE|macro|CALIBRATE
DECL|CH|member|PRS_CH_TypeDef CH[12]; /**< Channel registers */
DECL|CMD|member|__IOM uint32_t CMD; /**< Command Register */
DECL|CMU_AUXHFRCOCTRL_BAND_11MHZ|macro|CMU_AUXHFRCOCTRL_BAND_11MHZ
DECL|CMU_AUXHFRCOCTRL_BAND_14MHZ|macro|CMU_AUXHFRCOCTRL_BAND_14MHZ
DECL|CMU_AUXHFRCOCTRL_BAND_1MHZ|macro|CMU_AUXHFRCOCTRL_BAND_1MHZ
DECL|CMU_AUXHFRCOCTRL_BAND_21MHZ|macro|CMU_AUXHFRCOCTRL_BAND_21MHZ
DECL|CMU_AUXHFRCOCTRL_BAND_28MHZ|macro|CMU_AUXHFRCOCTRL_BAND_28MHZ
DECL|CMU_AUXHFRCOCTRL_BAND_7MHZ|macro|CMU_AUXHFRCOCTRL_BAND_7MHZ
DECL|CMU_AUXHFRCOCTRL_BAND_DEFAULT|macro|CMU_AUXHFRCOCTRL_BAND_DEFAULT
DECL|CMU_AUXHFRCOCTRL_TUNING_DEFAULT|macro|CMU_AUXHFRCOCTRL_TUNING_DEFAULT
DECL|CMU_BASE|macro|CMU_BASE
DECL|CMU_CALCNT_CALCNT_DEFAULT|macro|CMU_CALCNT_CALCNT_DEFAULT
DECL|CMU_CALCTRL_CONT_DEFAULT|macro|CMU_CALCTRL_CONT_DEFAULT
DECL|CMU_CALCTRL_CONT|macro|CMU_CALCTRL_CONT
DECL|CMU_CALCTRL_DOWNSEL_AUXHFRCO|macro|CMU_CALCTRL_DOWNSEL_AUXHFRCO
DECL|CMU_CALCTRL_DOWNSEL_DEFAULT|macro|CMU_CALCTRL_DOWNSEL_DEFAULT
DECL|CMU_CALCTRL_DOWNSEL_HFCLK|macro|CMU_CALCTRL_DOWNSEL_HFCLK
DECL|CMU_CALCTRL_DOWNSEL_HFRCO|macro|CMU_CALCTRL_DOWNSEL_HFRCO
DECL|CMU_CALCTRL_DOWNSEL_HFXO|macro|CMU_CALCTRL_DOWNSEL_HFXO
DECL|CMU_CALCTRL_DOWNSEL_LFRCO|macro|CMU_CALCTRL_DOWNSEL_LFRCO
DECL|CMU_CALCTRL_DOWNSEL_LFXO|macro|CMU_CALCTRL_DOWNSEL_LFXO
DECL|CMU_CALCTRL_UPSEL_AUXHFRCO|macro|CMU_CALCTRL_UPSEL_AUXHFRCO
DECL|CMU_CALCTRL_UPSEL_DEFAULT|macro|CMU_CALCTRL_UPSEL_DEFAULT
DECL|CMU_CALCTRL_UPSEL_HFRCO|macro|CMU_CALCTRL_UPSEL_HFRCO
DECL|CMU_CALCTRL_UPSEL_HFXO|macro|CMU_CALCTRL_UPSEL_HFXO
DECL|CMU_CALCTRL_UPSEL_LFRCO|macro|CMU_CALCTRL_UPSEL_LFRCO
DECL|CMU_CALCTRL_UPSEL_LFXO|macro|CMU_CALCTRL_UPSEL_LFXO
DECL|CMU_CMD_CALSTART_DEFAULT|macro|CMU_CMD_CALSTART_DEFAULT
DECL|CMU_CMD_CALSTART|macro|CMU_CMD_CALSTART
DECL|CMU_CMD_CALSTOP_DEFAULT|macro|CMU_CMD_CALSTOP_DEFAULT
DECL|CMU_CMD_CALSTOP|macro|CMU_CMD_CALSTOP
DECL|CMU_CMD_HFCLKSEL_DEFAULT|macro|CMU_CMD_HFCLKSEL_DEFAULT
DECL|CMU_CMD_HFCLKSEL_HFRCO|macro|CMU_CMD_HFCLKSEL_HFRCO
DECL|CMU_CMD_HFCLKSEL_HFXO|macro|CMU_CMD_HFCLKSEL_HFXO
DECL|CMU_CMD_HFCLKSEL_LFRCO|macro|CMU_CMD_HFCLKSEL_LFRCO
DECL|CMU_CMD_HFCLKSEL_LFXO|macro|CMU_CMD_HFCLKSEL_LFXO
DECL|CMU_COUNT|macro|CMU_COUNT
DECL|CMU_CTRL_CLKOUTSEL0_AUXHFRCO|macro|CMU_CTRL_CLKOUTSEL0_AUXHFRCO
DECL|CMU_CTRL_CLKOUTSEL0_DEFAULT|macro|CMU_CTRL_CLKOUTSEL0_DEFAULT
DECL|CMU_CTRL_CLKOUTSEL0_HFCLK16|macro|CMU_CTRL_CLKOUTSEL0_HFCLK16
DECL|CMU_CTRL_CLKOUTSEL0_HFCLK2|macro|CMU_CTRL_CLKOUTSEL0_HFCLK2
DECL|CMU_CTRL_CLKOUTSEL0_HFCLK4|macro|CMU_CTRL_CLKOUTSEL0_HFCLK4
DECL|CMU_CTRL_CLKOUTSEL0_HFCLK8|macro|CMU_CTRL_CLKOUTSEL0_HFCLK8
DECL|CMU_CTRL_CLKOUTSEL0_HFRCO|macro|CMU_CTRL_CLKOUTSEL0_HFRCO
DECL|CMU_CTRL_CLKOUTSEL0_HFXO|macro|CMU_CTRL_CLKOUTSEL0_HFXO
DECL|CMU_CTRL_CLKOUTSEL0_ULFRCO|macro|CMU_CTRL_CLKOUTSEL0_ULFRCO
DECL|CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ|macro|CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ
DECL|CMU_CTRL_CLKOUTSEL1_DEFAULT|macro|CMU_CTRL_CLKOUTSEL1_DEFAULT
DECL|CMU_CTRL_CLKOUTSEL1_HFCLK|macro|CMU_CTRL_CLKOUTSEL1_HFCLK
DECL|CMU_CTRL_CLKOUTSEL1_HFRCOQ|macro|CMU_CTRL_CLKOUTSEL1_HFRCOQ
DECL|CMU_CTRL_CLKOUTSEL1_HFXOQ|macro|CMU_CTRL_CLKOUTSEL1_HFXOQ
DECL|CMU_CTRL_CLKOUTSEL1_LFRCOQ|macro|CMU_CTRL_CLKOUTSEL1_LFRCOQ
DECL|CMU_CTRL_CLKOUTSEL1_LFRCO|macro|CMU_CTRL_CLKOUTSEL1_LFRCO
DECL|CMU_CTRL_CLKOUTSEL1_LFXOQ|macro|CMU_CTRL_CLKOUTSEL1_LFXOQ
DECL|CMU_CTRL_CLKOUTSEL1_LFXO|macro|CMU_CTRL_CLKOUTSEL1_LFXO
DECL|CMU_CTRL_DBGCLK_AUXHFRCO|macro|CMU_CTRL_DBGCLK_AUXHFRCO
DECL|CMU_CTRL_DBGCLK_DEFAULT|macro|CMU_CTRL_DBGCLK_DEFAULT
DECL|CMU_CTRL_DBGCLK_HFCLK|macro|CMU_CTRL_DBGCLK_HFCLK
DECL|CMU_CTRL_DBGCLK|macro|CMU_CTRL_DBGCLK
DECL|CMU_CTRL_HFCLKDIV_DEFAULT|macro|CMU_CTRL_HFCLKDIV_DEFAULT
DECL|CMU_CTRL_HFLE_DEFAULT|macro|CMU_CTRL_HFLE_DEFAULT
DECL|CMU_CTRL_HFLE|macro|CMU_CTRL_HFLE
DECL|CMU_CTRL_HFXOBOOST_100PCENT|macro|CMU_CTRL_HFXOBOOST_100PCENT
DECL|CMU_CTRL_HFXOBOOST_50PCENT|macro|CMU_CTRL_HFXOBOOST_50PCENT
DECL|CMU_CTRL_HFXOBOOST_70PCENT|macro|CMU_CTRL_HFXOBOOST_70PCENT
DECL|CMU_CTRL_HFXOBOOST_80PCENT|macro|CMU_CTRL_HFXOBOOST_80PCENT
DECL|CMU_CTRL_HFXOBOOST_DEFAULT|macro|CMU_CTRL_HFXOBOOST_DEFAULT
DECL|CMU_CTRL_HFXOBUFCUR_BOOSTABOVE32MHZ|macro|CMU_CTRL_HFXOBUFCUR_BOOSTABOVE32MHZ
DECL|CMU_CTRL_HFXOBUFCUR_BOOSTUPTO32MHZ|macro|CMU_CTRL_HFXOBUFCUR_BOOSTUPTO32MHZ
DECL|CMU_CTRL_HFXOBUFCUR_DEFAULT|macro|CMU_CTRL_HFXOBUFCUR_DEFAULT
DECL|CMU_CTRL_HFXOGLITCHDETEN_DEFAULT|macro|CMU_CTRL_HFXOGLITCHDETEN_DEFAULT
DECL|CMU_CTRL_HFXOGLITCHDETEN|macro|CMU_CTRL_HFXOGLITCHDETEN
DECL|CMU_CTRL_HFXOMODE_BUFEXTCLK|macro|CMU_CTRL_HFXOMODE_BUFEXTCLK
DECL|CMU_CTRL_HFXOMODE_DEFAULT|macro|CMU_CTRL_HFXOMODE_DEFAULT
DECL|CMU_CTRL_HFXOMODE_DIGEXTCLK|macro|CMU_CTRL_HFXOMODE_DIGEXTCLK
DECL|CMU_CTRL_HFXOMODE_XTAL|macro|CMU_CTRL_HFXOMODE_XTAL
DECL|CMU_CTRL_HFXOTIMEOUT_16KCYCLES|macro|CMU_CTRL_HFXOTIMEOUT_16KCYCLES
DECL|CMU_CTRL_HFXOTIMEOUT_1KCYCLES|macro|CMU_CTRL_HFXOTIMEOUT_1KCYCLES
DECL|CMU_CTRL_HFXOTIMEOUT_256CYCLES|macro|CMU_CTRL_HFXOTIMEOUT_256CYCLES
DECL|CMU_CTRL_HFXOTIMEOUT_8CYCLES|macro|CMU_CTRL_HFXOTIMEOUT_8CYCLES
DECL|CMU_CTRL_HFXOTIMEOUT_DEFAULT|macro|CMU_CTRL_HFXOTIMEOUT_DEFAULT
DECL|CMU_CTRL_LFXOBOOST_100PCENT|macro|CMU_CTRL_LFXOBOOST_100PCENT
DECL|CMU_CTRL_LFXOBOOST_70PCENT|macro|CMU_CTRL_LFXOBOOST_70PCENT
DECL|CMU_CTRL_LFXOBOOST_DEFAULT|macro|CMU_CTRL_LFXOBOOST_DEFAULT
DECL|CMU_CTRL_LFXOBOOST|macro|CMU_CTRL_LFXOBOOST
DECL|CMU_CTRL_LFXOBUFCUR_DEFAULT|macro|CMU_CTRL_LFXOBUFCUR_DEFAULT
DECL|CMU_CTRL_LFXOBUFCUR|macro|CMU_CTRL_LFXOBUFCUR
DECL|CMU_CTRL_LFXOMODE_BUFEXTCLK|macro|CMU_CTRL_LFXOMODE_BUFEXTCLK
DECL|CMU_CTRL_LFXOMODE_DEFAULT|macro|CMU_CTRL_LFXOMODE_DEFAULT
DECL|CMU_CTRL_LFXOMODE_DIGEXTCLK|macro|CMU_CTRL_LFXOMODE_DIGEXTCLK
DECL|CMU_CTRL_LFXOMODE_XTAL|macro|CMU_CTRL_LFXOMODE_XTAL
DECL|CMU_CTRL_LFXOTIMEOUT_16KCYCLES|macro|CMU_CTRL_LFXOTIMEOUT_16KCYCLES
DECL|CMU_CTRL_LFXOTIMEOUT_1KCYCLES|macro|CMU_CTRL_LFXOTIMEOUT_1KCYCLES
DECL|CMU_CTRL_LFXOTIMEOUT_32KCYCLES|macro|CMU_CTRL_LFXOTIMEOUT_32KCYCLES
DECL|CMU_CTRL_LFXOTIMEOUT_8CYCLES|macro|CMU_CTRL_LFXOTIMEOUT_8CYCLES
DECL|CMU_CTRL_LFXOTIMEOUT_DEFAULT|macro|CMU_CTRL_LFXOTIMEOUT_DEFAULT
DECL|CMU_FREEZE_REGFREEZE_DEFAULT|macro|CMU_FREEZE_REGFREEZE_DEFAULT
DECL|CMU_FREEZE_REGFREEZE_FREEZE|macro|CMU_FREEZE_REGFREEZE_FREEZE
DECL|CMU_FREEZE_REGFREEZE_UPDATE|macro|CMU_FREEZE_REGFREEZE_UPDATE
DECL|CMU_FREEZE_REGFREEZE|macro|CMU_FREEZE_REGFREEZE
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_DEFAULT|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_DEFAULT
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK
DECL|CMU_HFCORECLKDIV_HFCORECLKLEDIV_DEFAULT|macro|CMU_HFCORECLKDIV_HFCORECLKLEDIV_DEFAULT
DECL|CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV2|macro|CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV2
DECL|CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV4|macro|CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV4
DECL|CMU_HFCORECLKDIV_HFCORECLKLEDIV|macro|CMU_HFCORECLKDIV_HFCORECLKLEDIV
DECL|CMU_HFCORECLKEN0_AES_DEFAULT|macro|CMU_HFCORECLKEN0_AES_DEFAULT
DECL|CMU_HFCORECLKEN0_AES|macro|CMU_HFCORECLKEN0_AES
DECL|CMU_HFCORECLKEN0_DMA_DEFAULT|macro|CMU_HFCORECLKEN0_DMA_DEFAULT
DECL|CMU_HFCORECLKEN0_DMA|macro|CMU_HFCORECLKEN0_DMA
DECL|CMU_HFCORECLKEN0_EBI_DEFAULT|macro|CMU_HFCORECLKEN0_EBI_DEFAULT
DECL|CMU_HFCORECLKEN0_EBI|macro|CMU_HFCORECLKEN0_EBI
DECL|CMU_HFCORECLKEN0_LE_DEFAULT|macro|CMU_HFCORECLKEN0_LE_DEFAULT
DECL|CMU_HFCORECLKEN0_LE|macro|CMU_HFCORECLKEN0_LE
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_DEFAULT|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_DEFAULT
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK128|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK128
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK16|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK16
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK256|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK256
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK2|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK2
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK32|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK32
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK4|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK4
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK512|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK512
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK64|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK64
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK8|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK8
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK
DECL|CMU_HFPERCLKDIV_HFPERCLKEN_DEFAULT|macro|CMU_HFPERCLKDIV_HFPERCLKEN_DEFAULT
DECL|CMU_HFPERCLKDIV_HFPERCLKEN|macro|CMU_HFPERCLKDIV_HFPERCLKEN
DECL|CMU_HFPERCLKEN0_ACMP0_DEFAULT|macro|CMU_HFPERCLKEN0_ACMP0_DEFAULT
DECL|CMU_HFPERCLKEN0_ACMP0|macro|CMU_HFPERCLKEN0_ACMP0
DECL|CMU_HFPERCLKEN0_ACMP1_DEFAULT|macro|CMU_HFPERCLKEN0_ACMP1_DEFAULT
DECL|CMU_HFPERCLKEN0_ACMP1|macro|CMU_HFPERCLKEN0_ACMP1
DECL|CMU_HFPERCLKEN0_ADC0_DEFAULT|macro|CMU_HFPERCLKEN0_ADC0_DEFAULT
DECL|CMU_HFPERCLKEN0_ADC0|macro|CMU_HFPERCLKEN0_ADC0
DECL|CMU_HFPERCLKEN0_DAC0_DEFAULT|macro|CMU_HFPERCLKEN0_DAC0_DEFAULT
DECL|CMU_HFPERCLKEN0_DAC0|macro|CMU_HFPERCLKEN0_DAC0
DECL|CMU_HFPERCLKEN0_GPIO_DEFAULT|macro|CMU_HFPERCLKEN0_GPIO_DEFAULT
DECL|CMU_HFPERCLKEN0_GPIO|macro|CMU_HFPERCLKEN0_GPIO
DECL|CMU_HFPERCLKEN0_I2C0_DEFAULT|macro|CMU_HFPERCLKEN0_I2C0_DEFAULT
DECL|CMU_HFPERCLKEN0_I2C0|macro|CMU_HFPERCLKEN0_I2C0
DECL|CMU_HFPERCLKEN0_I2C1_DEFAULT|macro|CMU_HFPERCLKEN0_I2C1_DEFAULT
DECL|CMU_HFPERCLKEN0_I2C1|macro|CMU_HFPERCLKEN0_I2C1
DECL|CMU_HFPERCLKEN0_PRS_DEFAULT|macro|CMU_HFPERCLKEN0_PRS_DEFAULT
DECL|CMU_HFPERCLKEN0_PRS|macro|CMU_HFPERCLKEN0_PRS
DECL|CMU_HFPERCLKEN0_TIMER0_DEFAULT|macro|CMU_HFPERCLKEN0_TIMER0_DEFAULT
DECL|CMU_HFPERCLKEN0_TIMER0|macro|CMU_HFPERCLKEN0_TIMER0
DECL|CMU_HFPERCLKEN0_TIMER1_DEFAULT|macro|CMU_HFPERCLKEN0_TIMER1_DEFAULT
DECL|CMU_HFPERCLKEN0_TIMER1|macro|CMU_HFPERCLKEN0_TIMER1
DECL|CMU_HFPERCLKEN0_TIMER2_DEFAULT|macro|CMU_HFPERCLKEN0_TIMER2_DEFAULT
DECL|CMU_HFPERCLKEN0_TIMER2|macro|CMU_HFPERCLKEN0_TIMER2
DECL|CMU_HFPERCLKEN0_TIMER3_DEFAULT|macro|CMU_HFPERCLKEN0_TIMER3_DEFAULT
DECL|CMU_HFPERCLKEN0_TIMER3|macro|CMU_HFPERCLKEN0_TIMER3
DECL|CMU_HFPERCLKEN0_UART0_DEFAULT|macro|CMU_HFPERCLKEN0_UART0_DEFAULT
DECL|CMU_HFPERCLKEN0_UART0|macro|CMU_HFPERCLKEN0_UART0
DECL|CMU_HFPERCLKEN0_UART1_DEFAULT|macro|CMU_HFPERCLKEN0_UART1_DEFAULT
DECL|CMU_HFPERCLKEN0_UART1|macro|CMU_HFPERCLKEN0_UART1
DECL|CMU_HFPERCLKEN0_USART0_DEFAULT|macro|CMU_HFPERCLKEN0_USART0_DEFAULT
DECL|CMU_HFPERCLKEN0_USART0|macro|CMU_HFPERCLKEN0_USART0
DECL|CMU_HFPERCLKEN0_USART1_DEFAULT|macro|CMU_HFPERCLKEN0_USART1_DEFAULT
DECL|CMU_HFPERCLKEN0_USART1|macro|CMU_HFPERCLKEN0_USART1
DECL|CMU_HFPERCLKEN0_USART2_DEFAULT|macro|CMU_HFPERCLKEN0_USART2_DEFAULT
DECL|CMU_HFPERCLKEN0_USART2|macro|CMU_HFPERCLKEN0_USART2
DECL|CMU_HFPERCLKEN0_VCMP_DEFAULT|macro|CMU_HFPERCLKEN0_VCMP_DEFAULT
DECL|CMU_HFPERCLKEN0_VCMP|macro|CMU_HFPERCLKEN0_VCMP
DECL|CMU_HFRCOCTRL_BAND_11MHZ|macro|CMU_HFRCOCTRL_BAND_11MHZ
DECL|CMU_HFRCOCTRL_BAND_14MHZ|macro|CMU_HFRCOCTRL_BAND_14MHZ
DECL|CMU_HFRCOCTRL_BAND_1MHZ|macro|CMU_HFRCOCTRL_BAND_1MHZ
DECL|CMU_HFRCOCTRL_BAND_21MHZ|macro|CMU_HFRCOCTRL_BAND_21MHZ
DECL|CMU_HFRCOCTRL_BAND_28MHZ|macro|CMU_HFRCOCTRL_BAND_28MHZ
DECL|CMU_HFRCOCTRL_BAND_7MHZ|macro|CMU_HFRCOCTRL_BAND_7MHZ
DECL|CMU_HFRCOCTRL_BAND_DEFAULT|macro|CMU_HFRCOCTRL_BAND_DEFAULT
DECL|CMU_HFRCOCTRL_SUDELAY_DEFAULT|macro|CMU_HFRCOCTRL_SUDELAY_DEFAULT
DECL|CMU_HFRCOCTRL_TUNING_DEFAULT|macro|CMU_HFRCOCTRL_TUNING_DEFAULT
DECL|CMU_IEN_AUXHFRCORDY_DEFAULT|macro|CMU_IEN_AUXHFRCORDY_DEFAULT
DECL|CMU_IEN_AUXHFRCORDY|macro|CMU_IEN_AUXHFRCORDY
DECL|CMU_IEN_CALOF_DEFAULT|macro|CMU_IEN_CALOF_DEFAULT
DECL|CMU_IEN_CALOF|macro|CMU_IEN_CALOF
DECL|CMU_IEN_CALRDY_DEFAULT|macro|CMU_IEN_CALRDY_DEFAULT
DECL|CMU_IEN_CALRDY|macro|CMU_IEN_CALRDY
DECL|CMU_IEN_HFRCORDY_DEFAULT|macro|CMU_IEN_HFRCORDY_DEFAULT
DECL|CMU_IEN_HFRCORDY|macro|CMU_IEN_HFRCORDY
DECL|CMU_IEN_HFXORDY_DEFAULT|macro|CMU_IEN_HFXORDY_DEFAULT
DECL|CMU_IEN_HFXORDY|macro|CMU_IEN_HFXORDY
DECL|CMU_IEN_LFRCORDY_DEFAULT|macro|CMU_IEN_LFRCORDY_DEFAULT
DECL|CMU_IEN_LFRCORDY|macro|CMU_IEN_LFRCORDY
DECL|CMU_IEN_LFXORDY_DEFAULT|macro|CMU_IEN_LFXORDY_DEFAULT
DECL|CMU_IEN_LFXORDY|macro|CMU_IEN_LFXORDY
DECL|CMU_IFC_AUXHFRCORDY_DEFAULT|macro|CMU_IFC_AUXHFRCORDY_DEFAULT
DECL|CMU_IFC_AUXHFRCORDY|macro|CMU_IFC_AUXHFRCORDY
DECL|CMU_IFC_CALOF_DEFAULT|macro|CMU_IFC_CALOF_DEFAULT
DECL|CMU_IFC_CALOF|macro|CMU_IFC_CALOF
DECL|CMU_IFC_CALRDY_DEFAULT|macro|CMU_IFC_CALRDY_DEFAULT
DECL|CMU_IFC_CALRDY|macro|CMU_IFC_CALRDY
DECL|CMU_IFC_HFRCORDY_DEFAULT|macro|CMU_IFC_HFRCORDY_DEFAULT
DECL|CMU_IFC_HFRCORDY|macro|CMU_IFC_HFRCORDY
DECL|CMU_IFC_HFXORDY_DEFAULT|macro|CMU_IFC_HFXORDY_DEFAULT
DECL|CMU_IFC_HFXORDY|macro|CMU_IFC_HFXORDY
DECL|CMU_IFC_LFRCORDY_DEFAULT|macro|CMU_IFC_LFRCORDY_DEFAULT
DECL|CMU_IFC_LFRCORDY|macro|CMU_IFC_LFRCORDY
DECL|CMU_IFC_LFXORDY_DEFAULT|macro|CMU_IFC_LFXORDY_DEFAULT
DECL|CMU_IFC_LFXORDY|macro|CMU_IFC_LFXORDY
DECL|CMU_IFS_AUXHFRCORDY_DEFAULT|macro|CMU_IFS_AUXHFRCORDY_DEFAULT
DECL|CMU_IFS_AUXHFRCORDY|macro|CMU_IFS_AUXHFRCORDY
DECL|CMU_IFS_CALOF_DEFAULT|macro|CMU_IFS_CALOF_DEFAULT
DECL|CMU_IFS_CALOF|macro|CMU_IFS_CALOF
DECL|CMU_IFS_CALRDY_DEFAULT|macro|CMU_IFS_CALRDY_DEFAULT
DECL|CMU_IFS_CALRDY|macro|CMU_IFS_CALRDY
DECL|CMU_IFS_HFRCORDY_DEFAULT|macro|CMU_IFS_HFRCORDY_DEFAULT
DECL|CMU_IFS_HFRCORDY|macro|CMU_IFS_HFRCORDY
DECL|CMU_IFS_HFXORDY_DEFAULT|macro|CMU_IFS_HFXORDY_DEFAULT
DECL|CMU_IFS_HFXORDY|macro|CMU_IFS_HFXORDY
DECL|CMU_IFS_LFRCORDY_DEFAULT|macro|CMU_IFS_LFRCORDY_DEFAULT
DECL|CMU_IFS_LFRCORDY|macro|CMU_IFS_LFRCORDY
DECL|CMU_IFS_LFXORDY_DEFAULT|macro|CMU_IFS_LFXORDY_DEFAULT
DECL|CMU_IFS_LFXORDY|macro|CMU_IFS_LFXORDY
DECL|CMU_IF_AUXHFRCORDY_DEFAULT|macro|CMU_IF_AUXHFRCORDY_DEFAULT
DECL|CMU_IF_AUXHFRCORDY|macro|CMU_IF_AUXHFRCORDY
DECL|CMU_IF_CALOF_DEFAULT|macro|CMU_IF_CALOF_DEFAULT
DECL|CMU_IF_CALOF|macro|CMU_IF_CALOF
DECL|CMU_IF_CALRDY_DEFAULT|macro|CMU_IF_CALRDY_DEFAULT
DECL|CMU_IF_CALRDY|macro|CMU_IF_CALRDY
DECL|CMU_IF_HFRCORDY_DEFAULT|macro|CMU_IF_HFRCORDY_DEFAULT
DECL|CMU_IF_HFRCORDY|macro|CMU_IF_HFRCORDY
DECL|CMU_IF_HFXORDY_DEFAULT|macro|CMU_IF_HFXORDY_DEFAULT
DECL|CMU_IF_HFXORDY|macro|CMU_IF_HFXORDY
DECL|CMU_IF_LFRCORDY_DEFAULT|macro|CMU_IF_LFRCORDY_DEFAULT
DECL|CMU_IF_LFRCORDY|macro|CMU_IF_LFRCORDY
DECL|CMU_IF_LFXORDY_DEFAULT|macro|CMU_IF_LFXORDY_DEFAULT
DECL|CMU_IF_LFXORDY|macro|CMU_IF_LFXORDY
DECL|CMU_IRQn|enumerator|CMU_IRQn = 32, /*!< 32 EFM32 CMU Interrupt */
DECL|CMU_LCDCTRL_FDIV_DEFAULT|macro|CMU_LCDCTRL_FDIV_DEFAULT
DECL|CMU_LCDCTRL_VBFDIV_DEFAULT|macro|CMU_LCDCTRL_VBFDIV_DEFAULT
DECL|CMU_LCDCTRL_VBFDIV_DIV128|macro|CMU_LCDCTRL_VBFDIV_DIV128
DECL|CMU_LCDCTRL_VBFDIV_DIV16|macro|CMU_LCDCTRL_VBFDIV_DIV16
DECL|CMU_LCDCTRL_VBFDIV_DIV1|macro|CMU_LCDCTRL_VBFDIV_DIV1
DECL|CMU_LCDCTRL_VBFDIV_DIV2|macro|CMU_LCDCTRL_VBFDIV_DIV2
DECL|CMU_LCDCTRL_VBFDIV_DIV32|macro|CMU_LCDCTRL_VBFDIV_DIV32
DECL|CMU_LCDCTRL_VBFDIV_DIV4|macro|CMU_LCDCTRL_VBFDIV_DIV4
DECL|CMU_LCDCTRL_VBFDIV_DIV64|macro|CMU_LCDCTRL_VBFDIV_DIV64
DECL|CMU_LCDCTRL_VBFDIV_DIV8|macro|CMU_LCDCTRL_VBFDIV_DIV8
DECL|CMU_LCDCTRL_VBOOSTEN_DEFAULT|macro|CMU_LCDCTRL_VBOOSTEN_DEFAULT
DECL|CMU_LCDCTRL_VBOOSTEN|macro|CMU_LCDCTRL_VBOOSTEN
DECL|CMU_LFACLKEN0_LCD_DEFAULT|macro|CMU_LFACLKEN0_LCD_DEFAULT
DECL|CMU_LFACLKEN0_LCD|macro|CMU_LFACLKEN0_LCD
DECL|CMU_LFACLKEN0_LESENSE_DEFAULT|macro|CMU_LFACLKEN0_LESENSE_DEFAULT
DECL|CMU_LFACLKEN0_LESENSE|macro|CMU_LFACLKEN0_LESENSE
DECL|CMU_LFACLKEN0_LETIMER0_DEFAULT|macro|CMU_LFACLKEN0_LETIMER0_DEFAULT
DECL|CMU_LFACLKEN0_LETIMER0|macro|CMU_LFACLKEN0_LETIMER0
DECL|CMU_LFACLKEN0_RTC_DEFAULT|macro|CMU_LFACLKEN0_RTC_DEFAULT
DECL|CMU_LFACLKEN0_RTC|macro|CMU_LFACLKEN0_RTC
DECL|CMU_LFAPRESC0_LCD_DIV128|macro|CMU_LFAPRESC0_LCD_DIV128
DECL|CMU_LFAPRESC0_LCD_DIV16|macro|CMU_LFAPRESC0_LCD_DIV16
DECL|CMU_LFAPRESC0_LCD_DIV32|macro|CMU_LFAPRESC0_LCD_DIV32
DECL|CMU_LFAPRESC0_LCD_DIV64|macro|CMU_LFAPRESC0_LCD_DIV64
DECL|CMU_LFAPRESC0_LESENSE_DIV1|macro|CMU_LFAPRESC0_LESENSE_DIV1
DECL|CMU_LFAPRESC0_LESENSE_DIV2|macro|CMU_LFAPRESC0_LESENSE_DIV2
DECL|CMU_LFAPRESC0_LESENSE_DIV4|macro|CMU_LFAPRESC0_LESENSE_DIV4
DECL|CMU_LFAPRESC0_LESENSE_DIV8|macro|CMU_LFAPRESC0_LESENSE_DIV8
DECL|CMU_LFAPRESC0_LETIMER0_DIV1024|macro|CMU_LFAPRESC0_LETIMER0_DIV1024
DECL|CMU_LFAPRESC0_LETIMER0_DIV128|macro|CMU_LFAPRESC0_LETIMER0_DIV128
DECL|CMU_LFAPRESC0_LETIMER0_DIV16384|macro|CMU_LFAPRESC0_LETIMER0_DIV16384
DECL|CMU_LFAPRESC0_LETIMER0_DIV16|macro|CMU_LFAPRESC0_LETIMER0_DIV16
DECL|CMU_LFAPRESC0_LETIMER0_DIV1|macro|CMU_LFAPRESC0_LETIMER0_DIV1
DECL|CMU_LFAPRESC0_LETIMER0_DIV2048|macro|CMU_LFAPRESC0_LETIMER0_DIV2048
DECL|CMU_LFAPRESC0_LETIMER0_DIV256|macro|CMU_LFAPRESC0_LETIMER0_DIV256
DECL|CMU_LFAPRESC0_LETIMER0_DIV2|macro|CMU_LFAPRESC0_LETIMER0_DIV2
DECL|CMU_LFAPRESC0_LETIMER0_DIV32768|macro|CMU_LFAPRESC0_LETIMER0_DIV32768
DECL|CMU_LFAPRESC0_LETIMER0_DIV32|macro|CMU_LFAPRESC0_LETIMER0_DIV32
DECL|CMU_LFAPRESC0_LETIMER0_DIV4096|macro|CMU_LFAPRESC0_LETIMER0_DIV4096
DECL|CMU_LFAPRESC0_LETIMER0_DIV4|macro|CMU_LFAPRESC0_LETIMER0_DIV4
DECL|CMU_LFAPRESC0_LETIMER0_DIV512|macro|CMU_LFAPRESC0_LETIMER0_DIV512
DECL|CMU_LFAPRESC0_LETIMER0_DIV64|macro|CMU_LFAPRESC0_LETIMER0_DIV64
DECL|CMU_LFAPRESC0_LETIMER0_DIV8192|macro|CMU_LFAPRESC0_LETIMER0_DIV8192
DECL|CMU_LFAPRESC0_LETIMER0_DIV8|macro|CMU_LFAPRESC0_LETIMER0_DIV8
DECL|CMU_LFAPRESC0_RTC_DIV1024|macro|CMU_LFAPRESC0_RTC_DIV1024
DECL|CMU_LFAPRESC0_RTC_DIV128|macro|CMU_LFAPRESC0_RTC_DIV128
DECL|CMU_LFAPRESC0_RTC_DIV16384|macro|CMU_LFAPRESC0_RTC_DIV16384
DECL|CMU_LFAPRESC0_RTC_DIV16|macro|CMU_LFAPRESC0_RTC_DIV16
DECL|CMU_LFAPRESC0_RTC_DIV1|macro|CMU_LFAPRESC0_RTC_DIV1
DECL|CMU_LFAPRESC0_RTC_DIV2048|macro|CMU_LFAPRESC0_RTC_DIV2048
DECL|CMU_LFAPRESC0_RTC_DIV256|macro|CMU_LFAPRESC0_RTC_DIV256
DECL|CMU_LFAPRESC0_RTC_DIV2|macro|CMU_LFAPRESC0_RTC_DIV2
DECL|CMU_LFAPRESC0_RTC_DIV32768|macro|CMU_LFAPRESC0_RTC_DIV32768
DECL|CMU_LFAPRESC0_RTC_DIV32|macro|CMU_LFAPRESC0_RTC_DIV32
DECL|CMU_LFAPRESC0_RTC_DIV4096|macro|CMU_LFAPRESC0_RTC_DIV4096
DECL|CMU_LFAPRESC0_RTC_DIV4|macro|CMU_LFAPRESC0_RTC_DIV4
DECL|CMU_LFAPRESC0_RTC_DIV512|macro|CMU_LFAPRESC0_RTC_DIV512
DECL|CMU_LFAPRESC0_RTC_DIV64|macro|CMU_LFAPRESC0_RTC_DIV64
DECL|CMU_LFAPRESC0_RTC_DIV8192|macro|CMU_LFAPRESC0_RTC_DIV8192
DECL|CMU_LFAPRESC0_RTC_DIV8|macro|CMU_LFAPRESC0_RTC_DIV8
DECL|CMU_LFBCLKEN0_LEUART0_DEFAULT|macro|CMU_LFBCLKEN0_LEUART0_DEFAULT
DECL|CMU_LFBCLKEN0_LEUART0|macro|CMU_LFBCLKEN0_LEUART0
DECL|CMU_LFBCLKEN0_LEUART1_DEFAULT|macro|CMU_LFBCLKEN0_LEUART1_DEFAULT
DECL|CMU_LFBCLKEN0_LEUART1|macro|CMU_LFBCLKEN0_LEUART1
DECL|CMU_LFBPRESC0_LEUART0_DIV1|macro|CMU_LFBPRESC0_LEUART0_DIV1
DECL|CMU_LFBPRESC0_LEUART0_DIV2|macro|CMU_LFBPRESC0_LEUART0_DIV2
DECL|CMU_LFBPRESC0_LEUART0_DIV4|macro|CMU_LFBPRESC0_LEUART0_DIV4
DECL|CMU_LFBPRESC0_LEUART0_DIV8|macro|CMU_LFBPRESC0_LEUART0_DIV8
DECL|CMU_LFBPRESC0_LEUART1_DIV1|macro|CMU_LFBPRESC0_LEUART1_DIV1
DECL|CMU_LFBPRESC0_LEUART1_DIV2|macro|CMU_LFBPRESC0_LEUART1_DIV2
DECL|CMU_LFBPRESC0_LEUART1_DIV4|macro|CMU_LFBPRESC0_LEUART1_DIV4
DECL|CMU_LFBPRESC0_LEUART1_DIV8|macro|CMU_LFBPRESC0_LEUART1_DIV8
DECL|CMU_LFCLKSEL_LFAE_DEFAULT|macro|CMU_LFCLKSEL_LFAE_DEFAULT
DECL|CMU_LFCLKSEL_LFAE_DISABLED|macro|CMU_LFCLKSEL_LFAE_DISABLED
DECL|CMU_LFCLKSEL_LFAE_ULFRCO|macro|CMU_LFCLKSEL_LFAE_ULFRCO
DECL|CMU_LFCLKSEL_LFAE|macro|CMU_LFCLKSEL_LFAE
DECL|CMU_LFCLKSEL_LFA_DEFAULT|macro|CMU_LFCLKSEL_LFA_DEFAULT
DECL|CMU_LFCLKSEL_LFA_DISABLED|macro|CMU_LFCLKSEL_LFA_DISABLED
DECL|CMU_LFCLKSEL_LFA_HFCORECLKLEDIV2|macro|CMU_LFCLKSEL_LFA_HFCORECLKLEDIV2
DECL|CMU_LFCLKSEL_LFA_LFRCO|macro|CMU_LFCLKSEL_LFA_LFRCO
DECL|CMU_LFCLKSEL_LFA_LFXO|macro|CMU_LFCLKSEL_LFA_LFXO
DECL|CMU_LFCLKSEL_LFBE_DEFAULT|macro|CMU_LFCLKSEL_LFBE_DEFAULT
DECL|CMU_LFCLKSEL_LFBE_DISABLED|macro|CMU_LFCLKSEL_LFBE_DISABLED
DECL|CMU_LFCLKSEL_LFBE_ULFRCO|macro|CMU_LFCLKSEL_LFBE_ULFRCO
DECL|CMU_LFCLKSEL_LFBE|macro|CMU_LFCLKSEL_LFBE
DECL|CMU_LFCLKSEL_LFB_DEFAULT|macro|CMU_LFCLKSEL_LFB_DEFAULT
DECL|CMU_LFCLKSEL_LFB_DISABLED|macro|CMU_LFCLKSEL_LFB_DISABLED
DECL|CMU_LFCLKSEL_LFB_HFCORECLKLEDIV2|macro|CMU_LFCLKSEL_LFB_HFCORECLKLEDIV2
DECL|CMU_LFCLKSEL_LFB_LFRCO|macro|CMU_LFCLKSEL_LFB_LFRCO
DECL|CMU_LFCLKSEL_LFB_LFXO|macro|CMU_LFCLKSEL_LFB_LFXO
DECL|CMU_LFRCOCTRL_TUNING_DEFAULT|macro|CMU_LFRCOCTRL_TUNING_DEFAULT
DECL|CMU_LOCK_LOCKKEY_DEFAULT|macro|CMU_LOCK_LOCKKEY_DEFAULT
DECL|CMU_LOCK_LOCKKEY_LOCKED|macro|CMU_LOCK_LOCKKEY_LOCKED
DECL|CMU_LOCK_LOCKKEY_LOCK|macro|CMU_LOCK_LOCKKEY_LOCK
DECL|CMU_LOCK_LOCKKEY_UNLOCKED|macro|CMU_LOCK_LOCKKEY_UNLOCKED
DECL|CMU_LOCK_LOCKKEY_UNLOCK|macro|CMU_LOCK_LOCKKEY_UNLOCK
DECL|CMU_OSCENCMD_AUXHFRCODIS_DEFAULT|macro|CMU_OSCENCMD_AUXHFRCODIS_DEFAULT
DECL|CMU_OSCENCMD_AUXHFRCODIS|macro|CMU_OSCENCMD_AUXHFRCODIS
DECL|CMU_OSCENCMD_AUXHFRCOEN_DEFAULT|macro|CMU_OSCENCMD_AUXHFRCOEN_DEFAULT
DECL|CMU_OSCENCMD_AUXHFRCOEN|macro|CMU_OSCENCMD_AUXHFRCOEN
DECL|CMU_OSCENCMD_HFRCODIS_DEFAULT|macro|CMU_OSCENCMD_HFRCODIS_DEFAULT
DECL|CMU_OSCENCMD_HFRCODIS|macro|CMU_OSCENCMD_HFRCODIS
DECL|CMU_OSCENCMD_HFRCOEN_DEFAULT|macro|CMU_OSCENCMD_HFRCOEN_DEFAULT
DECL|CMU_OSCENCMD_HFRCOEN|macro|CMU_OSCENCMD_HFRCOEN
DECL|CMU_OSCENCMD_HFXODIS_DEFAULT|macro|CMU_OSCENCMD_HFXODIS_DEFAULT
DECL|CMU_OSCENCMD_HFXODIS|macro|CMU_OSCENCMD_HFXODIS
DECL|CMU_OSCENCMD_HFXOEN_DEFAULT|macro|CMU_OSCENCMD_HFXOEN_DEFAULT
DECL|CMU_OSCENCMD_HFXOEN|macro|CMU_OSCENCMD_HFXOEN
DECL|CMU_OSCENCMD_LFRCODIS_DEFAULT|macro|CMU_OSCENCMD_LFRCODIS_DEFAULT
DECL|CMU_OSCENCMD_LFRCODIS|macro|CMU_OSCENCMD_LFRCODIS
DECL|CMU_OSCENCMD_LFRCOEN_DEFAULT|macro|CMU_OSCENCMD_LFRCOEN_DEFAULT
DECL|CMU_OSCENCMD_LFRCOEN|macro|CMU_OSCENCMD_LFRCOEN
DECL|CMU_OSCENCMD_LFXODIS_DEFAULT|macro|CMU_OSCENCMD_LFXODIS_DEFAULT
DECL|CMU_OSCENCMD_LFXODIS|macro|CMU_OSCENCMD_LFXODIS
DECL|CMU_OSCENCMD_LFXOEN_DEFAULT|macro|CMU_OSCENCMD_LFXOEN_DEFAULT
DECL|CMU_OSCENCMD_LFXOEN|macro|CMU_OSCENCMD_LFXOEN
DECL|CMU_PCNTCTRL_PCNT0CLKEN_DEFAULT|macro|CMU_PCNTCTRL_PCNT0CLKEN_DEFAULT
DECL|CMU_PCNTCTRL_PCNT0CLKEN|macro|CMU_PCNTCTRL_PCNT0CLKEN
DECL|CMU_PCNTCTRL_PCNT0CLKSEL_DEFAULT|macro|CMU_PCNTCTRL_PCNT0CLKSEL_DEFAULT
DECL|CMU_PCNTCTRL_PCNT0CLKSEL_LFACLK|macro|CMU_PCNTCTRL_PCNT0CLKSEL_LFACLK
DECL|CMU_PCNTCTRL_PCNT0CLKSEL_PCNT0S0|macro|CMU_PCNTCTRL_PCNT0CLKSEL_PCNT0S0
DECL|CMU_PCNTCTRL_PCNT0CLKSEL|macro|CMU_PCNTCTRL_PCNT0CLKSEL
DECL|CMU_PCNTCTRL_PCNT1CLKEN_DEFAULT|macro|CMU_PCNTCTRL_PCNT1CLKEN_DEFAULT
DECL|CMU_PCNTCTRL_PCNT1CLKEN|macro|CMU_PCNTCTRL_PCNT1CLKEN
DECL|CMU_PCNTCTRL_PCNT1CLKSEL_DEFAULT|macro|CMU_PCNTCTRL_PCNT1CLKSEL_DEFAULT
DECL|CMU_PCNTCTRL_PCNT1CLKSEL_LFACLK|macro|CMU_PCNTCTRL_PCNT1CLKSEL_LFACLK
DECL|CMU_PCNTCTRL_PCNT1CLKSEL_PCNT1S0|macro|CMU_PCNTCTRL_PCNT1CLKSEL_PCNT1S0
DECL|CMU_PCNTCTRL_PCNT1CLKSEL|macro|CMU_PCNTCTRL_PCNT1CLKSEL
DECL|CMU_PCNTCTRL_PCNT2CLKEN_DEFAULT|macro|CMU_PCNTCTRL_PCNT2CLKEN_DEFAULT
DECL|CMU_PCNTCTRL_PCNT2CLKEN|macro|CMU_PCNTCTRL_PCNT2CLKEN
DECL|CMU_PCNTCTRL_PCNT2CLKSEL_DEFAULT|macro|CMU_PCNTCTRL_PCNT2CLKSEL_DEFAULT
DECL|CMU_PCNTCTRL_PCNT2CLKSEL_LFACLK|macro|CMU_PCNTCTRL_PCNT2CLKSEL_LFACLK
DECL|CMU_PCNTCTRL_PCNT2CLKSEL_PCNT2S0|macro|CMU_PCNTCTRL_PCNT2CLKSEL_PCNT2S0
DECL|CMU_PCNTCTRL_PCNT2CLKSEL|macro|CMU_PCNTCTRL_PCNT2CLKSEL
DECL|CMU_PRESENT|macro|CMU_PRESENT
DECL|CMU_ROUTE_CLKOUT0PEN_DEFAULT|macro|CMU_ROUTE_CLKOUT0PEN_DEFAULT
DECL|CMU_ROUTE_CLKOUT0PEN|macro|CMU_ROUTE_CLKOUT0PEN
DECL|CMU_ROUTE_CLKOUT1PEN_DEFAULT|macro|CMU_ROUTE_CLKOUT1PEN_DEFAULT
DECL|CMU_ROUTE_CLKOUT1PEN|macro|CMU_ROUTE_CLKOUT1PEN
DECL|CMU_ROUTE_LOCATION_DEFAULT|macro|CMU_ROUTE_LOCATION_DEFAULT
DECL|CMU_ROUTE_LOCATION_LOC0|macro|CMU_ROUTE_LOCATION_LOC0
DECL|CMU_ROUTE_LOCATION_LOC1|macro|CMU_ROUTE_LOCATION_LOC1
DECL|CMU_ROUTE_LOCATION_LOC2|macro|CMU_ROUTE_LOCATION_LOC2
DECL|CMU_STATUS_AUXHFRCOENS_DEFAULT|macro|CMU_STATUS_AUXHFRCOENS_DEFAULT
DECL|CMU_STATUS_AUXHFRCOENS|macro|CMU_STATUS_AUXHFRCOENS
DECL|CMU_STATUS_AUXHFRCORDY_DEFAULT|macro|CMU_STATUS_AUXHFRCORDY_DEFAULT
DECL|CMU_STATUS_AUXHFRCORDY|macro|CMU_STATUS_AUXHFRCORDY
DECL|CMU_STATUS_CALBSY_DEFAULT|macro|CMU_STATUS_CALBSY_DEFAULT
DECL|CMU_STATUS_CALBSY|macro|CMU_STATUS_CALBSY
DECL|CMU_STATUS_HFRCOENS_DEFAULT|macro|CMU_STATUS_HFRCOENS_DEFAULT
DECL|CMU_STATUS_HFRCOENS|macro|CMU_STATUS_HFRCOENS
DECL|CMU_STATUS_HFRCORDY_DEFAULT|macro|CMU_STATUS_HFRCORDY_DEFAULT
DECL|CMU_STATUS_HFRCORDY|macro|CMU_STATUS_HFRCORDY
DECL|CMU_STATUS_HFRCOSEL_DEFAULT|macro|CMU_STATUS_HFRCOSEL_DEFAULT
DECL|CMU_STATUS_HFRCOSEL|macro|CMU_STATUS_HFRCOSEL
DECL|CMU_STATUS_HFXOENS_DEFAULT|macro|CMU_STATUS_HFXOENS_DEFAULT
DECL|CMU_STATUS_HFXOENS|macro|CMU_STATUS_HFXOENS
DECL|CMU_STATUS_HFXORDY_DEFAULT|macro|CMU_STATUS_HFXORDY_DEFAULT
DECL|CMU_STATUS_HFXORDY|macro|CMU_STATUS_HFXORDY
DECL|CMU_STATUS_HFXOSEL_DEFAULT|macro|CMU_STATUS_HFXOSEL_DEFAULT
DECL|CMU_STATUS_HFXOSEL|macro|CMU_STATUS_HFXOSEL
DECL|CMU_STATUS_LFRCOENS_DEFAULT|macro|CMU_STATUS_LFRCOENS_DEFAULT
DECL|CMU_STATUS_LFRCOENS|macro|CMU_STATUS_LFRCOENS
DECL|CMU_STATUS_LFRCORDY_DEFAULT|macro|CMU_STATUS_LFRCORDY_DEFAULT
DECL|CMU_STATUS_LFRCORDY|macro|CMU_STATUS_LFRCORDY
DECL|CMU_STATUS_LFRCOSEL_DEFAULT|macro|CMU_STATUS_LFRCOSEL_DEFAULT
DECL|CMU_STATUS_LFRCOSEL|macro|CMU_STATUS_LFRCOSEL
DECL|CMU_STATUS_LFXOENS_DEFAULT|macro|CMU_STATUS_LFXOENS_DEFAULT
DECL|CMU_STATUS_LFXOENS|macro|CMU_STATUS_LFXOENS
DECL|CMU_STATUS_LFXORDY_DEFAULT|macro|CMU_STATUS_LFXORDY_DEFAULT
DECL|CMU_STATUS_LFXORDY|macro|CMU_STATUS_LFXORDY
DECL|CMU_STATUS_LFXOSEL_DEFAULT|macro|CMU_STATUS_LFXOSEL_DEFAULT
DECL|CMU_STATUS_LFXOSEL|macro|CMU_STATUS_LFXOSEL
DECL|CMU_SYNCBUSY_LFACLKEN0_DEFAULT|macro|CMU_SYNCBUSY_LFACLKEN0_DEFAULT
DECL|CMU_SYNCBUSY_LFACLKEN0|macro|CMU_SYNCBUSY_LFACLKEN0
DECL|CMU_SYNCBUSY_LFAPRESC0_DEFAULT|macro|CMU_SYNCBUSY_LFAPRESC0_DEFAULT
DECL|CMU_SYNCBUSY_LFAPRESC0|macro|CMU_SYNCBUSY_LFAPRESC0
DECL|CMU_SYNCBUSY_LFBCLKEN0_DEFAULT|macro|CMU_SYNCBUSY_LFBCLKEN0_DEFAULT
DECL|CMU_SYNCBUSY_LFBCLKEN0|macro|CMU_SYNCBUSY_LFBCLKEN0
DECL|CMU_SYNCBUSY_LFBPRESC0_DEFAULT|macro|CMU_SYNCBUSY_LFBPRESC0_DEFAULT
DECL|CMU_SYNCBUSY_LFBPRESC0|macro|CMU_SYNCBUSY_LFBPRESC0
DECL|CMU_TypeDef|typedef|} CMU_TypeDef; /** @} */
DECL|CMU_UNLOCK_CODE|macro|CMU_UNLOCK_CODE
DECL|CMU|macro|CMU
DECL|CTRL|member|__IOM uint32_t CTRL; /**< CMU Control Register */
DECL|DAC0_BASE|macro|DAC0_BASE
DECL|DAC0_IRQn|enumerator|DAC0_IRQn = 8, /*!< 8 EFM32 DAC0 Interrupt */
DECL|DAC0|macro|DAC0
DECL|DAC_COUNT|macro|DAC_COUNT
DECL|DAC_PRESENT|macro|DAC_PRESENT
DECL|DBG_COUNT|macro|DBG_COUNT
DECL|DBG_PRESENT|macro|DBG_PRESENT
DECL|DEVINFO_BASE|macro|DEVINFO_BASE
DECL|DEVINFO|macro|DEVINFO
DECL|DMA_BASE|macro|DMA_BASE
DECL|DMA_CHAN_COUNT|macro|DMA_CHAN_COUNT
DECL|DMA_COUNT|macro|DMA_COUNT
DECL|DMA_IRQn|enumerator|DMA_IRQn = 0, /*!< 0 EFM32 DMA Interrupt */
DECL|DMA_PRESENT|macro|DMA_PRESENT
DECL|DMA|macro|DMA
DECL|DebugMonitor_IRQn|enumerator|DebugMonitor_IRQn = -4, /*!< -4 Cortex-M4 Debug Monitor Interrupt */
DECL|EBI_BASE|macro|EBI_BASE
DECL|EBI_CODE_MEM_BASE|macro|EBI_CODE_MEM_BASE
DECL|EBI_CODE_MEM_BITS|macro|EBI_CODE_MEM_BITS
DECL|EBI_CODE_MEM_END|macro|EBI_CODE_MEM_END
DECL|EBI_CODE_MEM_SIZE|macro|EBI_CODE_MEM_SIZE
DECL|EBI_COUNT|macro|EBI_COUNT
DECL|EBI_IRQn|enumerator|EBI_IRQn = 37, /*!< 37 EFM32 EBI Interrupt */
DECL|EBI_MEM_BASE|macro|EBI_MEM_BASE
DECL|EBI_MEM_BITS|macro|EBI_MEM_BITS
DECL|EBI_MEM_END|macro|EBI_MEM_END
DECL|EBI_MEM_SIZE|macro|EBI_MEM_SIZE
DECL|EBI_PRESENT|macro|EBI_PRESENT
DECL|EBI|macro|EBI
DECL|EFM32WG890F64_H|macro|EFM32WG890F64_H
DECL|EFM32WG890F64|macro|EFM32WG890F64
DECL|EMU_BASE|macro|EMU_BASE
DECL|EMU_COUNT|macro|EMU_COUNT
DECL|EMU_IRQn|enumerator|EMU_IRQn = 38, /*!< 38 EFM32 EMU Interrupt */
DECL|EMU_PRESENT|macro|EMU_PRESENT
DECL|EMU_UNLOCK_CODE|macro|EMU_UNLOCK_CODE
DECL|EMU|macro|EMU
DECL|ETM_BASE|macro|ETM_BASE
DECL|ETM_COUNT|macro|ETM_COUNT
DECL|ETM_PRESENT|macro|ETM_PRESENT
DECL|ETM|macro|ETM
DECL|EXT_IRQ_COUNT|macro|EXT_IRQ_COUNT
DECL|FLASH_BASE|macro|FLASH_BASE
DECL|FLASH_MEM_BASE|macro|FLASH_MEM_BASE
DECL|FLASH_MEM_BITS|macro|FLASH_MEM_BITS
DECL|FLASH_MEM_END|macro|FLASH_MEM_END
DECL|FLASH_MEM_SIZE|macro|FLASH_MEM_SIZE
DECL|FLASH_PAGE_SIZE|macro|FLASH_PAGE_SIZE
DECL|FLASH_SIZE|macro|FLASH_SIZE
DECL|FPUEH_BASE|macro|FPUEH_BASE
DECL|FPUEH_COUNT|macro|FPUEH_COUNT
DECL|FPUEH_IRQn|enumerator|FPUEH_IRQn = 39, /*!< 39 EFM32 FPUEH Interrupt */
DECL|FPUEH_PRESENT|macro|FPUEH_PRESENT
DECL|FPUEH|macro|FPUEH
DECL|FREEZE|member|__IOM uint32_t FREEZE; /**< Freeze Register */
DECL|GPIO_BASE|macro|GPIO_BASE
DECL|GPIO_COUNT|macro|GPIO_COUNT
DECL|GPIO_EVEN_IRQn|enumerator|GPIO_EVEN_IRQn = 1, /*!< 1 EFM32 GPIO_EVEN Interrupt */
DECL|GPIO_ODD_IRQn|enumerator|GPIO_ODD_IRQn = 11, /*!< 11 EFM32 GPIO_ODD Interrupt */
DECL|GPIO_PRESENT|macro|GPIO_PRESENT
DECL|GPIO_UNLOCK_CODE|macro|GPIO_UNLOCK_CODE
DECL|GPIO|macro|GPIO
DECL|HFCORECLKDIV|member|__IOM uint32_t HFCORECLKDIV; /**< High Frequency Core Clock Division Register */
DECL|HFCORECLKEN0|member|__IOM uint32_t HFCORECLKEN0; /**< High Frequency Core Clock Enable Register 0 */
DECL|HFPERCLKDIV|member|__IOM uint32_t HFPERCLKDIV; /**< High Frequency Peripheral Clock Division Register */
DECL|HFPERCLKEN0|member|__IOM uint32_t HFPERCLKEN0; /**< High Frequency Peripheral Clock Enable Register 0 */
DECL|HFRCOCTRL|member|__IOM uint32_t HFRCOCTRL; /**< HFRCO Control Register */
DECL|HFXTAL_COUNT|macro|HFXTAL_COUNT
DECL|HFXTAL_PRESENT|macro|HFXTAL_PRESENT
DECL|HardFault_IRQn|enumerator|HardFault_IRQn = -13, /*!< -13 Cortex-M4 Hard Fault Interrupt */
DECL|I2C0_BASE|macro|I2C0_BASE
DECL|I2C0_IRQn|enumerator|I2C0_IRQn = 9, /*!< 9 EFM32 I2C0 Interrupt */
DECL|I2C0|macro|I2C0
DECL|I2C1_BASE|macro|I2C1_BASE
DECL|I2C1_IRQn|enumerator|I2C1_IRQn = 10, /*!< 10 EFM32 I2C1 Interrupt */
DECL|I2C1|macro|I2C1
DECL|I2C_COUNT|macro|I2C_COUNT
DECL|I2C_PRESENT|macro|I2C_PRESENT
DECL|IEN|member|__IOM uint32_t IEN; /**< Interrupt Enable Register */
DECL|IFC|member|__IOM uint32_t IFC; /**< Interrupt Flag Clear Register */
DECL|IFS|member|__IOM uint32_t IFS; /**< Interrupt Flag Set Register */
DECL|IF|member|__IM uint32_t IF; /**< Interrupt Flag Register */
DECL|IRQn_Type|typedef|} IRQn_Type;
DECL|IRQn|enum|typedef enum IRQn
DECL|LCDCTRL|member|__IOM uint32_t LCDCTRL; /**< LCD Control Register */
DECL|LCD_BASE|macro|LCD_BASE
DECL|LCD_COUNT|macro|LCD_COUNT
DECL|LCD_IRQn|enumerator|LCD_IRQn = 34, /*!< 34 EFM32 LCD Interrupt */
DECL|LCD_PRESENT|macro|LCD_PRESENT
DECL|LCD|macro|LCD
DECL|LESENSE_BASE|macro|LESENSE_BASE
DECL|LESENSE_COUNT|macro|LESENSE_COUNT
DECL|LESENSE_IRQn|enumerator|LESENSE_IRQn = 17, /*!< 17 EFM32 LESENSE Interrupt */
DECL|LESENSE_PRESENT|macro|LESENSE_PRESENT
DECL|LESENSE|macro|LESENSE
DECL|LETIMER0_BASE|macro|LETIMER0_BASE
DECL|LETIMER0_IRQn|enumerator|LETIMER0_IRQn = 26, /*!< 26 EFM32 LETIMER0 Interrupt */
DECL|LETIMER0|macro|LETIMER0
DECL|LETIMER_COUNT|macro|LETIMER_COUNT
DECL|LETIMER_PRESENT|macro|LETIMER_PRESENT
DECL|LEUART0_BASE|macro|LEUART0_BASE
DECL|LEUART0_IRQn|enumerator|LEUART0_IRQn = 24, /*!< 24 EFM32 LEUART0 Interrupt */
DECL|LEUART0|macro|LEUART0
DECL|LEUART1_BASE|macro|LEUART1_BASE
DECL|LEUART1_IRQn|enumerator|LEUART1_IRQn = 25, /*!< 25 EFM32 LEUART1 Interrupt */
DECL|LEUART1|macro|LEUART1
DECL|LEUART_COUNT|macro|LEUART_COUNT
DECL|LEUART_PRESENT|macro|LEUART_PRESENT
DECL|LE_COUNT|macro|LE_COUNT
DECL|LE_PRESENT|macro|LE_PRESENT
DECL|LFACLKEN0|member|__IOM uint32_t LFACLKEN0; /**< Low Frequency A Clock Enable Register 0 (Async Reg) */
DECL|LFAPRESC0|member|__IOM uint32_t LFAPRESC0; /**< Low Frequency A Prescaler Register 0 (Async Reg) */
DECL|LFBCLKEN0|member|__IOM uint32_t LFBCLKEN0; /**< Low Frequency B Clock Enable Register 0 (Async Reg) */
DECL|LFBPRESC0|member|__IOM uint32_t LFBPRESC0; /**< Low Frequency B Prescaler Register 0 (Async Reg) */
DECL|LFCLKSEL|member|__IOM uint32_t LFCLKSEL; /**< Low Frequency Clock Select Register */
DECL|LFRCOCTRL|member|__IOM uint32_t LFRCOCTRL; /**< LFRCO Control Register */
DECL|LFXTAL_COUNT|macro|LFXTAL_COUNT
DECL|LFXTAL_PRESENT|macro|LFXTAL_PRESENT
DECL|LOCKBITS_BASE|macro|LOCKBITS_BASE
DECL|LOCK|member|__IOM uint32_t LOCK; /**< Configuration Lock Register */
DECL|MSC_BASE|macro|MSC_BASE
DECL|MSC_COUNT|macro|MSC_COUNT
DECL|MSC_IRQn|enumerator|MSC_IRQn = 35, /*!< 35 EFM32 MSC Interrupt */
DECL|MSC_PRESENT|macro|MSC_PRESENT
DECL|MSC_UNLOCK_CODE|macro|MSC_UNLOCK_CODE
DECL|MSC|macro|MSC
DECL|MemoryManagement_IRQn|enumerator|MemoryManagement_IRQn = -12, /*!< -12 Cortex-M4 Memory Management Interrupt */
DECL|NonMaskableInt_IRQn|enumerator|NonMaskableInt_IRQn = -14, /*!< -14 Cortex-M4 Non Maskable Interrupt */
DECL|OPAMP_COUNT|macro|OPAMP_COUNT
DECL|OPAMP_PRESENT|macro|OPAMP_PRESENT
DECL|OSCENCMD|member|__IOM uint32_t OSCENCMD; /**< Oscillator Enable/Disable Command Register */
DECL|PART_NUMBER|macro|PART_NUMBER
DECL|PCNT0_BASE|macro|PCNT0_BASE
DECL|PCNT0_IRQn|enumerator|PCNT0_IRQn = 27, /*!< 27 EFM32 PCNT0 Interrupt */
DECL|PCNT0|macro|PCNT0
DECL|PCNT1_BASE|macro|PCNT1_BASE
DECL|PCNT1_IRQn|enumerator|PCNT1_IRQn = 28, /*!< 28 EFM32 PCNT1 Interrupt */
DECL|PCNT1|macro|PCNT1
DECL|PCNT2_BASE|macro|PCNT2_BASE
DECL|PCNT2_IRQn|enumerator|PCNT2_IRQn = 29, /*!< 29 EFM32 PCNT2 Interrupt */
DECL|PCNT2|macro|PCNT2
DECL|PCNTCTRL|member|__IOM uint32_t PCNTCTRL; /**< PCNT Control Register */
DECL|PCNT_COUNT|macro|PCNT_COUNT
DECL|PCNT_PRESENT|macro|PCNT_PRESENT
DECL|PER_MEM_BASE|macro|PER_MEM_BASE
DECL|PER_MEM_BITS|macro|PER_MEM_BITS
DECL|PER_MEM_END|macro|PER_MEM_END
DECL|PER_MEM_SIZE|macro|PER_MEM_SIZE
DECL|PRS_ACMP0_OUT|macro|PRS_ACMP0_OUT
DECL|PRS_ACMP1_OUT|macro|PRS_ACMP1_OUT
DECL|PRS_ADC0_SCAN|macro|PRS_ADC0_SCAN
DECL|PRS_ADC0_SINGLE|macro|PRS_ADC0_SINGLE
DECL|PRS_BASE|macro|PRS_BASE
DECL|PRS_BURTC_COMP0|macro|PRS_BURTC_COMP0
DECL|PRS_BURTC_OF|macro|PRS_BURTC_OF
DECL|PRS_CHAN_COUNT|macro|PRS_CHAN_COUNT
DECL|PRS_CH_CTRL_ASYNC_DEFAULT|macro|PRS_CH_CTRL_ASYNC_DEFAULT
DECL|PRS_CH_CTRL_ASYNC|macro|PRS_CH_CTRL_ASYNC
DECL|PRS_CH_CTRL_EDSEL_BOTHEDGES|macro|PRS_CH_CTRL_EDSEL_BOTHEDGES
DECL|PRS_CH_CTRL_EDSEL_DEFAULT|macro|PRS_CH_CTRL_EDSEL_DEFAULT
DECL|PRS_CH_CTRL_EDSEL_NEGEDGE|macro|PRS_CH_CTRL_EDSEL_NEGEDGE
DECL|PRS_CH_CTRL_EDSEL_OFF|macro|PRS_CH_CTRL_EDSEL_OFF
DECL|PRS_CH_CTRL_EDSEL_POSEDGE|macro|PRS_CH_CTRL_EDSEL_POSEDGE
DECL|PRS_CH_CTRL_SIGSEL_ACMP0OUT|macro|PRS_CH_CTRL_SIGSEL_ACMP0OUT
DECL|PRS_CH_CTRL_SIGSEL_ACMP1OUT|macro|PRS_CH_CTRL_SIGSEL_ACMP1OUT
DECL|PRS_CH_CTRL_SIGSEL_ADC0SCAN|macro|PRS_CH_CTRL_SIGSEL_ADC0SCAN
DECL|PRS_CH_CTRL_SIGSEL_ADC0SINGLE|macro|PRS_CH_CTRL_SIGSEL_ADC0SINGLE
DECL|PRS_CH_CTRL_SIGSEL_BURTCCOMP0|macro|PRS_CH_CTRL_SIGSEL_BURTCCOMP0
DECL|PRS_CH_CTRL_SIGSEL_BURTCOF|macro|PRS_CH_CTRL_SIGSEL_BURTCOF
DECL|PRS_CH_CTRL_SIGSEL_DAC0CH0|macro|PRS_CH_CTRL_SIGSEL_DAC0CH0
DECL|PRS_CH_CTRL_SIGSEL_DAC0CH1|macro|PRS_CH_CTRL_SIGSEL_DAC0CH1
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN0|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN0
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN10|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN10
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN11|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN11
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN12|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN12
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN13|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN13
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN14|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN14
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN15|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN15
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN1|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN1
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN2|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN2
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN3|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN3
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN4|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN4
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN5|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN5
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN6|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN6
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN7|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN7
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN8|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN8
DECL|PRS_CH_CTRL_SIGSEL_GPIOPIN9|macro|PRS_CH_CTRL_SIGSEL_GPIOPIN9
DECL|PRS_CH_CTRL_SIGSEL_LESENSEDEC0|macro|PRS_CH_CTRL_SIGSEL_LESENSEDEC0
DECL|PRS_CH_CTRL_SIGSEL_LESENSEDEC1|macro|PRS_CH_CTRL_SIGSEL_LESENSEDEC1
DECL|PRS_CH_CTRL_SIGSEL_LESENSEDEC2|macro|PRS_CH_CTRL_SIGSEL_LESENSEDEC2
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES0|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES0
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES10|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES10
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES11|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES11
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES12|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES12
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES13|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES13
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES14|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES14
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES15|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES15
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES1|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES1
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES2|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES2
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES3|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES3
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES4|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES4
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES5|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES5
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES6|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES6
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES7|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES7
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES8|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES8
DECL|PRS_CH_CTRL_SIGSEL_LESENSESCANRES9|macro|PRS_CH_CTRL_SIGSEL_LESENSESCANRES9
DECL|PRS_CH_CTRL_SIGSEL_LETIMER0CH0|macro|PRS_CH_CTRL_SIGSEL_LETIMER0CH0
DECL|PRS_CH_CTRL_SIGSEL_LETIMER0CH1|macro|PRS_CH_CTRL_SIGSEL_LETIMER0CH1
DECL|PRS_CH_CTRL_SIGSEL_RTCCOMP0|macro|PRS_CH_CTRL_SIGSEL_RTCCOMP0
DECL|PRS_CH_CTRL_SIGSEL_RTCCOMP1|macro|PRS_CH_CTRL_SIGSEL_RTCCOMP1
DECL|PRS_CH_CTRL_SIGSEL_RTCOF|macro|PRS_CH_CTRL_SIGSEL_RTCOF
DECL|PRS_CH_CTRL_SIGSEL_TIMER0CC0|macro|PRS_CH_CTRL_SIGSEL_TIMER0CC0
DECL|PRS_CH_CTRL_SIGSEL_TIMER0CC1|macro|PRS_CH_CTRL_SIGSEL_TIMER0CC1
DECL|PRS_CH_CTRL_SIGSEL_TIMER0CC2|macro|PRS_CH_CTRL_SIGSEL_TIMER0CC2
DECL|PRS_CH_CTRL_SIGSEL_TIMER0OF|macro|PRS_CH_CTRL_SIGSEL_TIMER0OF
DECL|PRS_CH_CTRL_SIGSEL_TIMER0UF|macro|PRS_CH_CTRL_SIGSEL_TIMER0UF
DECL|PRS_CH_CTRL_SIGSEL_TIMER1CC0|macro|PRS_CH_CTRL_SIGSEL_TIMER1CC0
DECL|PRS_CH_CTRL_SIGSEL_TIMER1CC1|macro|PRS_CH_CTRL_SIGSEL_TIMER1CC1
DECL|PRS_CH_CTRL_SIGSEL_TIMER1CC2|macro|PRS_CH_CTRL_SIGSEL_TIMER1CC2
DECL|PRS_CH_CTRL_SIGSEL_TIMER1OF|macro|PRS_CH_CTRL_SIGSEL_TIMER1OF
DECL|PRS_CH_CTRL_SIGSEL_TIMER1UF|macro|PRS_CH_CTRL_SIGSEL_TIMER1UF
DECL|PRS_CH_CTRL_SIGSEL_TIMER2CC0|macro|PRS_CH_CTRL_SIGSEL_TIMER2CC0
DECL|PRS_CH_CTRL_SIGSEL_TIMER2CC1|macro|PRS_CH_CTRL_SIGSEL_TIMER2CC1
DECL|PRS_CH_CTRL_SIGSEL_TIMER2CC2|macro|PRS_CH_CTRL_SIGSEL_TIMER2CC2
DECL|PRS_CH_CTRL_SIGSEL_TIMER2OF|macro|PRS_CH_CTRL_SIGSEL_TIMER2OF
DECL|PRS_CH_CTRL_SIGSEL_TIMER2UF|macro|PRS_CH_CTRL_SIGSEL_TIMER2UF
DECL|PRS_CH_CTRL_SIGSEL_TIMER3CC0|macro|PRS_CH_CTRL_SIGSEL_TIMER3CC0
DECL|PRS_CH_CTRL_SIGSEL_TIMER3CC1|macro|PRS_CH_CTRL_SIGSEL_TIMER3CC1
DECL|PRS_CH_CTRL_SIGSEL_TIMER3CC2|macro|PRS_CH_CTRL_SIGSEL_TIMER3CC2
DECL|PRS_CH_CTRL_SIGSEL_TIMER3OF|macro|PRS_CH_CTRL_SIGSEL_TIMER3OF
DECL|PRS_CH_CTRL_SIGSEL_TIMER3UF|macro|PRS_CH_CTRL_SIGSEL_TIMER3UF
DECL|PRS_CH_CTRL_SIGSEL_UART0RXDATAV|macro|PRS_CH_CTRL_SIGSEL_UART0RXDATAV
DECL|PRS_CH_CTRL_SIGSEL_UART0TXC|macro|PRS_CH_CTRL_SIGSEL_UART0TXC
DECL|PRS_CH_CTRL_SIGSEL_UART1RXDATAV|macro|PRS_CH_CTRL_SIGSEL_UART1RXDATAV
DECL|PRS_CH_CTRL_SIGSEL_UART1TXC|macro|PRS_CH_CTRL_SIGSEL_UART1TXC
DECL|PRS_CH_CTRL_SIGSEL_USART0IRTX|macro|PRS_CH_CTRL_SIGSEL_USART0IRTX
DECL|PRS_CH_CTRL_SIGSEL_USART0RXDATAV|macro|PRS_CH_CTRL_SIGSEL_USART0RXDATAV
DECL|PRS_CH_CTRL_SIGSEL_USART0TXC|macro|PRS_CH_CTRL_SIGSEL_USART0TXC
DECL|PRS_CH_CTRL_SIGSEL_USART1RXDATAV|macro|PRS_CH_CTRL_SIGSEL_USART1RXDATAV
DECL|PRS_CH_CTRL_SIGSEL_USART1TXC|macro|PRS_CH_CTRL_SIGSEL_USART1TXC
DECL|PRS_CH_CTRL_SIGSEL_USART2RXDATAV|macro|PRS_CH_CTRL_SIGSEL_USART2RXDATAV
DECL|PRS_CH_CTRL_SIGSEL_USART2TXC|macro|PRS_CH_CTRL_SIGSEL_USART2TXC
DECL|PRS_CH_CTRL_SIGSEL_VCMPOUT|macro|PRS_CH_CTRL_SIGSEL_VCMPOUT
DECL|PRS_CH_CTRL_SOURCESEL_ACMP0|macro|PRS_CH_CTRL_SOURCESEL_ACMP0
DECL|PRS_CH_CTRL_SOURCESEL_ACMP1|macro|PRS_CH_CTRL_SOURCESEL_ACMP1
DECL|PRS_CH_CTRL_SOURCESEL_ADC0|macro|PRS_CH_CTRL_SOURCESEL_ADC0
DECL|PRS_CH_CTRL_SOURCESEL_BURTC|macro|PRS_CH_CTRL_SOURCESEL_BURTC
DECL|PRS_CH_CTRL_SOURCESEL_DAC0|macro|PRS_CH_CTRL_SOURCESEL_DAC0
DECL|PRS_CH_CTRL_SOURCESEL_GPIOH|macro|PRS_CH_CTRL_SOURCESEL_GPIOH
DECL|PRS_CH_CTRL_SOURCESEL_GPIOL|macro|PRS_CH_CTRL_SOURCESEL_GPIOL
DECL|PRS_CH_CTRL_SOURCESEL_LESENSED|macro|PRS_CH_CTRL_SOURCESEL_LESENSED
DECL|PRS_CH_CTRL_SOURCESEL_LESENSEH|macro|PRS_CH_CTRL_SOURCESEL_LESENSEH
DECL|PRS_CH_CTRL_SOURCESEL_LESENSEL|macro|PRS_CH_CTRL_SOURCESEL_LESENSEL
DECL|PRS_CH_CTRL_SOURCESEL_LETIMER0|macro|PRS_CH_CTRL_SOURCESEL_LETIMER0
DECL|PRS_CH_CTRL_SOURCESEL_NONE|macro|PRS_CH_CTRL_SOURCESEL_NONE
DECL|PRS_CH_CTRL_SOURCESEL_RTC|macro|PRS_CH_CTRL_SOURCESEL_RTC
DECL|PRS_CH_CTRL_SOURCESEL_TIMER0|macro|PRS_CH_CTRL_SOURCESEL_TIMER0
DECL|PRS_CH_CTRL_SOURCESEL_TIMER1|macro|PRS_CH_CTRL_SOURCESEL_TIMER1
DECL|PRS_CH_CTRL_SOURCESEL_TIMER2|macro|PRS_CH_CTRL_SOURCESEL_TIMER2
DECL|PRS_CH_CTRL_SOURCESEL_TIMER3|macro|PRS_CH_CTRL_SOURCESEL_TIMER3
DECL|PRS_CH_CTRL_SOURCESEL_UART0|macro|PRS_CH_CTRL_SOURCESEL_UART0
DECL|PRS_CH_CTRL_SOURCESEL_UART1|macro|PRS_CH_CTRL_SOURCESEL_UART1
DECL|PRS_CH_CTRL_SOURCESEL_USART0|macro|PRS_CH_CTRL_SOURCESEL_USART0
DECL|PRS_CH_CTRL_SOURCESEL_USART1|macro|PRS_CH_CTRL_SOURCESEL_USART1
DECL|PRS_CH_CTRL_SOURCESEL_USART2|macro|PRS_CH_CTRL_SOURCESEL_USART2
DECL|PRS_CH_CTRL_SOURCESEL_VCMP|macro|PRS_CH_CTRL_SOURCESEL_VCMP
DECL|PRS_COUNT|macro|PRS_COUNT
DECL|PRS_DAC0_CH0|macro|PRS_DAC0_CH0
DECL|PRS_DAC0_CH1|macro|PRS_DAC0_CH1
DECL|PRS_GPIO_PIN0|macro|PRS_GPIO_PIN0
DECL|PRS_GPIO_PIN10|macro|PRS_GPIO_PIN10
DECL|PRS_GPIO_PIN11|macro|PRS_GPIO_PIN11
DECL|PRS_GPIO_PIN12|macro|PRS_GPIO_PIN12
DECL|PRS_GPIO_PIN13|macro|PRS_GPIO_PIN13
DECL|PRS_GPIO_PIN14|macro|PRS_GPIO_PIN14
DECL|PRS_GPIO_PIN15|macro|PRS_GPIO_PIN15
DECL|PRS_GPIO_PIN1|macro|PRS_GPIO_PIN1
DECL|PRS_GPIO_PIN2|macro|PRS_GPIO_PIN2
DECL|PRS_GPIO_PIN3|macro|PRS_GPIO_PIN3
DECL|PRS_GPIO_PIN4|macro|PRS_GPIO_PIN4
DECL|PRS_GPIO_PIN5|macro|PRS_GPIO_PIN5
DECL|PRS_GPIO_PIN6|macro|PRS_GPIO_PIN6
DECL|PRS_GPIO_PIN7|macro|PRS_GPIO_PIN7
DECL|PRS_GPIO_PIN8|macro|PRS_GPIO_PIN8
DECL|PRS_GPIO_PIN9|macro|PRS_GPIO_PIN9
DECL|PRS_LESENSE_DEC0|macro|PRS_LESENSE_DEC0
DECL|PRS_LESENSE_DEC1|macro|PRS_LESENSE_DEC1
DECL|PRS_LESENSE_DEC2|macro|PRS_LESENSE_DEC2
DECL|PRS_LESENSE_SCANRES0|macro|PRS_LESENSE_SCANRES0
DECL|PRS_LESENSE_SCANRES10|macro|PRS_LESENSE_SCANRES10
DECL|PRS_LESENSE_SCANRES11|macro|PRS_LESENSE_SCANRES11
DECL|PRS_LESENSE_SCANRES12|macro|PRS_LESENSE_SCANRES12
DECL|PRS_LESENSE_SCANRES13|macro|PRS_LESENSE_SCANRES13
DECL|PRS_LESENSE_SCANRES14|macro|PRS_LESENSE_SCANRES14
DECL|PRS_LESENSE_SCANRES15|macro|PRS_LESENSE_SCANRES15
DECL|PRS_LESENSE_SCANRES1|macro|PRS_LESENSE_SCANRES1
DECL|PRS_LESENSE_SCANRES2|macro|PRS_LESENSE_SCANRES2
DECL|PRS_LESENSE_SCANRES3|macro|PRS_LESENSE_SCANRES3
DECL|PRS_LESENSE_SCANRES4|macro|PRS_LESENSE_SCANRES4
DECL|PRS_LESENSE_SCANRES5|macro|PRS_LESENSE_SCANRES5
DECL|PRS_LESENSE_SCANRES6|macro|PRS_LESENSE_SCANRES6
DECL|PRS_LESENSE_SCANRES7|macro|PRS_LESENSE_SCANRES7
DECL|PRS_LESENSE_SCANRES8|macro|PRS_LESENSE_SCANRES8
DECL|PRS_LESENSE_SCANRES9|macro|PRS_LESENSE_SCANRES9
DECL|PRS_LETIMER0_CH0|macro|PRS_LETIMER0_CH0
DECL|PRS_LETIMER0_CH1|macro|PRS_LETIMER0_CH1
DECL|PRS_PRESENT|macro|PRS_PRESENT
DECL|PRS_ROUTE_CH0PEN_DEFAULT|macro|PRS_ROUTE_CH0PEN_DEFAULT
DECL|PRS_ROUTE_CH0PEN|macro|PRS_ROUTE_CH0PEN
DECL|PRS_ROUTE_CH1PEN_DEFAULT|macro|PRS_ROUTE_CH1PEN_DEFAULT
DECL|PRS_ROUTE_CH1PEN|macro|PRS_ROUTE_CH1PEN
DECL|PRS_ROUTE_CH2PEN_DEFAULT|macro|PRS_ROUTE_CH2PEN_DEFAULT
DECL|PRS_ROUTE_CH2PEN|macro|PRS_ROUTE_CH2PEN
DECL|PRS_ROUTE_CH3PEN_DEFAULT|macro|PRS_ROUTE_CH3PEN_DEFAULT
DECL|PRS_ROUTE_CH3PEN|macro|PRS_ROUTE_CH3PEN
DECL|PRS_ROUTE_LOCATION_DEFAULT|macro|PRS_ROUTE_LOCATION_DEFAULT
DECL|PRS_ROUTE_LOCATION_LOC0|macro|PRS_ROUTE_LOCATION_LOC0
DECL|PRS_ROUTE_LOCATION_LOC1|macro|PRS_ROUTE_LOCATION_LOC1
DECL|PRS_RTC_COMP0|macro|PRS_RTC_COMP0
DECL|PRS_RTC_COMP1|macro|PRS_RTC_COMP1
DECL|PRS_RTC_OF|macro|PRS_RTC_OF
DECL|PRS_SWLEVEL_CH0LEVEL_DEFAULT|macro|PRS_SWLEVEL_CH0LEVEL_DEFAULT
DECL|PRS_SWLEVEL_CH0LEVEL|macro|PRS_SWLEVEL_CH0LEVEL
DECL|PRS_SWLEVEL_CH10LEVEL_DEFAULT|macro|PRS_SWLEVEL_CH10LEVEL_DEFAULT
DECL|PRS_SWLEVEL_CH10LEVEL|macro|PRS_SWLEVEL_CH10LEVEL
DECL|PRS_SWLEVEL_CH11LEVEL_DEFAULT|macro|PRS_SWLEVEL_CH11LEVEL_DEFAULT
DECL|PRS_SWLEVEL_CH11LEVEL|macro|PRS_SWLEVEL_CH11LEVEL
DECL|PRS_SWLEVEL_CH1LEVEL_DEFAULT|macro|PRS_SWLEVEL_CH1LEVEL_DEFAULT
DECL|PRS_SWLEVEL_CH1LEVEL|macro|PRS_SWLEVEL_CH1LEVEL
DECL|PRS_SWLEVEL_CH2LEVEL_DEFAULT|macro|PRS_SWLEVEL_CH2LEVEL_DEFAULT
DECL|PRS_SWLEVEL_CH2LEVEL|macro|PRS_SWLEVEL_CH2LEVEL
DECL|PRS_SWLEVEL_CH3LEVEL_DEFAULT|macro|PRS_SWLEVEL_CH3LEVEL_DEFAULT
DECL|PRS_SWLEVEL_CH3LEVEL|macro|PRS_SWLEVEL_CH3LEVEL
DECL|PRS_SWLEVEL_CH4LEVEL_DEFAULT|macro|PRS_SWLEVEL_CH4LEVEL_DEFAULT
DECL|PRS_SWLEVEL_CH4LEVEL|macro|PRS_SWLEVEL_CH4LEVEL
DECL|PRS_SWLEVEL_CH5LEVEL_DEFAULT|macro|PRS_SWLEVEL_CH5LEVEL_DEFAULT
DECL|PRS_SWLEVEL_CH5LEVEL|macro|PRS_SWLEVEL_CH5LEVEL
DECL|PRS_SWLEVEL_CH6LEVEL_DEFAULT|macro|PRS_SWLEVEL_CH6LEVEL_DEFAULT
DECL|PRS_SWLEVEL_CH6LEVEL|macro|PRS_SWLEVEL_CH6LEVEL
DECL|PRS_SWLEVEL_CH7LEVEL_DEFAULT|macro|PRS_SWLEVEL_CH7LEVEL_DEFAULT
DECL|PRS_SWLEVEL_CH7LEVEL|macro|PRS_SWLEVEL_CH7LEVEL
DECL|PRS_SWLEVEL_CH8LEVEL_DEFAULT|macro|PRS_SWLEVEL_CH8LEVEL_DEFAULT
DECL|PRS_SWLEVEL_CH8LEVEL|macro|PRS_SWLEVEL_CH8LEVEL
DECL|PRS_SWLEVEL_CH9LEVEL_DEFAULT|macro|PRS_SWLEVEL_CH9LEVEL_DEFAULT
DECL|PRS_SWLEVEL_CH9LEVEL|macro|PRS_SWLEVEL_CH9LEVEL
DECL|PRS_SWPULSE_CH0PULSE_DEFAULT|macro|PRS_SWPULSE_CH0PULSE_DEFAULT
DECL|PRS_SWPULSE_CH0PULSE|macro|PRS_SWPULSE_CH0PULSE
DECL|PRS_SWPULSE_CH10PULSE_DEFAULT|macro|PRS_SWPULSE_CH10PULSE_DEFAULT
DECL|PRS_SWPULSE_CH10PULSE|macro|PRS_SWPULSE_CH10PULSE
DECL|PRS_SWPULSE_CH11PULSE_DEFAULT|macro|PRS_SWPULSE_CH11PULSE_DEFAULT
DECL|PRS_SWPULSE_CH11PULSE|macro|PRS_SWPULSE_CH11PULSE
DECL|PRS_SWPULSE_CH1PULSE_DEFAULT|macro|PRS_SWPULSE_CH1PULSE_DEFAULT
DECL|PRS_SWPULSE_CH1PULSE|macro|PRS_SWPULSE_CH1PULSE
DECL|PRS_SWPULSE_CH2PULSE_DEFAULT|macro|PRS_SWPULSE_CH2PULSE_DEFAULT
DECL|PRS_SWPULSE_CH2PULSE|macro|PRS_SWPULSE_CH2PULSE
DECL|PRS_SWPULSE_CH3PULSE_DEFAULT|macro|PRS_SWPULSE_CH3PULSE_DEFAULT
DECL|PRS_SWPULSE_CH3PULSE|macro|PRS_SWPULSE_CH3PULSE
DECL|PRS_SWPULSE_CH4PULSE_DEFAULT|macro|PRS_SWPULSE_CH4PULSE_DEFAULT
DECL|PRS_SWPULSE_CH4PULSE|macro|PRS_SWPULSE_CH4PULSE
DECL|PRS_SWPULSE_CH5PULSE_DEFAULT|macro|PRS_SWPULSE_CH5PULSE_DEFAULT
DECL|PRS_SWPULSE_CH5PULSE|macro|PRS_SWPULSE_CH5PULSE
DECL|PRS_SWPULSE_CH6PULSE_DEFAULT|macro|PRS_SWPULSE_CH6PULSE_DEFAULT
DECL|PRS_SWPULSE_CH6PULSE|macro|PRS_SWPULSE_CH6PULSE
DECL|PRS_SWPULSE_CH7PULSE_DEFAULT|macro|PRS_SWPULSE_CH7PULSE_DEFAULT
DECL|PRS_SWPULSE_CH7PULSE|macro|PRS_SWPULSE_CH7PULSE
DECL|PRS_SWPULSE_CH8PULSE_DEFAULT|macro|PRS_SWPULSE_CH8PULSE_DEFAULT
DECL|PRS_SWPULSE_CH8PULSE|macro|PRS_SWPULSE_CH8PULSE
DECL|PRS_SWPULSE_CH9PULSE_DEFAULT|macro|PRS_SWPULSE_CH9PULSE_DEFAULT
DECL|PRS_SWPULSE_CH9PULSE|macro|PRS_SWPULSE_CH9PULSE
DECL|PRS_TIMER0_CC0|macro|PRS_TIMER0_CC0
DECL|PRS_TIMER0_CC1|macro|PRS_TIMER0_CC1
DECL|PRS_TIMER0_CC2|macro|PRS_TIMER0_CC2
DECL|PRS_TIMER0_OF|macro|PRS_TIMER0_OF
DECL|PRS_TIMER0_UF|macro|PRS_TIMER0_UF
DECL|PRS_TIMER1_CC0|macro|PRS_TIMER1_CC0
DECL|PRS_TIMER1_CC1|macro|PRS_TIMER1_CC1
DECL|PRS_TIMER1_CC2|macro|PRS_TIMER1_CC2
DECL|PRS_TIMER1_OF|macro|PRS_TIMER1_OF
DECL|PRS_TIMER1_UF|macro|PRS_TIMER1_UF
DECL|PRS_TIMER2_CC0|macro|PRS_TIMER2_CC0
DECL|PRS_TIMER2_CC1|macro|PRS_TIMER2_CC1
DECL|PRS_TIMER2_CC2|macro|PRS_TIMER2_CC2
DECL|PRS_TIMER2_OF|macro|PRS_TIMER2_OF
DECL|PRS_TIMER2_UF|macro|PRS_TIMER2_UF
DECL|PRS_TIMER3_CC0|macro|PRS_TIMER3_CC0
DECL|PRS_TIMER3_CC1|macro|PRS_TIMER3_CC1
DECL|PRS_TIMER3_CC2|macro|PRS_TIMER3_CC2
DECL|PRS_TIMER3_OF|macro|PRS_TIMER3_OF
DECL|PRS_TIMER3_UF|macro|PRS_TIMER3_UF
DECL|PRS_TypeDef|typedef|} PRS_TypeDef; /** @} */
DECL|PRS_UART0_RXDATAV|macro|PRS_UART0_RXDATAV
DECL|PRS_UART0_TXC|macro|PRS_UART0_TXC
DECL|PRS_UART1_RXDATAV|macro|PRS_UART1_RXDATAV
DECL|PRS_UART1_TXC|macro|PRS_UART1_TXC
DECL|PRS_USART0_IRTX|macro|PRS_USART0_IRTX
DECL|PRS_USART0_RXDATAV|macro|PRS_USART0_RXDATAV
DECL|PRS_USART0_TXC|macro|PRS_USART0_TXC
DECL|PRS_USART1_RXDATAV|macro|PRS_USART1_RXDATAV
DECL|PRS_USART1_TXC|macro|PRS_USART1_TXC
DECL|PRS_USART2_RXDATAV|macro|PRS_USART2_RXDATAV
DECL|PRS_USART2_TXC|macro|PRS_USART2_TXC
DECL|PRS_VCMP_OUT|macro|PRS_VCMP_OUT
DECL|PRS|macro|PRS
DECL|PendSV_IRQn|enumerator|PendSV_IRQn = -2, /*!< -2 Cortex-M4 Pend SV Interrupt */
DECL|RAM_CODE_MEM_BASE|macro|RAM_CODE_MEM_BASE
DECL|RAM_CODE_MEM_BITS|macro|RAM_CODE_MEM_BITS
DECL|RAM_CODE_MEM_END|macro|RAM_CODE_MEM_END
DECL|RAM_CODE_MEM_SIZE|macro|RAM_CODE_MEM_SIZE
DECL|RAM_MEM_BASE|macro|RAM_MEM_BASE
DECL|RAM_MEM_BITS|macro|RAM_MEM_BITS
DECL|RAM_MEM_END|macro|RAM_MEM_END
DECL|RAM_MEM_SIZE|macro|RAM_MEM_SIZE
DECL|RESERVED0|member|uint32_t RESERVED0[1]; /**< Reserved registers */
DECL|RESERVED0|member|uint32_t RESERVED0[2]; /**< Reserved for future use **/
DECL|RESERVED1|member|uint32_t RESERVED1[1]; /**< Reserved for future use **/
DECL|RESERVED2|member|uint32_t RESERVED2[1]; /**< Reserved for future use **/
DECL|RESERVED3|member|uint32_t RESERVED3[1]; /**< Reserved for future use **/
DECL|RESERVED4|member|uint32_t RESERVED4[1]; /**< Reserved for future use **/
DECL|RMU_BASE|macro|RMU_BASE
DECL|RMU_COUNT|macro|RMU_COUNT
DECL|RMU_PRESENT|macro|RMU_PRESENT
DECL|RMU|macro|RMU
DECL|ROMTABLE_BASE|macro|ROMTABLE_BASE
DECL|ROMTABLE|macro|ROMTABLE
DECL|ROUTE|member|__IOM uint32_t ROUTE; /**< I/O Routing Register */
DECL|ROUTE|member|__IOM uint32_t ROUTE; /**< I/O Routing Register */
DECL|RTC_BASE|macro|RTC_BASE
DECL|RTC_COUNT|macro|RTC_COUNT
DECL|RTC_IRQn|enumerator|RTC_IRQn = 30, /*!< 30 EFM32 RTC Interrupt */
DECL|RTC_PRESENT|macro|RTC_PRESENT
DECL|RTC|macro|RTC
DECL|SET_BIT_FIELD|macro|SET_BIT_FIELD
DECL|SRAM_BASE|macro|SRAM_BASE
DECL|SRAM_SIZE|macro|SRAM_SIZE
DECL|STATUS|member|__IM uint32_t STATUS; /**< Status Register */
DECL|SVCall_IRQn|enumerator|SVCall_IRQn = -5, /*!< -5 Cortex-M4 SV Call Interrupt */
DECL|SWLEVEL|member|__IOM uint32_t SWLEVEL; /**< Software Level Register */
DECL|SWPULSE|member|__IOM uint32_t SWPULSE; /**< Software Pulse Register */
DECL|SYNCBUSY|member|__IM uint32_t SYNCBUSY; /**< Synchronization Busy Register */
DECL|SysTick_IRQn|enumerator|SysTick_IRQn = -1, /*!< -1 Cortex-M4 System Tick Interrupt */
DECL|TIMER0_BASE|macro|TIMER0_BASE
DECL|TIMER0_IRQn|enumerator|TIMER0_IRQn = 2, /*!< 2 EFM32 TIMER0 Interrupt */
DECL|TIMER0|macro|TIMER0
DECL|TIMER1_BASE|macro|TIMER1_BASE
DECL|TIMER1_IRQn|enumerator|TIMER1_IRQn = 12, /*!< 12 EFM32 TIMER1 Interrupt */
DECL|TIMER1|macro|TIMER1
DECL|TIMER2_BASE|macro|TIMER2_BASE
DECL|TIMER2_IRQn|enumerator|TIMER2_IRQn = 13, /*!< 13 EFM32 TIMER2 Interrupt */
DECL|TIMER2|macro|TIMER2
DECL|TIMER3_BASE|macro|TIMER3_BASE
DECL|TIMER3_IRQn|enumerator|TIMER3_IRQn = 14, /*!< 14 EFM32 TIMER3 Interrupt */
DECL|TIMER3|macro|TIMER3
DECL|TIMER_COUNT|macro|TIMER_COUNT
DECL|TIMER_PRESENT|macro|TIMER_PRESENT
DECL|TIMER_UNLOCK_CODE|macro|TIMER_UNLOCK_CODE
DECL|UART0_BASE|macro|UART0_BASE
DECL|UART0_RX_IRQn|enumerator|UART0_RX_IRQn = 20, /*!< 20 EFM32 UART0_RX Interrupt */
DECL|UART0_TX_IRQn|enumerator|UART0_TX_IRQn = 21, /*!< 21 EFM32 UART0_TX Interrupt */
DECL|UART0|macro|UART0
DECL|UART1_BASE|macro|UART1_BASE
DECL|UART1_RX_IRQn|enumerator|UART1_RX_IRQn = 22, /*!< 22 EFM32 UART1_RX Interrupt */
DECL|UART1_TX_IRQn|enumerator|UART1_TX_IRQn = 23, /*!< 23 EFM32 UART1_TX Interrupt */
DECL|UART1|macro|UART1
DECL|UART_COUNT|macro|UART_COUNT
DECL|UART_PRESENT|macro|UART_PRESENT
DECL|USART0_BASE|macro|USART0_BASE
DECL|USART0_RX_IRQn|enumerator|USART0_RX_IRQn = 3, /*!< 3 EFM32 USART0_RX Interrupt */
DECL|USART0_TX_IRQn|enumerator|USART0_TX_IRQn = 4, /*!< 4 EFM32 USART0_TX Interrupt */
DECL|USART0|macro|USART0
DECL|USART1_BASE|macro|USART1_BASE
DECL|USART1_RX_IRQn|enumerator|USART1_RX_IRQn = 15, /*!< 15 EFM32 USART1_RX Interrupt */
DECL|USART1_TX_IRQn|enumerator|USART1_TX_IRQn = 16, /*!< 16 EFM32 USART1_TX Interrupt */
DECL|USART1|macro|USART1
DECL|USART2_BASE|macro|USART2_BASE
DECL|USART2_RX_IRQn|enumerator|USART2_RX_IRQn = 18, /*!< 18 EFM32 USART2_RX Interrupt */
DECL|USART2_TX_IRQn|enumerator|USART2_TX_IRQn = 19, /*!< 19 EFM32 USART2_TX Interrupt */
DECL|USART2|macro|USART2
DECL|USART_COUNT|macro|USART_COUNT
DECL|USART_PRESENT|macro|USART_PRESENT
DECL|USBC_MEM_BASE|macro|USBC_MEM_BASE
DECL|USBC_MEM_BITS|macro|USBC_MEM_BITS
DECL|USBC_MEM_END|macro|USBC_MEM_END
DECL|USBC_MEM_SIZE|macro|USBC_MEM_SIZE
DECL|USERDATA_BASE|macro|USERDATA_BASE
DECL|UsageFault_IRQn|enumerator|UsageFault_IRQn = -10, /*!< -10 Cortex-M4 Usage Fault Interrupt */
DECL|VCMP_BASE|macro|VCMP_BASE
DECL|VCMP_COUNT|macro|VCMP_COUNT
DECL|VCMP_IRQn|enumerator|VCMP_IRQn = 33, /*!< 33 EFM32 VCMP Interrupt */
DECL|VCMP_PRESENT|macro|VCMP_PRESENT
DECL|VCMP|macro|VCMP
DECL|WDOG_BASE|macro|WDOG_BASE
DECL|WDOG_COUNT|macro|WDOG_COUNT
DECL|WDOG_PRESENT|macro|WDOG_PRESENT
DECL|WDOG|macro|WDOG
DECL|_CMU_AUXHFRCOCTRL_BAND_11MHZ|macro|_CMU_AUXHFRCOCTRL_BAND_11MHZ
DECL|_CMU_AUXHFRCOCTRL_BAND_14MHZ|macro|_CMU_AUXHFRCOCTRL_BAND_14MHZ
DECL|_CMU_AUXHFRCOCTRL_BAND_1MHZ|macro|_CMU_AUXHFRCOCTRL_BAND_1MHZ
DECL|_CMU_AUXHFRCOCTRL_BAND_21MHZ|macro|_CMU_AUXHFRCOCTRL_BAND_21MHZ
DECL|_CMU_AUXHFRCOCTRL_BAND_28MHZ|macro|_CMU_AUXHFRCOCTRL_BAND_28MHZ
DECL|_CMU_AUXHFRCOCTRL_BAND_7MHZ|macro|_CMU_AUXHFRCOCTRL_BAND_7MHZ
DECL|_CMU_AUXHFRCOCTRL_BAND_DEFAULT|macro|_CMU_AUXHFRCOCTRL_BAND_DEFAULT
DECL|_CMU_AUXHFRCOCTRL_BAND_MASK|macro|_CMU_AUXHFRCOCTRL_BAND_MASK
DECL|_CMU_AUXHFRCOCTRL_BAND_SHIFT|macro|_CMU_AUXHFRCOCTRL_BAND_SHIFT
DECL|_CMU_AUXHFRCOCTRL_MASK|macro|_CMU_AUXHFRCOCTRL_MASK
DECL|_CMU_AUXHFRCOCTRL_RESETVALUE|macro|_CMU_AUXHFRCOCTRL_RESETVALUE
DECL|_CMU_AUXHFRCOCTRL_TUNING_DEFAULT|macro|_CMU_AUXHFRCOCTRL_TUNING_DEFAULT
DECL|_CMU_AUXHFRCOCTRL_TUNING_MASK|macro|_CMU_AUXHFRCOCTRL_TUNING_MASK
DECL|_CMU_AUXHFRCOCTRL_TUNING_SHIFT|macro|_CMU_AUXHFRCOCTRL_TUNING_SHIFT
DECL|_CMU_CALCNT_CALCNT_DEFAULT|macro|_CMU_CALCNT_CALCNT_DEFAULT
DECL|_CMU_CALCNT_CALCNT_MASK|macro|_CMU_CALCNT_CALCNT_MASK
DECL|_CMU_CALCNT_CALCNT_SHIFT|macro|_CMU_CALCNT_CALCNT_SHIFT
DECL|_CMU_CALCNT_MASK|macro|_CMU_CALCNT_MASK
DECL|_CMU_CALCNT_RESETVALUE|macro|_CMU_CALCNT_RESETVALUE
DECL|_CMU_CALCTRL_CONT_DEFAULT|macro|_CMU_CALCTRL_CONT_DEFAULT
DECL|_CMU_CALCTRL_CONT_MASK|macro|_CMU_CALCTRL_CONT_MASK
DECL|_CMU_CALCTRL_CONT_SHIFT|macro|_CMU_CALCTRL_CONT_SHIFT
DECL|_CMU_CALCTRL_DOWNSEL_AUXHFRCO|macro|_CMU_CALCTRL_DOWNSEL_AUXHFRCO
DECL|_CMU_CALCTRL_DOWNSEL_DEFAULT|macro|_CMU_CALCTRL_DOWNSEL_DEFAULT
DECL|_CMU_CALCTRL_DOWNSEL_HFCLK|macro|_CMU_CALCTRL_DOWNSEL_HFCLK
DECL|_CMU_CALCTRL_DOWNSEL_HFRCO|macro|_CMU_CALCTRL_DOWNSEL_HFRCO
DECL|_CMU_CALCTRL_DOWNSEL_HFXO|macro|_CMU_CALCTRL_DOWNSEL_HFXO
DECL|_CMU_CALCTRL_DOWNSEL_LFRCO|macro|_CMU_CALCTRL_DOWNSEL_LFRCO
DECL|_CMU_CALCTRL_DOWNSEL_LFXO|macro|_CMU_CALCTRL_DOWNSEL_LFXO
DECL|_CMU_CALCTRL_DOWNSEL_MASK|macro|_CMU_CALCTRL_DOWNSEL_MASK
DECL|_CMU_CALCTRL_DOWNSEL_SHIFT|macro|_CMU_CALCTRL_DOWNSEL_SHIFT
DECL|_CMU_CALCTRL_MASK|macro|_CMU_CALCTRL_MASK
DECL|_CMU_CALCTRL_RESETVALUE|macro|_CMU_CALCTRL_RESETVALUE
DECL|_CMU_CALCTRL_UPSEL_AUXHFRCO|macro|_CMU_CALCTRL_UPSEL_AUXHFRCO
DECL|_CMU_CALCTRL_UPSEL_DEFAULT|macro|_CMU_CALCTRL_UPSEL_DEFAULT
DECL|_CMU_CALCTRL_UPSEL_HFRCO|macro|_CMU_CALCTRL_UPSEL_HFRCO
DECL|_CMU_CALCTRL_UPSEL_HFXO|macro|_CMU_CALCTRL_UPSEL_HFXO
DECL|_CMU_CALCTRL_UPSEL_LFRCO|macro|_CMU_CALCTRL_UPSEL_LFRCO
DECL|_CMU_CALCTRL_UPSEL_LFXO|macro|_CMU_CALCTRL_UPSEL_LFXO
DECL|_CMU_CALCTRL_UPSEL_MASK|macro|_CMU_CALCTRL_UPSEL_MASK
DECL|_CMU_CALCTRL_UPSEL_SHIFT|macro|_CMU_CALCTRL_UPSEL_SHIFT
DECL|_CMU_CMD_CALSTART_DEFAULT|macro|_CMU_CMD_CALSTART_DEFAULT
DECL|_CMU_CMD_CALSTART_MASK|macro|_CMU_CMD_CALSTART_MASK
DECL|_CMU_CMD_CALSTART_SHIFT|macro|_CMU_CMD_CALSTART_SHIFT
DECL|_CMU_CMD_CALSTOP_DEFAULT|macro|_CMU_CMD_CALSTOP_DEFAULT
DECL|_CMU_CMD_CALSTOP_MASK|macro|_CMU_CMD_CALSTOP_MASK
DECL|_CMU_CMD_CALSTOP_SHIFT|macro|_CMU_CMD_CALSTOP_SHIFT
DECL|_CMU_CMD_HFCLKSEL_DEFAULT|macro|_CMU_CMD_HFCLKSEL_DEFAULT
DECL|_CMU_CMD_HFCLKSEL_HFRCO|macro|_CMU_CMD_HFCLKSEL_HFRCO
DECL|_CMU_CMD_HFCLKSEL_HFXO|macro|_CMU_CMD_HFCLKSEL_HFXO
DECL|_CMU_CMD_HFCLKSEL_LFRCO|macro|_CMU_CMD_HFCLKSEL_LFRCO
DECL|_CMU_CMD_HFCLKSEL_LFXO|macro|_CMU_CMD_HFCLKSEL_LFXO
DECL|_CMU_CMD_HFCLKSEL_MASK|macro|_CMU_CMD_HFCLKSEL_MASK
DECL|_CMU_CMD_HFCLKSEL_SHIFT|macro|_CMU_CMD_HFCLKSEL_SHIFT
DECL|_CMU_CMD_MASK|macro|_CMU_CMD_MASK
DECL|_CMU_CMD_RESETVALUE|macro|_CMU_CMD_RESETVALUE
DECL|_CMU_CTRL_CLKOUTSEL0_AUXHFRCO|macro|_CMU_CTRL_CLKOUTSEL0_AUXHFRCO
DECL|_CMU_CTRL_CLKOUTSEL0_DEFAULT|macro|_CMU_CTRL_CLKOUTSEL0_DEFAULT
DECL|_CMU_CTRL_CLKOUTSEL0_HFCLK16|macro|_CMU_CTRL_CLKOUTSEL0_HFCLK16
DECL|_CMU_CTRL_CLKOUTSEL0_HFCLK2|macro|_CMU_CTRL_CLKOUTSEL0_HFCLK2
DECL|_CMU_CTRL_CLKOUTSEL0_HFCLK4|macro|_CMU_CTRL_CLKOUTSEL0_HFCLK4
DECL|_CMU_CTRL_CLKOUTSEL0_HFCLK8|macro|_CMU_CTRL_CLKOUTSEL0_HFCLK8
DECL|_CMU_CTRL_CLKOUTSEL0_HFRCO|macro|_CMU_CTRL_CLKOUTSEL0_HFRCO
DECL|_CMU_CTRL_CLKOUTSEL0_HFXO|macro|_CMU_CTRL_CLKOUTSEL0_HFXO
DECL|_CMU_CTRL_CLKOUTSEL0_MASK|macro|_CMU_CTRL_CLKOUTSEL0_MASK
DECL|_CMU_CTRL_CLKOUTSEL0_SHIFT|macro|_CMU_CTRL_CLKOUTSEL0_SHIFT
DECL|_CMU_CTRL_CLKOUTSEL0_ULFRCO|macro|_CMU_CTRL_CLKOUTSEL0_ULFRCO
DECL|_CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ|macro|_CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ
DECL|_CMU_CTRL_CLKOUTSEL1_DEFAULT|macro|_CMU_CTRL_CLKOUTSEL1_DEFAULT
DECL|_CMU_CTRL_CLKOUTSEL1_HFCLK|macro|_CMU_CTRL_CLKOUTSEL1_HFCLK
DECL|_CMU_CTRL_CLKOUTSEL1_HFRCOQ|macro|_CMU_CTRL_CLKOUTSEL1_HFRCOQ
DECL|_CMU_CTRL_CLKOUTSEL1_HFXOQ|macro|_CMU_CTRL_CLKOUTSEL1_HFXOQ
DECL|_CMU_CTRL_CLKOUTSEL1_LFRCOQ|macro|_CMU_CTRL_CLKOUTSEL1_LFRCOQ
DECL|_CMU_CTRL_CLKOUTSEL1_LFRCO|macro|_CMU_CTRL_CLKOUTSEL1_LFRCO
DECL|_CMU_CTRL_CLKOUTSEL1_LFXOQ|macro|_CMU_CTRL_CLKOUTSEL1_LFXOQ
DECL|_CMU_CTRL_CLKOUTSEL1_LFXO|macro|_CMU_CTRL_CLKOUTSEL1_LFXO
DECL|_CMU_CTRL_CLKOUTSEL1_MASK|macro|_CMU_CTRL_CLKOUTSEL1_MASK
DECL|_CMU_CTRL_CLKOUTSEL1_SHIFT|macro|_CMU_CTRL_CLKOUTSEL1_SHIFT
DECL|_CMU_CTRL_DBGCLK_AUXHFRCO|macro|_CMU_CTRL_DBGCLK_AUXHFRCO
DECL|_CMU_CTRL_DBGCLK_DEFAULT|macro|_CMU_CTRL_DBGCLK_DEFAULT
DECL|_CMU_CTRL_DBGCLK_HFCLK|macro|_CMU_CTRL_DBGCLK_HFCLK
DECL|_CMU_CTRL_DBGCLK_MASK|macro|_CMU_CTRL_DBGCLK_MASK
DECL|_CMU_CTRL_DBGCLK_SHIFT|macro|_CMU_CTRL_DBGCLK_SHIFT
DECL|_CMU_CTRL_HFCLKDIV_DEFAULT|macro|_CMU_CTRL_HFCLKDIV_DEFAULT
DECL|_CMU_CTRL_HFCLKDIV_MASK|macro|_CMU_CTRL_HFCLKDIV_MASK
DECL|_CMU_CTRL_HFCLKDIV_SHIFT|macro|_CMU_CTRL_HFCLKDIV_SHIFT
DECL|_CMU_CTRL_HFLE_DEFAULT|macro|_CMU_CTRL_HFLE_DEFAULT
DECL|_CMU_CTRL_HFLE_MASK|macro|_CMU_CTRL_HFLE_MASK
DECL|_CMU_CTRL_HFLE_SHIFT|macro|_CMU_CTRL_HFLE_SHIFT
DECL|_CMU_CTRL_HFXOBOOST_100PCENT|macro|_CMU_CTRL_HFXOBOOST_100PCENT
DECL|_CMU_CTRL_HFXOBOOST_50PCENT|macro|_CMU_CTRL_HFXOBOOST_50PCENT
DECL|_CMU_CTRL_HFXOBOOST_70PCENT|macro|_CMU_CTRL_HFXOBOOST_70PCENT
DECL|_CMU_CTRL_HFXOBOOST_80PCENT|macro|_CMU_CTRL_HFXOBOOST_80PCENT
DECL|_CMU_CTRL_HFXOBOOST_DEFAULT|macro|_CMU_CTRL_HFXOBOOST_DEFAULT
DECL|_CMU_CTRL_HFXOBOOST_MASK|macro|_CMU_CTRL_HFXOBOOST_MASK
DECL|_CMU_CTRL_HFXOBOOST_SHIFT|macro|_CMU_CTRL_HFXOBOOST_SHIFT
DECL|_CMU_CTRL_HFXOBUFCUR_BOOSTABOVE32MHZ|macro|_CMU_CTRL_HFXOBUFCUR_BOOSTABOVE32MHZ
DECL|_CMU_CTRL_HFXOBUFCUR_BOOSTUPTO32MHZ|macro|_CMU_CTRL_HFXOBUFCUR_BOOSTUPTO32MHZ
DECL|_CMU_CTRL_HFXOBUFCUR_DEFAULT|macro|_CMU_CTRL_HFXOBUFCUR_DEFAULT
DECL|_CMU_CTRL_HFXOBUFCUR_MASK|macro|_CMU_CTRL_HFXOBUFCUR_MASK
DECL|_CMU_CTRL_HFXOBUFCUR_SHIFT|macro|_CMU_CTRL_HFXOBUFCUR_SHIFT
DECL|_CMU_CTRL_HFXOGLITCHDETEN_DEFAULT|macro|_CMU_CTRL_HFXOGLITCHDETEN_DEFAULT
DECL|_CMU_CTRL_HFXOGLITCHDETEN_MASK|macro|_CMU_CTRL_HFXOGLITCHDETEN_MASK
DECL|_CMU_CTRL_HFXOGLITCHDETEN_SHIFT|macro|_CMU_CTRL_HFXOGLITCHDETEN_SHIFT
DECL|_CMU_CTRL_HFXOMODE_BUFEXTCLK|macro|_CMU_CTRL_HFXOMODE_BUFEXTCLK
DECL|_CMU_CTRL_HFXOMODE_DEFAULT|macro|_CMU_CTRL_HFXOMODE_DEFAULT
DECL|_CMU_CTRL_HFXOMODE_DIGEXTCLK|macro|_CMU_CTRL_HFXOMODE_DIGEXTCLK
DECL|_CMU_CTRL_HFXOMODE_MASK|macro|_CMU_CTRL_HFXOMODE_MASK
DECL|_CMU_CTRL_HFXOMODE_SHIFT|macro|_CMU_CTRL_HFXOMODE_SHIFT
DECL|_CMU_CTRL_HFXOMODE_XTAL|macro|_CMU_CTRL_HFXOMODE_XTAL
DECL|_CMU_CTRL_HFXOTIMEOUT_16KCYCLES|macro|_CMU_CTRL_HFXOTIMEOUT_16KCYCLES
DECL|_CMU_CTRL_HFXOTIMEOUT_1KCYCLES|macro|_CMU_CTRL_HFXOTIMEOUT_1KCYCLES
DECL|_CMU_CTRL_HFXOTIMEOUT_256CYCLES|macro|_CMU_CTRL_HFXOTIMEOUT_256CYCLES
DECL|_CMU_CTRL_HFXOTIMEOUT_8CYCLES|macro|_CMU_CTRL_HFXOTIMEOUT_8CYCLES
DECL|_CMU_CTRL_HFXOTIMEOUT_DEFAULT|macro|_CMU_CTRL_HFXOTIMEOUT_DEFAULT
DECL|_CMU_CTRL_HFXOTIMEOUT_MASK|macro|_CMU_CTRL_HFXOTIMEOUT_MASK
DECL|_CMU_CTRL_HFXOTIMEOUT_SHIFT|macro|_CMU_CTRL_HFXOTIMEOUT_SHIFT
DECL|_CMU_CTRL_LFXOBOOST_100PCENT|macro|_CMU_CTRL_LFXOBOOST_100PCENT
DECL|_CMU_CTRL_LFXOBOOST_70PCENT|macro|_CMU_CTRL_LFXOBOOST_70PCENT
DECL|_CMU_CTRL_LFXOBOOST_DEFAULT|macro|_CMU_CTRL_LFXOBOOST_DEFAULT
DECL|_CMU_CTRL_LFXOBOOST_MASK|macro|_CMU_CTRL_LFXOBOOST_MASK
DECL|_CMU_CTRL_LFXOBOOST_SHIFT|macro|_CMU_CTRL_LFXOBOOST_SHIFT
DECL|_CMU_CTRL_LFXOBUFCUR_DEFAULT|macro|_CMU_CTRL_LFXOBUFCUR_DEFAULT
DECL|_CMU_CTRL_LFXOBUFCUR_MASK|macro|_CMU_CTRL_LFXOBUFCUR_MASK
DECL|_CMU_CTRL_LFXOBUFCUR_SHIFT|macro|_CMU_CTRL_LFXOBUFCUR_SHIFT
DECL|_CMU_CTRL_LFXOMODE_BUFEXTCLK|macro|_CMU_CTRL_LFXOMODE_BUFEXTCLK
DECL|_CMU_CTRL_LFXOMODE_DEFAULT|macro|_CMU_CTRL_LFXOMODE_DEFAULT
DECL|_CMU_CTRL_LFXOMODE_DIGEXTCLK|macro|_CMU_CTRL_LFXOMODE_DIGEXTCLK
DECL|_CMU_CTRL_LFXOMODE_MASK|macro|_CMU_CTRL_LFXOMODE_MASK
DECL|_CMU_CTRL_LFXOMODE_SHIFT|macro|_CMU_CTRL_LFXOMODE_SHIFT
DECL|_CMU_CTRL_LFXOMODE_XTAL|macro|_CMU_CTRL_LFXOMODE_XTAL
DECL|_CMU_CTRL_LFXOTIMEOUT_16KCYCLES|macro|_CMU_CTRL_LFXOTIMEOUT_16KCYCLES
DECL|_CMU_CTRL_LFXOTIMEOUT_1KCYCLES|macro|_CMU_CTRL_LFXOTIMEOUT_1KCYCLES
DECL|_CMU_CTRL_LFXOTIMEOUT_32KCYCLES|macro|_CMU_CTRL_LFXOTIMEOUT_32KCYCLES
DECL|_CMU_CTRL_LFXOTIMEOUT_8CYCLES|macro|_CMU_CTRL_LFXOTIMEOUT_8CYCLES
DECL|_CMU_CTRL_LFXOTIMEOUT_DEFAULT|macro|_CMU_CTRL_LFXOTIMEOUT_DEFAULT
DECL|_CMU_CTRL_LFXOTIMEOUT_MASK|macro|_CMU_CTRL_LFXOTIMEOUT_MASK
DECL|_CMU_CTRL_LFXOTIMEOUT_SHIFT|macro|_CMU_CTRL_LFXOTIMEOUT_SHIFT
DECL|_CMU_CTRL_MASK|macro|_CMU_CTRL_MASK
DECL|_CMU_CTRL_RESETVALUE|macro|_CMU_CTRL_RESETVALUE
DECL|_CMU_FREEZE_MASK|macro|_CMU_FREEZE_MASK
DECL|_CMU_FREEZE_REGFREEZE_DEFAULT|macro|_CMU_FREEZE_REGFREEZE_DEFAULT
DECL|_CMU_FREEZE_REGFREEZE_FREEZE|macro|_CMU_FREEZE_REGFREEZE_FREEZE
DECL|_CMU_FREEZE_REGFREEZE_MASK|macro|_CMU_FREEZE_REGFREEZE_MASK
DECL|_CMU_FREEZE_REGFREEZE_SHIFT|macro|_CMU_FREEZE_REGFREEZE_SHIFT
DECL|_CMU_FREEZE_REGFREEZE_UPDATE|macro|_CMU_FREEZE_REGFREEZE_UPDATE
DECL|_CMU_FREEZE_RESETVALUE|macro|_CMU_FREEZE_RESETVALUE
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_DEFAULT|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_DEFAULT
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_MASK|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_MASK
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_SHIFT|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_SHIFT
DECL|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DEFAULT|macro|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DEFAULT
DECL|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV2|macro|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV2
DECL|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV4|macro|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV4
DECL|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_MASK|macro|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_MASK
DECL|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_SHIFT|macro|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_SHIFT
DECL|_CMU_HFCORECLKDIV_MASK|macro|_CMU_HFCORECLKDIV_MASK
DECL|_CMU_HFCORECLKDIV_RESETVALUE|macro|_CMU_HFCORECLKDIV_RESETVALUE
DECL|_CMU_HFCORECLKEN0_AES_DEFAULT|macro|_CMU_HFCORECLKEN0_AES_DEFAULT
DECL|_CMU_HFCORECLKEN0_AES_MASK|macro|_CMU_HFCORECLKEN0_AES_MASK
DECL|_CMU_HFCORECLKEN0_AES_SHIFT|macro|_CMU_HFCORECLKEN0_AES_SHIFT
DECL|_CMU_HFCORECLKEN0_DMA_DEFAULT|macro|_CMU_HFCORECLKEN0_DMA_DEFAULT
DECL|_CMU_HFCORECLKEN0_DMA_MASK|macro|_CMU_HFCORECLKEN0_DMA_MASK
DECL|_CMU_HFCORECLKEN0_DMA_SHIFT|macro|_CMU_HFCORECLKEN0_DMA_SHIFT
DECL|_CMU_HFCORECLKEN0_EBI_DEFAULT|macro|_CMU_HFCORECLKEN0_EBI_DEFAULT
DECL|_CMU_HFCORECLKEN0_EBI_MASK|macro|_CMU_HFCORECLKEN0_EBI_MASK
DECL|_CMU_HFCORECLKEN0_EBI_SHIFT|macro|_CMU_HFCORECLKEN0_EBI_SHIFT
DECL|_CMU_HFCORECLKEN0_LE_DEFAULT|macro|_CMU_HFCORECLKEN0_LE_DEFAULT
DECL|_CMU_HFCORECLKEN0_LE_MASK|macro|_CMU_HFCORECLKEN0_LE_MASK
DECL|_CMU_HFCORECLKEN0_LE_SHIFT|macro|_CMU_HFCORECLKEN0_LE_SHIFT
DECL|_CMU_HFCORECLKEN0_MASK|macro|_CMU_HFCORECLKEN0_MASK
DECL|_CMU_HFCORECLKEN0_RESETVALUE|macro|_CMU_HFCORECLKEN0_RESETVALUE
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_DEFAULT|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_DEFAULT
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK128|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK128
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK16|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK16
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK256|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK256
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK2|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK2
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK32|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK32
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK4|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK4
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK512|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK512
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK64|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK64
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK8|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK8
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_MASK|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_MASK
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_SHIFT|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_SHIFT
DECL|_CMU_HFPERCLKDIV_HFPERCLKEN_DEFAULT|macro|_CMU_HFPERCLKDIV_HFPERCLKEN_DEFAULT
DECL|_CMU_HFPERCLKDIV_HFPERCLKEN_MASK|macro|_CMU_HFPERCLKDIV_HFPERCLKEN_MASK
DECL|_CMU_HFPERCLKDIV_HFPERCLKEN_SHIFT|macro|_CMU_HFPERCLKDIV_HFPERCLKEN_SHIFT
DECL|_CMU_HFPERCLKDIV_MASK|macro|_CMU_HFPERCLKDIV_MASK
DECL|_CMU_HFPERCLKDIV_RESETVALUE|macro|_CMU_HFPERCLKDIV_RESETVALUE
DECL|_CMU_HFPERCLKEN0_ACMP0_DEFAULT|macro|_CMU_HFPERCLKEN0_ACMP0_DEFAULT
DECL|_CMU_HFPERCLKEN0_ACMP0_MASK|macro|_CMU_HFPERCLKEN0_ACMP0_MASK
DECL|_CMU_HFPERCLKEN0_ACMP0_SHIFT|macro|_CMU_HFPERCLKEN0_ACMP0_SHIFT
DECL|_CMU_HFPERCLKEN0_ACMP1_DEFAULT|macro|_CMU_HFPERCLKEN0_ACMP1_DEFAULT
DECL|_CMU_HFPERCLKEN0_ACMP1_MASK|macro|_CMU_HFPERCLKEN0_ACMP1_MASK
DECL|_CMU_HFPERCLKEN0_ACMP1_SHIFT|macro|_CMU_HFPERCLKEN0_ACMP1_SHIFT
DECL|_CMU_HFPERCLKEN0_ADC0_DEFAULT|macro|_CMU_HFPERCLKEN0_ADC0_DEFAULT
DECL|_CMU_HFPERCLKEN0_ADC0_MASK|macro|_CMU_HFPERCLKEN0_ADC0_MASK
DECL|_CMU_HFPERCLKEN0_ADC0_SHIFT|macro|_CMU_HFPERCLKEN0_ADC0_SHIFT
DECL|_CMU_HFPERCLKEN0_DAC0_DEFAULT|macro|_CMU_HFPERCLKEN0_DAC0_DEFAULT
DECL|_CMU_HFPERCLKEN0_DAC0_MASK|macro|_CMU_HFPERCLKEN0_DAC0_MASK
DECL|_CMU_HFPERCLKEN0_DAC0_SHIFT|macro|_CMU_HFPERCLKEN0_DAC0_SHIFT
DECL|_CMU_HFPERCLKEN0_GPIO_DEFAULT|macro|_CMU_HFPERCLKEN0_GPIO_DEFAULT
DECL|_CMU_HFPERCLKEN0_GPIO_MASK|macro|_CMU_HFPERCLKEN0_GPIO_MASK
DECL|_CMU_HFPERCLKEN0_GPIO_SHIFT|macro|_CMU_HFPERCLKEN0_GPIO_SHIFT
DECL|_CMU_HFPERCLKEN0_I2C0_DEFAULT|macro|_CMU_HFPERCLKEN0_I2C0_DEFAULT
DECL|_CMU_HFPERCLKEN0_I2C0_MASK|macro|_CMU_HFPERCLKEN0_I2C0_MASK
DECL|_CMU_HFPERCLKEN0_I2C0_SHIFT|macro|_CMU_HFPERCLKEN0_I2C0_SHIFT
DECL|_CMU_HFPERCLKEN0_I2C1_DEFAULT|macro|_CMU_HFPERCLKEN0_I2C1_DEFAULT
DECL|_CMU_HFPERCLKEN0_I2C1_MASK|macro|_CMU_HFPERCLKEN0_I2C1_MASK
DECL|_CMU_HFPERCLKEN0_I2C1_SHIFT|macro|_CMU_HFPERCLKEN0_I2C1_SHIFT
DECL|_CMU_HFPERCLKEN0_MASK|macro|_CMU_HFPERCLKEN0_MASK
DECL|_CMU_HFPERCLKEN0_PRS_DEFAULT|macro|_CMU_HFPERCLKEN0_PRS_DEFAULT
DECL|_CMU_HFPERCLKEN0_PRS_MASK|macro|_CMU_HFPERCLKEN0_PRS_MASK
DECL|_CMU_HFPERCLKEN0_PRS_SHIFT|macro|_CMU_HFPERCLKEN0_PRS_SHIFT
DECL|_CMU_HFPERCLKEN0_RESETVALUE|macro|_CMU_HFPERCLKEN0_RESETVALUE
DECL|_CMU_HFPERCLKEN0_TIMER0_DEFAULT|macro|_CMU_HFPERCLKEN0_TIMER0_DEFAULT
DECL|_CMU_HFPERCLKEN0_TIMER0_MASK|macro|_CMU_HFPERCLKEN0_TIMER0_MASK
DECL|_CMU_HFPERCLKEN0_TIMER0_SHIFT|macro|_CMU_HFPERCLKEN0_TIMER0_SHIFT
DECL|_CMU_HFPERCLKEN0_TIMER1_DEFAULT|macro|_CMU_HFPERCLKEN0_TIMER1_DEFAULT
DECL|_CMU_HFPERCLKEN0_TIMER1_MASK|macro|_CMU_HFPERCLKEN0_TIMER1_MASK
DECL|_CMU_HFPERCLKEN0_TIMER1_SHIFT|macro|_CMU_HFPERCLKEN0_TIMER1_SHIFT
DECL|_CMU_HFPERCLKEN0_TIMER2_DEFAULT|macro|_CMU_HFPERCLKEN0_TIMER2_DEFAULT
DECL|_CMU_HFPERCLKEN0_TIMER2_MASK|macro|_CMU_HFPERCLKEN0_TIMER2_MASK
DECL|_CMU_HFPERCLKEN0_TIMER2_SHIFT|macro|_CMU_HFPERCLKEN0_TIMER2_SHIFT
DECL|_CMU_HFPERCLKEN0_TIMER3_DEFAULT|macro|_CMU_HFPERCLKEN0_TIMER3_DEFAULT
DECL|_CMU_HFPERCLKEN0_TIMER3_MASK|macro|_CMU_HFPERCLKEN0_TIMER3_MASK
DECL|_CMU_HFPERCLKEN0_TIMER3_SHIFT|macro|_CMU_HFPERCLKEN0_TIMER3_SHIFT
DECL|_CMU_HFPERCLKEN0_UART0_DEFAULT|macro|_CMU_HFPERCLKEN0_UART0_DEFAULT
DECL|_CMU_HFPERCLKEN0_UART0_MASK|macro|_CMU_HFPERCLKEN0_UART0_MASK
DECL|_CMU_HFPERCLKEN0_UART0_SHIFT|macro|_CMU_HFPERCLKEN0_UART0_SHIFT
DECL|_CMU_HFPERCLKEN0_UART1_DEFAULT|macro|_CMU_HFPERCLKEN0_UART1_DEFAULT
DECL|_CMU_HFPERCLKEN0_UART1_MASK|macro|_CMU_HFPERCLKEN0_UART1_MASK
DECL|_CMU_HFPERCLKEN0_UART1_SHIFT|macro|_CMU_HFPERCLKEN0_UART1_SHIFT
DECL|_CMU_HFPERCLKEN0_USART0_DEFAULT|macro|_CMU_HFPERCLKEN0_USART0_DEFAULT
DECL|_CMU_HFPERCLKEN0_USART0_MASK|macro|_CMU_HFPERCLKEN0_USART0_MASK
DECL|_CMU_HFPERCLKEN0_USART0_SHIFT|macro|_CMU_HFPERCLKEN0_USART0_SHIFT
DECL|_CMU_HFPERCLKEN0_USART1_DEFAULT|macro|_CMU_HFPERCLKEN0_USART1_DEFAULT
DECL|_CMU_HFPERCLKEN0_USART1_MASK|macro|_CMU_HFPERCLKEN0_USART1_MASK
DECL|_CMU_HFPERCLKEN0_USART1_SHIFT|macro|_CMU_HFPERCLKEN0_USART1_SHIFT
DECL|_CMU_HFPERCLKEN0_USART2_DEFAULT|macro|_CMU_HFPERCLKEN0_USART2_DEFAULT
DECL|_CMU_HFPERCLKEN0_USART2_MASK|macro|_CMU_HFPERCLKEN0_USART2_MASK
DECL|_CMU_HFPERCLKEN0_USART2_SHIFT|macro|_CMU_HFPERCLKEN0_USART2_SHIFT
DECL|_CMU_HFPERCLKEN0_VCMP_DEFAULT|macro|_CMU_HFPERCLKEN0_VCMP_DEFAULT
DECL|_CMU_HFPERCLKEN0_VCMP_MASK|macro|_CMU_HFPERCLKEN0_VCMP_MASK
DECL|_CMU_HFPERCLKEN0_VCMP_SHIFT|macro|_CMU_HFPERCLKEN0_VCMP_SHIFT
DECL|_CMU_HFRCOCTRL_BAND_11MHZ|macro|_CMU_HFRCOCTRL_BAND_11MHZ
DECL|_CMU_HFRCOCTRL_BAND_14MHZ|macro|_CMU_HFRCOCTRL_BAND_14MHZ
DECL|_CMU_HFRCOCTRL_BAND_1MHZ|macro|_CMU_HFRCOCTRL_BAND_1MHZ
DECL|_CMU_HFRCOCTRL_BAND_21MHZ|macro|_CMU_HFRCOCTRL_BAND_21MHZ
DECL|_CMU_HFRCOCTRL_BAND_28MHZ|macro|_CMU_HFRCOCTRL_BAND_28MHZ
DECL|_CMU_HFRCOCTRL_BAND_7MHZ|macro|_CMU_HFRCOCTRL_BAND_7MHZ
DECL|_CMU_HFRCOCTRL_BAND_DEFAULT|macro|_CMU_HFRCOCTRL_BAND_DEFAULT
DECL|_CMU_HFRCOCTRL_BAND_MASK|macro|_CMU_HFRCOCTRL_BAND_MASK
DECL|_CMU_HFRCOCTRL_BAND_SHIFT|macro|_CMU_HFRCOCTRL_BAND_SHIFT
DECL|_CMU_HFRCOCTRL_MASK|macro|_CMU_HFRCOCTRL_MASK
DECL|_CMU_HFRCOCTRL_RESETVALUE|macro|_CMU_HFRCOCTRL_RESETVALUE
DECL|_CMU_HFRCOCTRL_SUDELAY_DEFAULT|macro|_CMU_HFRCOCTRL_SUDELAY_DEFAULT
DECL|_CMU_HFRCOCTRL_SUDELAY_MASK|macro|_CMU_HFRCOCTRL_SUDELAY_MASK
DECL|_CMU_HFRCOCTRL_SUDELAY_SHIFT|macro|_CMU_HFRCOCTRL_SUDELAY_SHIFT
DECL|_CMU_HFRCOCTRL_TUNING_DEFAULT|macro|_CMU_HFRCOCTRL_TUNING_DEFAULT
DECL|_CMU_HFRCOCTRL_TUNING_MASK|macro|_CMU_HFRCOCTRL_TUNING_MASK
DECL|_CMU_HFRCOCTRL_TUNING_SHIFT|macro|_CMU_HFRCOCTRL_TUNING_SHIFT
DECL|_CMU_IEN_AUXHFRCORDY_DEFAULT|macro|_CMU_IEN_AUXHFRCORDY_DEFAULT
DECL|_CMU_IEN_AUXHFRCORDY_MASK|macro|_CMU_IEN_AUXHFRCORDY_MASK
DECL|_CMU_IEN_AUXHFRCORDY_SHIFT|macro|_CMU_IEN_AUXHFRCORDY_SHIFT
DECL|_CMU_IEN_CALOF_DEFAULT|macro|_CMU_IEN_CALOF_DEFAULT
DECL|_CMU_IEN_CALOF_MASK|macro|_CMU_IEN_CALOF_MASK
DECL|_CMU_IEN_CALOF_SHIFT|macro|_CMU_IEN_CALOF_SHIFT
DECL|_CMU_IEN_CALRDY_DEFAULT|macro|_CMU_IEN_CALRDY_DEFAULT
DECL|_CMU_IEN_CALRDY_MASK|macro|_CMU_IEN_CALRDY_MASK
DECL|_CMU_IEN_CALRDY_SHIFT|macro|_CMU_IEN_CALRDY_SHIFT
DECL|_CMU_IEN_HFRCORDY_DEFAULT|macro|_CMU_IEN_HFRCORDY_DEFAULT
DECL|_CMU_IEN_HFRCORDY_MASK|macro|_CMU_IEN_HFRCORDY_MASK
DECL|_CMU_IEN_HFRCORDY_SHIFT|macro|_CMU_IEN_HFRCORDY_SHIFT
DECL|_CMU_IEN_HFXORDY_DEFAULT|macro|_CMU_IEN_HFXORDY_DEFAULT
DECL|_CMU_IEN_HFXORDY_MASK|macro|_CMU_IEN_HFXORDY_MASK
DECL|_CMU_IEN_HFXORDY_SHIFT|macro|_CMU_IEN_HFXORDY_SHIFT
DECL|_CMU_IEN_LFRCORDY_DEFAULT|macro|_CMU_IEN_LFRCORDY_DEFAULT
DECL|_CMU_IEN_LFRCORDY_MASK|macro|_CMU_IEN_LFRCORDY_MASK
DECL|_CMU_IEN_LFRCORDY_SHIFT|macro|_CMU_IEN_LFRCORDY_SHIFT
DECL|_CMU_IEN_LFXORDY_DEFAULT|macro|_CMU_IEN_LFXORDY_DEFAULT
DECL|_CMU_IEN_LFXORDY_MASK|macro|_CMU_IEN_LFXORDY_MASK
DECL|_CMU_IEN_LFXORDY_SHIFT|macro|_CMU_IEN_LFXORDY_SHIFT
DECL|_CMU_IEN_MASK|macro|_CMU_IEN_MASK
DECL|_CMU_IEN_RESETVALUE|macro|_CMU_IEN_RESETVALUE
DECL|_CMU_IFC_AUXHFRCORDY_DEFAULT|macro|_CMU_IFC_AUXHFRCORDY_DEFAULT
DECL|_CMU_IFC_AUXHFRCORDY_MASK|macro|_CMU_IFC_AUXHFRCORDY_MASK
DECL|_CMU_IFC_AUXHFRCORDY_SHIFT|macro|_CMU_IFC_AUXHFRCORDY_SHIFT
DECL|_CMU_IFC_CALOF_DEFAULT|macro|_CMU_IFC_CALOF_DEFAULT
DECL|_CMU_IFC_CALOF_MASK|macro|_CMU_IFC_CALOF_MASK
DECL|_CMU_IFC_CALOF_SHIFT|macro|_CMU_IFC_CALOF_SHIFT
DECL|_CMU_IFC_CALRDY_DEFAULT|macro|_CMU_IFC_CALRDY_DEFAULT
DECL|_CMU_IFC_CALRDY_MASK|macro|_CMU_IFC_CALRDY_MASK
DECL|_CMU_IFC_CALRDY_SHIFT|macro|_CMU_IFC_CALRDY_SHIFT
DECL|_CMU_IFC_HFRCORDY_DEFAULT|macro|_CMU_IFC_HFRCORDY_DEFAULT
DECL|_CMU_IFC_HFRCORDY_MASK|macro|_CMU_IFC_HFRCORDY_MASK
DECL|_CMU_IFC_HFRCORDY_SHIFT|macro|_CMU_IFC_HFRCORDY_SHIFT
DECL|_CMU_IFC_HFXORDY_DEFAULT|macro|_CMU_IFC_HFXORDY_DEFAULT
DECL|_CMU_IFC_HFXORDY_MASK|macro|_CMU_IFC_HFXORDY_MASK
DECL|_CMU_IFC_HFXORDY_SHIFT|macro|_CMU_IFC_HFXORDY_SHIFT
DECL|_CMU_IFC_LFRCORDY_DEFAULT|macro|_CMU_IFC_LFRCORDY_DEFAULT
DECL|_CMU_IFC_LFRCORDY_MASK|macro|_CMU_IFC_LFRCORDY_MASK
DECL|_CMU_IFC_LFRCORDY_SHIFT|macro|_CMU_IFC_LFRCORDY_SHIFT
DECL|_CMU_IFC_LFXORDY_DEFAULT|macro|_CMU_IFC_LFXORDY_DEFAULT
DECL|_CMU_IFC_LFXORDY_MASK|macro|_CMU_IFC_LFXORDY_MASK
DECL|_CMU_IFC_LFXORDY_SHIFT|macro|_CMU_IFC_LFXORDY_SHIFT
DECL|_CMU_IFC_MASK|macro|_CMU_IFC_MASK
DECL|_CMU_IFC_RESETVALUE|macro|_CMU_IFC_RESETVALUE
DECL|_CMU_IFS_AUXHFRCORDY_DEFAULT|macro|_CMU_IFS_AUXHFRCORDY_DEFAULT
DECL|_CMU_IFS_AUXHFRCORDY_MASK|macro|_CMU_IFS_AUXHFRCORDY_MASK
DECL|_CMU_IFS_AUXHFRCORDY_SHIFT|macro|_CMU_IFS_AUXHFRCORDY_SHIFT
DECL|_CMU_IFS_CALOF_DEFAULT|macro|_CMU_IFS_CALOF_DEFAULT
DECL|_CMU_IFS_CALOF_MASK|macro|_CMU_IFS_CALOF_MASK
DECL|_CMU_IFS_CALOF_SHIFT|macro|_CMU_IFS_CALOF_SHIFT
DECL|_CMU_IFS_CALRDY_DEFAULT|macro|_CMU_IFS_CALRDY_DEFAULT
DECL|_CMU_IFS_CALRDY_MASK|macro|_CMU_IFS_CALRDY_MASK
DECL|_CMU_IFS_CALRDY_SHIFT|macro|_CMU_IFS_CALRDY_SHIFT
DECL|_CMU_IFS_HFRCORDY_DEFAULT|macro|_CMU_IFS_HFRCORDY_DEFAULT
DECL|_CMU_IFS_HFRCORDY_MASK|macro|_CMU_IFS_HFRCORDY_MASK
DECL|_CMU_IFS_HFRCORDY_SHIFT|macro|_CMU_IFS_HFRCORDY_SHIFT
DECL|_CMU_IFS_HFXORDY_DEFAULT|macro|_CMU_IFS_HFXORDY_DEFAULT
DECL|_CMU_IFS_HFXORDY_MASK|macro|_CMU_IFS_HFXORDY_MASK
DECL|_CMU_IFS_HFXORDY_SHIFT|macro|_CMU_IFS_HFXORDY_SHIFT
DECL|_CMU_IFS_LFRCORDY_DEFAULT|macro|_CMU_IFS_LFRCORDY_DEFAULT
DECL|_CMU_IFS_LFRCORDY_MASK|macro|_CMU_IFS_LFRCORDY_MASK
DECL|_CMU_IFS_LFRCORDY_SHIFT|macro|_CMU_IFS_LFRCORDY_SHIFT
DECL|_CMU_IFS_LFXORDY_DEFAULT|macro|_CMU_IFS_LFXORDY_DEFAULT
DECL|_CMU_IFS_LFXORDY_MASK|macro|_CMU_IFS_LFXORDY_MASK
DECL|_CMU_IFS_LFXORDY_SHIFT|macro|_CMU_IFS_LFXORDY_SHIFT
DECL|_CMU_IFS_MASK|macro|_CMU_IFS_MASK
DECL|_CMU_IFS_RESETVALUE|macro|_CMU_IFS_RESETVALUE
DECL|_CMU_IF_AUXHFRCORDY_DEFAULT|macro|_CMU_IF_AUXHFRCORDY_DEFAULT
DECL|_CMU_IF_AUXHFRCORDY_MASK|macro|_CMU_IF_AUXHFRCORDY_MASK
DECL|_CMU_IF_AUXHFRCORDY_SHIFT|macro|_CMU_IF_AUXHFRCORDY_SHIFT
DECL|_CMU_IF_CALOF_DEFAULT|macro|_CMU_IF_CALOF_DEFAULT
DECL|_CMU_IF_CALOF_MASK|macro|_CMU_IF_CALOF_MASK
DECL|_CMU_IF_CALOF_SHIFT|macro|_CMU_IF_CALOF_SHIFT
DECL|_CMU_IF_CALRDY_DEFAULT|macro|_CMU_IF_CALRDY_DEFAULT
DECL|_CMU_IF_CALRDY_MASK|macro|_CMU_IF_CALRDY_MASK
DECL|_CMU_IF_CALRDY_SHIFT|macro|_CMU_IF_CALRDY_SHIFT
DECL|_CMU_IF_HFRCORDY_DEFAULT|macro|_CMU_IF_HFRCORDY_DEFAULT
DECL|_CMU_IF_HFRCORDY_MASK|macro|_CMU_IF_HFRCORDY_MASK
DECL|_CMU_IF_HFRCORDY_SHIFT|macro|_CMU_IF_HFRCORDY_SHIFT
DECL|_CMU_IF_HFXORDY_DEFAULT|macro|_CMU_IF_HFXORDY_DEFAULT
DECL|_CMU_IF_HFXORDY_MASK|macro|_CMU_IF_HFXORDY_MASK
DECL|_CMU_IF_HFXORDY_SHIFT|macro|_CMU_IF_HFXORDY_SHIFT
DECL|_CMU_IF_LFRCORDY_DEFAULT|macro|_CMU_IF_LFRCORDY_DEFAULT
DECL|_CMU_IF_LFRCORDY_MASK|macro|_CMU_IF_LFRCORDY_MASK
DECL|_CMU_IF_LFRCORDY_SHIFT|macro|_CMU_IF_LFRCORDY_SHIFT
DECL|_CMU_IF_LFXORDY_DEFAULT|macro|_CMU_IF_LFXORDY_DEFAULT
DECL|_CMU_IF_LFXORDY_MASK|macro|_CMU_IF_LFXORDY_MASK
DECL|_CMU_IF_LFXORDY_SHIFT|macro|_CMU_IF_LFXORDY_SHIFT
DECL|_CMU_IF_MASK|macro|_CMU_IF_MASK
DECL|_CMU_IF_RESETVALUE|macro|_CMU_IF_RESETVALUE
DECL|_CMU_LCDCTRL_FDIV_DEFAULT|macro|_CMU_LCDCTRL_FDIV_DEFAULT
DECL|_CMU_LCDCTRL_FDIV_MASK|macro|_CMU_LCDCTRL_FDIV_MASK
DECL|_CMU_LCDCTRL_FDIV_SHIFT|macro|_CMU_LCDCTRL_FDIV_SHIFT
DECL|_CMU_LCDCTRL_MASK|macro|_CMU_LCDCTRL_MASK
DECL|_CMU_LCDCTRL_RESETVALUE|macro|_CMU_LCDCTRL_RESETVALUE
DECL|_CMU_LCDCTRL_VBFDIV_DEFAULT|macro|_CMU_LCDCTRL_VBFDIV_DEFAULT
DECL|_CMU_LCDCTRL_VBFDIV_DIV128|macro|_CMU_LCDCTRL_VBFDIV_DIV128
DECL|_CMU_LCDCTRL_VBFDIV_DIV16|macro|_CMU_LCDCTRL_VBFDIV_DIV16
DECL|_CMU_LCDCTRL_VBFDIV_DIV1|macro|_CMU_LCDCTRL_VBFDIV_DIV1
DECL|_CMU_LCDCTRL_VBFDIV_DIV2|macro|_CMU_LCDCTRL_VBFDIV_DIV2
DECL|_CMU_LCDCTRL_VBFDIV_DIV32|macro|_CMU_LCDCTRL_VBFDIV_DIV32
DECL|_CMU_LCDCTRL_VBFDIV_DIV4|macro|_CMU_LCDCTRL_VBFDIV_DIV4
DECL|_CMU_LCDCTRL_VBFDIV_DIV64|macro|_CMU_LCDCTRL_VBFDIV_DIV64
DECL|_CMU_LCDCTRL_VBFDIV_DIV8|macro|_CMU_LCDCTRL_VBFDIV_DIV8
DECL|_CMU_LCDCTRL_VBFDIV_MASK|macro|_CMU_LCDCTRL_VBFDIV_MASK
DECL|_CMU_LCDCTRL_VBFDIV_SHIFT|macro|_CMU_LCDCTRL_VBFDIV_SHIFT
DECL|_CMU_LCDCTRL_VBOOSTEN_DEFAULT|macro|_CMU_LCDCTRL_VBOOSTEN_DEFAULT
DECL|_CMU_LCDCTRL_VBOOSTEN_MASK|macro|_CMU_LCDCTRL_VBOOSTEN_MASK
DECL|_CMU_LCDCTRL_VBOOSTEN_SHIFT|macro|_CMU_LCDCTRL_VBOOSTEN_SHIFT
DECL|_CMU_LFACLKEN0_LCD_DEFAULT|macro|_CMU_LFACLKEN0_LCD_DEFAULT
DECL|_CMU_LFACLKEN0_LCD_MASK|macro|_CMU_LFACLKEN0_LCD_MASK
DECL|_CMU_LFACLKEN0_LCD_SHIFT|macro|_CMU_LFACLKEN0_LCD_SHIFT
DECL|_CMU_LFACLKEN0_LESENSE_DEFAULT|macro|_CMU_LFACLKEN0_LESENSE_DEFAULT
DECL|_CMU_LFACLKEN0_LESENSE_MASK|macro|_CMU_LFACLKEN0_LESENSE_MASK
DECL|_CMU_LFACLKEN0_LESENSE_SHIFT|macro|_CMU_LFACLKEN0_LESENSE_SHIFT
DECL|_CMU_LFACLKEN0_LETIMER0_DEFAULT|macro|_CMU_LFACLKEN0_LETIMER0_DEFAULT
DECL|_CMU_LFACLKEN0_LETIMER0_MASK|macro|_CMU_LFACLKEN0_LETIMER0_MASK
DECL|_CMU_LFACLKEN0_LETIMER0_SHIFT|macro|_CMU_LFACLKEN0_LETIMER0_SHIFT
DECL|_CMU_LFACLKEN0_MASK|macro|_CMU_LFACLKEN0_MASK
DECL|_CMU_LFACLKEN0_RESETVALUE|macro|_CMU_LFACLKEN0_RESETVALUE
DECL|_CMU_LFACLKEN0_RTC_DEFAULT|macro|_CMU_LFACLKEN0_RTC_DEFAULT
DECL|_CMU_LFACLKEN0_RTC_MASK|macro|_CMU_LFACLKEN0_RTC_MASK
DECL|_CMU_LFACLKEN0_RTC_SHIFT|macro|_CMU_LFACLKEN0_RTC_SHIFT
DECL|_CMU_LFAPRESC0_LCD_DIV128|macro|_CMU_LFAPRESC0_LCD_DIV128
DECL|_CMU_LFAPRESC0_LCD_DIV16|macro|_CMU_LFAPRESC0_LCD_DIV16
DECL|_CMU_LFAPRESC0_LCD_DIV32|macro|_CMU_LFAPRESC0_LCD_DIV32
DECL|_CMU_LFAPRESC0_LCD_DIV64|macro|_CMU_LFAPRESC0_LCD_DIV64
DECL|_CMU_LFAPRESC0_LCD_MASK|macro|_CMU_LFAPRESC0_LCD_MASK
DECL|_CMU_LFAPRESC0_LCD_SHIFT|macro|_CMU_LFAPRESC0_LCD_SHIFT
DECL|_CMU_LFAPRESC0_LESENSE_DIV1|macro|_CMU_LFAPRESC0_LESENSE_DIV1
DECL|_CMU_LFAPRESC0_LESENSE_DIV2|macro|_CMU_LFAPRESC0_LESENSE_DIV2
DECL|_CMU_LFAPRESC0_LESENSE_DIV4|macro|_CMU_LFAPRESC0_LESENSE_DIV4
DECL|_CMU_LFAPRESC0_LESENSE_DIV8|macro|_CMU_LFAPRESC0_LESENSE_DIV8
DECL|_CMU_LFAPRESC0_LESENSE_MASK|macro|_CMU_LFAPRESC0_LESENSE_MASK
DECL|_CMU_LFAPRESC0_LESENSE_SHIFT|macro|_CMU_LFAPRESC0_LESENSE_SHIFT
DECL|_CMU_LFAPRESC0_LETIMER0_DIV1024|macro|_CMU_LFAPRESC0_LETIMER0_DIV1024
DECL|_CMU_LFAPRESC0_LETIMER0_DIV128|macro|_CMU_LFAPRESC0_LETIMER0_DIV128
DECL|_CMU_LFAPRESC0_LETIMER0_DIV16384|macro|_CMU_LFAPRESC0_LETIMER0_DIV16384
DECL|_CMU_LFAPRESC0_LETIMER0_DIV16|macro|_CMU_LFAPRESC0_LETIMER0_DIV16
DECL|_CMU_LFAPRESC0_LETIMER0_DIV1|macro|_CMU_LFAPRESC0_LETIMER0_DIV1
DECL|_CMU_LFAPRESC0_LETIMER0_DIV2048|macro|_CMU_LFAPRESC0_LETIMER0_DIV2048
DECL|_CMU_LFAPRESC0_LETIMER0_DIV256|macro|_CMU_LFAPRESC0_LETIMER0_DIV256
DECL|_CMU_LFAPRESC0_LETIMER0_DIV2|macro|_CMU_LFAPRESC0_LETIMER0_DIV2
DECL|_CMU_LFAPRESC0_LETIMER0_DIV32768|macro|_CMU_LFAPRESC0_LETIMER0_DIV32768
DECL|_CMU_LFAPRESC0_LETIMER0_DIV32|macro|_CMU_LFAPRESC0_LETIMER0_DIV32
DECL|_CMU_LFAPRESC0_LETIMER0_DIV4096|macro|_CMU_LFAPRESC0_LETIMER0_DIV4096
DECL|_CMU_LFAPRESC0_LETIMER0_DIV4|macro|_CMU_LFAPRESC0_LETIMER0_DIV4
DECL|_CMU_LFAPRESC0_LETIMER0_DIV512|macro|_CMU_LFAPRESC0_LETIMER0_DIV512
DECL|_CMU_LFAPRESC0_LETIMER0_DIV64|macro|_CMU_LFAPRESC0_LETIMER0_DIV64
DECL|_CMU_LFAPRESC0_LETIMER0_DIV8192|macro|_CMU_LFAPRESC0_LETIMER0_DIV8192
DECL|_CMU_LFAPRESC0_LETIMER0_DIV8|macro|_CMU_LFAPRESC0_LETIMER0_DIV8
DECL|_CMU_LFAPRESC0_LETIMER0_MASK|macro|_CMU_LFAPRESC0_LETIMER0_MASK
DECL|_CMU_LFAPRESC0_LETIMER0_SHIFT|macro|_CMU_LFAPRESC0_LETIMER0_SHIFT
DECL|_CMU_LFAPRESC0_MASK|macro|_CMU_LFAPRESC0_MASK
DECL|_CMU_LFAPRESC0_RESETVALUE|macro|_CMU_LFAPRESC0_RESETVALUE
DECL|_CMU_LFAPRESC0_RTC_DIV1024|macro|_CMU_LFAPRESC0_RTC_DIV1024
DECL|_CMU_LFAPRESC0_RTC_DIV128|macro|_CMU_LFAPRESC0_RTC_DIV128
DECL|_CMU_LFAPRESC0_RTC_DIV16384|macro|_CMU_LFAPRESC0_RTC_DIV16384
DECL|_CMU_LFAPRESC0_RTC_DIV16|macro|_CMU_LFAPRESC0_RTC_DIV16
DECL|_CMU_LFAPRESC0_RTC_DIV1|macro|_CMU_LFAPRESC0_RTC_DIV1
DECL|_CMU_LFAPRESC0_RTC_DIV2048|macro|_CMU_LFAPRESC0_RTC_DIV2048
DECL|_CMU_LFAPRESC0_RTC_DIV256|macro|_CMU_LFAPRESC0_RTC_DIV256
DECL|_CMU_LFAPRESC0_RTC_DIV2|macro|_CMU_LFAPRESC0_RTC_DIV2
DECL|_CMU_LFAPRESC0_RTC_DIV32768|macro|_CMU_LFAPRESC0_RTC_DIV32768
DECL|_CMU_LFAPRESC0_RTC_DIV32|macro|_CMU_LFAPRESC0_RTC_DIV32
DECL|_CMU_LFAPRESC0_RTC_DIV4096|macro|_CMU_LFAPRESC0_RTC_DIV4096
DECL|_CMU_LFAPRESC0_RTC_DIV4|macro|_CMU_LFAPRESC0_RTC_DIV4
DECL|_CMU_LFAPRESC0_RTC_DIV512|macro|_CMU_LFAPRESC0_RTC_DIV512
DECL|_CMU_LFAPRESC0_RTC_DIV64|macro|_CMU_LFAPRESC0_RTC_DIV64
DECL|_CMU_LFAPRESC0_RTC_DIV8192|macro|_CMU_LFAPRESC0_RTC_DIV8192
DECL|_CMU_LFAPRESC0_RTC_DIV8|macro|_CMU_LFAPRESC0_RTC_DIV8
DECL|_CMU_LFAPRESC0_RTC_MASK|macro|_CMU_LFAPRESC0_RTC_MASK
DECL|_CMU_LFAPRESC0_RTC_SHIFT|macro|_CMU_LFAPRESC0_RTC_SHIFT
DECL|_CMU_LFBCLKEN0_LEUART0_DEFAULT|macro|_CMU_LFBCLKEN0_LEUART0_DEFAULT
DECL|_CMU_LFBCLKEN0_LEUART0_MASK|macro|_CMU_LFBCLKEN0_LEUART0_MASK
DECL|_CMU_LFBCLKEN0_LEUART0_SHIFT|macro|_CMU_LFBCLKEN0_LEUART0_SHIFT
DECL|_CMU_LFBCLKEN0_LEUART1_DEFAULT|macro|_CMU_LFBCLKEN0_LEUART1_DEFAULT
DECL|_CMU_LFBCLKEN0_LEUART1_MASK|macro|_CMU_LFBCLKEN0_LEUART1_MASK
DECL|_CMU_LFBCLKEN0_LEUART1_SHIFT|macro|_CMU_LFBCLKEN0_LEUART1_SHIFT
DECL|_CMU_LFBCLKEN0_MASK|macro|_CMU_LFBCLKEN0_MASK
DECL|_CMU_LFBCLKEN0_RESETVALUE|macro|_CMU_LFBCLKEN0_RESETVALUE
DECL|_CMU_LFBPRESC0_LEUART0_DIV1|macro|_CMU_LFBPRESC0_LEUART0_DIV1
DECL|_CMU_LFBPRESC0_LEUART0_DIV2|macro|_CMU_LFBPRESC0_LEUART0_DIV2
DECL|_CMU_LFBPRESC0_LEUART0_DIV4|macro|_CMU_LFBPRESC0_LEUART0_DIV4
DECL|_CMU_LFBPRESC0_LEUART0_DIV8|macro|_CMU_LFBPRESC0_LEUART0_DIV8
DECL|_CMU_LFBPRESC0_LEUART0_MASK|macro|_CMU_LFBPRESC0_LEUART0_MASK
DECL|_CMU_LFBPRESC0_LEUART0_SHIFT|macro|_CMU_LFBPRESC0_LEUART0_SHIFT
DECL|_CMU_LFBPRESC0_LEUART1_DIV1|macro|_CMU_LFBPRESC0_LEUART1_DIV1
DECL|_CMU_LFBPRESC0_LEUART1_DIV2|macro|_CMU_LFBPRESC0_LEUART1_DIV2
DECL|_CMU_LFBPRESC0_LEUART1_DIV4|macro|_CMU_LFBPRESC0_LEUART1_DIV4
DECL|_CMU_LFBPRESC0_LEUART1_DIV8|macro|_CMU_LFBPRESC0_LEUART1_DIV8
DECL|_CMU_LFBPRESC0_LEUART1_MASK|macro|_CMU_LFBPRESC0_LEUART1_MASK
DECL|_CMU_LFBPRESC0_LEUART1_SHIFT|macro|_CMU_LFBPRESC0_LEUART1_SHIFT
DECL|_CMU_LFBPRESC0_MASK|macro|_CMU_LFBPRESC0_MASK
DECL|_CMU_LFBPRESC0_RESETVALUE|macro|_CMU_LFBPRESC0_RESETVALUE
DECL|_CMU_LFCLKSEL_LFAE_DEFAULT|macro|_CMU_LFCLKSEL_LFAE_DEFAULT
DECL|_CMU_LFCLKSEL_LFAE_DISABLED|macro|_CMU_LFCLKSEL_LFAE_DISABLED
DECL|_CMU_LFCLKSEL_LFAE_MASK|macro|_CMU_LFCLKSEL_LFAE_MASK
DECL|_CMU_LFCLKSEL_LFAE_SHIFT|macro|_CMU_LFCLKSEL_LFAE_SHIFT
DECL|_CMU_LFCLKSEL_LFAE_ULFRCO|macro|_CMU_LFCLKSEL_LFAE_ULFRCO
DECL|_CMU_LFCLKSEL_LFA_DEFAULT|macro|_CMU_LFCLKSEL_LFA_DEFAULT
DECL|_CMU_LFCLKSEL_LFA_DISABLED|macro|_CMU_LFCLKSEL_LFA_DISABLED
DECL|_CMU_LFCLKSEL_LFA_HFCORECLKLEDIV2|macro|_CMU_LFCLKSEL_LFA_HFCORECLKLEDIV2
DECL|_CMU_LFCLKSEL_LFA_LFRCO|macro|_CMU_LFCLKSEL_LFA_LFRCO
DECL|_CMU_LFCLKSEL_LFA_LFXO|macro|_CMU_LFCLKSEL_LFA_LFXO
DECL|_CMU_LFCLKSEL_LFA_MASK|macro|_CMU_LFCLKSEL_LFA_MASK
DECL|_CMU_LFCLKSEL_LFA_SHIFT|macro|_CMU_LFCLKSEL_LFA_SHIFT
DECL|_CMU_LFCLKSEL_LFBE_DEFAULT|macro|_CMU_LFCLKSEL_LFBE_DEFAULT
DECL|_CMU_LFCLKSEL_LFBE_DISABLED|macro|_CMU_LFCLKSEL_LFBE_DISABLED
DECL|_CMU_LFCLKSEL_LFBE_MASK|macro|_CMU_LFCLKSEL_LFBE_MASK
DECL|_CMU_LFCLKSEL_LFBE_SHIFT|macro|_CMU_LFCLKSEL_LFBE_SHIFT
DECL|_CMU_LFCLKSEL_LFBE_ULFRCO|macro|_CMU_LFCLKSEL_LFBE_ULFRCO
DECL|_CMU_LFCLKSEL_LFB_DEFAULT|macro|_CMU_LFCLKSEL_LFB_DEFAULT
DECL|_CMU_LFCLKSEL_LFB_DISABLED|macro|_CMU_LFCLKSEL_LFB_DISABLED
DECL|_CMU_LFCLKSEL_LFB_HFCORECLKLEDIV2|macro|_CMU_LFCLKSEL_LFB_HFCORECLKLEDIV2
DECL|_CMU_LFCLKSEL_LFB_LFRCO|macro|_CMU_LFCLKSEL_LFB_LFRCO
DECL|_CMU_LFCLKSEL_LFB_LFXO|macro|_CMU_LFCLKSEL_LFB_LFXO
DECL|_CMU_LFCLKSEL_LFB_MASK|macro|_CMU_LFCLKSEL_LFB_MASK
DECL|_CMU_LFCLKSEL_LFB_SHIFT|macro|_CMU_LFCLKSEL_LFB_SHIFT
DECL|_CMU_LFCLKSEL_MASK|macro|_CMU_LFCLKSEL_MASK
DECL|_CMU_LFCLKSEL_RESETVALUE|macro|_CMU_LFCLKSEL_RESETVALUE
DECL|_CMU_LFRCOCTRL_MASK|macro|_CMU_LFRCOCTRL_MASK
DECL|_CMU_LFRCOCTRL_RESETVALUE|macro|_CMU_LFRCOCTRL_RESETVALUE
DECL|_CMU_LFRCOCTRL_TUNING_DEFAULT|macro|_CMU_LFRCOCTRL_TUNING_DEFAULT
DECL|_CMU_LFRCOCTRL_TUNING_MASK|macro|_CMU_LFRCOCTRL_TUNING_MASK
DECL|_CMU_LFRCOCTRL_TUNING_SHIFT|macro|_CMU_LFRCOCTRL_TUNING_SHIFT
DECL|_CMU_LOCK_LOCKKEY_DEFAULT|macro|_CMU_LOCK_LOCKKEY_DEFAULT
DECL|_CMU_LOCK_LOCKKEY_LOCKED|macro|_CMU_LOCK_LOCKKEY_LOCKED
DECL|_CMU_LOCK_LOCKKEY_LOCK|macro|_CMU_LOCK_LOCKKEY_LOCK
DECL|_CMU_LOCK_LOCKKEY_MASK|macro|_CMU_LOCK_LOCKKEY_MASK
DECL|_CMU_LOCK_LOCKKEY_SHIFT|macro|_CMU_LOCK_LOCKKEY_SHIFT
DECL|_CMU_LOCK_LOCKKEY_UNLOCKED|macro|_CMU_LOCK_LOCKKEY_UNLOCKED
DECL|_CMU_LOCK_LOCKKEY_UNLOCK|macro|_CMU_LOCK_LOCKKEY_UNLOCK
DECL|_CMU_LOCK_MASK|macro|_CMU_LOCK_MASK
DECL|_CMU_LOCK_RESETVALUE|macro|_CMU_LOCK_RESETVALUE
DECL|_CMU_OSCENCMD_AUXHFRCODIS_DEFAULT|macro|_CMU_OSCENCMD_AUXHFRCODIS_DEFAULT
DECL|_CMU_OSCENCMD_AUXHFRCODIS_MASK|macro|_CMU_OSCENCMD_AUXHFRCODIS_MASK
DECL|_CMU_OSCENCMD_AUXHFRCODIS_SHIFT|macro|_CMU_OSCENCMD_AUXHFRCODIS_SHIFT
DECL|_CMU_OSCENCMD_AUXHFRCOEN_DEFAULT|macro|_CMU_OSCENCMD_AUXHFRCOEN_DEFAULT
DECL|_CMU_OSCENCMD_AUXHFRCOEN_MASK|macro|_CMU_OSCENCMD_AUXHFRCOEN_MASK
DECL|_CMU_OSCENCMD_AUXHFRCOEN_SHIFT|macro|_CMU_OSCENCMD_AUXHFRCOEN_SHIFT
DECL|_CMU_OSCENCMD_HFRCODIS_DEFAULT|macro|_CMU_OSCENCMD_HFRCODIS_DEFAULT
DECL|_CMU_OSCENCMD_HFRCODIS_MASK|macro|_CMU_OSCENCMD_HFRCODIS_MASK
DECL|_CMU_OSCENCMD_HFRCODIS_SHIFT|macro|_CMU_OSCENCMD_HFRCODIS_SHIFT
DECL|_CMU_OSCENCMD_HFRCOEN_DEFAULT|macro|_CMU_OSCENCMD_HFRCOEN_DEFAULT
DECL|_CMU_OSCENCMD_HFRCOEN_MASK|macro|_CMU_OSCENCMD_HFRCOEN_MASK
DECL|_CMU_OSCENCMD_HFRCOEN_SHIFT|macro|_CMU_OSCENCMD_HFRCOEN_SHIFT
DECL|_CMU_OSCENCMD_HFXODIS_DEFAULT|macro|_CMU_OSCENCMD_HFXODIS_DEFAULT
DECL|_CMU_OSCENCMD_HFXODIS_MASK|macro|_CMU_OSCENCMD_HFXODIS_MASK
DECL|_CMU_OSCENCMD_HFXODIS_SHIFT|macro|_CMU_OSCENCMD_HFXODIS_SHIFT
DECL|_CMU_OSCENCMD_HFXOEN_DEFAULT|macro|_CMU_OSCENCMD_HFXOEN_DEFAULT
DECL|_CMU_OSCENCMD_HFXOEN_MASK|macro|_CMU_OSCENCMD_HFXOEN_MASK
DECL|_CMU_OSCENCMD_HFXOEN_SHIFT|macro|_CMU_OSCENCMD_HFXOEN_SHIFT
DECL|_CMU_OSCENCMD_LFRCODIS_DEFAULT|macro|_CMU_OSCENCMD_LFRCODIS_DEFAULT
DECL|_CMU_OSCENCMD_LFRCODIS_MASK|macro|_CMU_OSCENCMD_LFRCODIS_MASK
DECL|_CMU_OSCENCMD_LFRCODIS_SHIFT|macro|_CMU_OSCENCMD_LFRCODIS_SHIFT
DECL|_CMU_OSCENCMD_LFRCOEN_DEFAULT|macro|_CMU_OSCENCMD_LFRCOEN_DEFAULT
DECL|_CMU_OSCENCMD_LFRCOEN_MASK|macro|_CMU_OSCENCMD_LFRCOEN_MASK
DECL|_CMU_OSCENCMD_LFRCOEN_SHIFT|macro|_CMU_OSCENCMD_LFRCOEN_SHIFT
DECL|_CMU_OSCENCMD_LFXODIS_DEFAULT|macro|_CMU_OSCENCMD_LFXODIS_DEFAULT
DECL|_CMU_OSCENCMD_LFXODIS_MASK|macro|_CMU_OSCENCMD_LFXODIS_MASK
DECL|_CMU_OSCENCMD_LFXODIS_SHIFT|macro|_CMU_OSCENCMD_LFXODIS_SHIFT
DECL|_CMU_OSCENCMD_LFXOEN_DEFAULT|macro|_CMU_OSCENCMD_LFXOEN_DEFAULT
DECL|_CMU_OSCENCMD_LFXOEN_MASK|macro|_CMU_OSCENCMD_LFXOEN_MASK
DECL|_CMU_OSCENCMD_LFXOEN_SHIFT|macro|_CMU_OSCENCMD_LFXOEN_SHIFT
DECL|_CMU_OSCENCMD_MASK|macro|_CMU_OSCENCMD_MASK
DECL|_CMU_OSCENCMD_RESETVALUE|macro|_CMU_OSCENCMD_RESETVALUE
DECL|_CMU_PCNTCTRL_MASK|macro|_CMU_PCNTCTRL_MASK
DECL|_CMU_PCNTCTRL_PCNT0CLKEN_DEFAULT|macro|_CMU_PCNTCTRL_PCNT0CLKEN_DEFAULT
DECL|_CMU_PCNTCTRL_PCNT0CLKEN_MASK|macro|_CMU_PCNTCTRL_PCNT0CLKEN_MASK
DECL|_CMU_PCNTCTRL_PCNT0CLKEN_SHIFT|macro|_CMU_PCNTCTRL_PCNT0CLKEN_SHIFT
DECL|_CMU_PCNTCTRL_PCNT0CLKSEL_DEFAULT|macro|_CMU_PCNTCTRL_PCNT0CLKSEL_DEFAULT
DECL|_CMU_PCNTCTRL_PCNT0CLKSEL_LFACLK|macro|_CMU_PCNTCTRL_PCNT0CLKSEL_LFACLK
DECL|_CMU_PCNTCTRL_PCNT0CLKSEL_MASK|macro|_CMU_PCNTCTRL_PCNT0CLKSEL_MASK
DECL|_CMU_PCNTCTRL_PCNT0CLKSEL_PCNT0S0|macro|_CMU_PCNTCTRL_PCNT0CLKSEL_PCNT0S0
DECL|_CMU_PCNTCTRL_PCNT0CLKSEL_SHIFT|macro|_CMU_PCNTCTRL_PCNT0CLKSEL_SHIFT
DECL|_CMU_PCNTCTRL_PCNT1CLKEN_DEFAULT|macro|_CMU_PCNTCTRL_PCNT1CLKEN_DEFAULT
DECL|_CMU_PCNTCTRL_PCNT1CLKEN_MASK|macro|_CMU_PCNTCTRL_PCNT1CLKEN_MASK
DECL|_CMU_PCNTCTRL_PCNT1CLKEN_SHIFT|macro|_CMU_PCNTCTRL_PCNT1CLKEN_SHIFT
DECL|_CMU_PCNTCTRL_PCNT1CLKSEL_DEFAULT|macro|_CMU_PCNTCTRL_PCNT1CLKSEL_DEFAULT
DECL|_CMU_PCNTCTRL_PCNT1CLKSEL_LFACLK|macro|_CMU_PCNTCTRL_PCNT1CLKSEL_LFACLK
DECL|_CMU_PCNTCTRL_PCNT1CLKSEL_MASK|macro|_CMU_PCNTCTRL_PCNT1CLKSEL_MASK
DECL|_CMU_PCNTCTRL_PCNT1CLKSEL_PCNT1S0|macro|_CMU_PCNTCTRL_PCNT1CLKSEL_PCNT1S0
DECL|_CMU_PCNTCTRL_PCNT1CLKSEL_SHIFT|macro|_CMU_PCNTCTRL_PCNT1CLKSEL_SHIFT
DECL|_CMU_PCNTCTRL_PCNT2CLKEN_DEFAULT|macro|_CMU_PCNTCTRL_PCNT2CLKEN_DEFAULT
DECL|_CMU_PCNTCTRL_PCNT2CLKEN_MASK|macro|_CMU_PCNTCTRL_PCNT2CLKEN_MASK
DECL|_CMU_PCNTCTRL_PCNT2CLKEN_SHIFT|macro|_CMU_PCNTCTRL_PCNT2CLKEN_SHIFT
DECL|_CMU_PCNTCTRL_PCNT2CLKSEL_DEFAULT|macro|_CMU_PCNTCTRL_PCNT2CLKSEL_DEFAULT
DECL|_CMU_PCNTCTRL_PCNT2CLKSEL_LFACLK|macro|_CMU_PCNTCTRL_PCNT2CLKSEL_LFACLK
DECL|_CMU_PCNTCTRL_PCNT2CLKSEL_MASK|macro|_CMU_PCNTCTRL_PCNT2CLKSEL_MASK
DECL|_CMU_PCNTCTRL_PCNT2CLKSEL_PCNT2S0|macro|_CMU_PCNTCTRL_PCNT2CLKSEL_PCNT2S0
DECL|_CMU_PCNTCTRL_PCNT2CLKSEL_SHIFT|macro|_CMU_PCNTCTRL_PCNT2CLKSEL_SHIFT
DECL|_CMU_PCNTCTRL_RESETVALUE|macro|_CMU_PCNTCTRL_RESETVALUE
DECL|_CMU_ROUTE_CLKOUT0PEN_DEFAULT|macro|_CMU_ROUTE_CLKOUT0PEN_DEFAULT
DECL|_CMU_ROUTE_CLKOUT0PEN_MASK|macro|_CMU_ROUTE_CLKOUT0PEN_MASK
DECL|_CMU_ROUTE_CLKOUT0PEN_SHIFT|macro|_CMU_ROUTE_CLKOUT0PEN_SHIFT
DECL|_CMU_ROUTE_CLKOUT1PEN_DEFAULT|macro|_CMU_ROUTE_CLKOUT1PEN_DEFAULT
DECL|_CMU_ROUTE_CLKOUT1PEN_MASK|macro|_CMU_ROUTE_CLKOUT1PEN_MASK
DECL|_CMU_ROUTE_CLKOUT1PEN_SHIFT|macro|_CMU_ROUTE_CLKOUT1PEN_SHIFT
DECL|_CMU_ROUTE_LOCATION_DEFAULT|macro|_CMU_ROUTE_LOCATION_DEFAULT
DECL|_CMU_ROUTE_LOCATION_LOC0|macro|_CMU_ROUTE_LOCATION_LOC0
DECL|_CMU_ROUTE_LOCATION_LOC1|macro|_CMU_ROUTE_LOCATION_LOC1
DECL|_CMU_ROUTE_LOCATION_LOC2|macro|_CMU_ROUTE_LOCATION_LOC2
DECL|_CMU_ROUTE_LOCATION_MASK|macro|_CMU_ROUTE_LOCATION_MASK
DECL|_CMU_ROUTE_LOCATION_SHIFT|macro|_CMU_ROUTE_LOCATION_SHIFT
DECL|_CMU_ROUTE_MASK|macro|_CMU_ROUTE_MASK
DECL|_CMU_ROUTE_RESETVALUE|macro|_CMU_ROUTE_RESETVALUE
DECL|_CMU_STATUS_AUXHFRCOENS_DEFAULT|macro|_CMU_STATUS_AUXHFRCOENS_DEFAULT
DECL|_CMU_STATUS_AUXHFRCOENS_MASK|macro|_CMU_STATUS_AUXHFRCOENS_MASK
DECL|_CMU_STATUS_AUXHFRCOENS_SHIFT|macro|_CMU_STATUS_AUXHFRCOENS_SHIFT
DECL|_CMU_STATUS_AUXHFRCORDY_DEFAULT|macro|_CMU_STATUS_AUXHFRCORDY_DEFAULT
DECL|_CMU_STATUS_AUXHFRCORDY_MASK|macro|_CMU_STATUS_AUXHFRCORDY_MASK
DECL|_CMU_STATUS_AUXHFRCORDY_SHIFT|macro|_CMU_STATUS_AUXHFRCORDY_SHIFT
DECL|_CMU_STATUS_CALBSY_DEFAULT|macro|_CMU_STATUS_CALBSY_DEFAULT
DECL|_CMU_STATUS_CALBSY_MASK|macro|_CMU_STATUS_CALBSY_MASK
DECL|_CMU_STATUS_CALBSY_SHIFT|macro|_CMU_STATUS_CALBSY_SHIFT
DECL|_CMU_STATUS_HFRCOENS_DEFAULT|macro|_CMU_STATUS_HFRCOENS_DEFAULT
DECL|_CMU_STATUS_HFRCOENS_MASK|macro|_CMU_STATUS_HFRCOENS_MASK
DECL|_CMU_STATUS_HFRCOENS_SHIFT|macro|_CMU_STATUS_HFRCOENS_SHIFT
DECL|_CMU_STATUS_HFRCORDY_DEFAULT|macro|_CMU_STATUS_HFRCORDY_DEFAULT
DECL|_CMU_STATUS_HFRCORDY_MASK|macro|_CMU_STATUS_HFRCORDY_MASK
DECL|_CMU_STATUS_HFRCORDY_SHIFT|macro|_CMU_STATUS_HFRCORDY_SHIFT
DECL|_CMU_STATUS_HFRCOSEL_DEFAULT|macro|_CMU_STATUS_HFRCOSEL_DEFAULT
DECL|_CMU_STATUS_HFRCOSEL_MASK|macro|_CMU_STATUS_HFRCOSEL_MASK
DECL|_CMU_STATUS_HFRCOSEL_SHIFT|macro|_CMU_STATUS_HFRCOSEL_SHIFT
DECL|_CMU_STATUS_HFXOENS_DEFAULT|macro|_CMU_STATUS_HFXOENS_DEFAULT
DECL|_CMU_STATUS_HFXOENS_MASK|macro|_CMU_STATUS_HFXOENS_MASK
DECL|_CMU_STATUS_HFXOENS_SHIFT|macro|_CMU_STATUS_HFXOENS_SHIFT
DECL|_CMU_STATUS_HFXORDY_DEFAULT|macro|_CMU_STATUS_HFXORDY_DEFAULT
DECL|_CMU_STATUS_HFXORDY_MASK|macro|_CMU_STATUS_HFXORDY_MASK
DECL|_CMU_STATUS_HFXORDY_SHIFT|macro|_CMU_STATUS_HFXORDY_SHIFT
DECL|_CMU_STATUS_HFXOSEL_DEFAULT|macro|_CMU_STATUS_HFXOSEL_DEFAULT
DECL|_CMU_STATUS_HFXOSEL_MASK|macro|_CMU_STATUS_HFXOSEL_MASK
DECL|_CMU_STATUS_HFXOSEL_SHIFT|macro|_CMU_STATUS_HFXOSEL_SHIFT
DECL|_CMU_STATUS_LFRCOENS_DEFAULT|macro|_CMU_STATUS_LFRCOENS_DEFAULT
DECL|_CMU_STATUS_LFRCOENS_MASK|macro|_CMU_STATUS_LFRCOENS_MASK
DECL|_CMU_STATUS_LFRCOENS_SHIFT|macro|_CMU_STATUS_LFRCOENS_SHIFT
DECL|_CMU_STATUS_LFRCORDY_DEFAULT|macro|_CMU_STATUS_LFRCORDY_DEFAULT
DECL|_CMU_STATUS_LFRCORDY_MASK|macro|_CMU_STATUS_LFRCORDY_MASK
DECL|_CMU_STATUS_LFRCORDY_SHIFT|macro|_CMU_STATUS_LFRCORDY_SHIFT
DECL|_CMU_STATUS_LFRCOSEL_DEFAULT|macro|_CMU_STATUS_LFRCOSEL_DEFAULT
DECL|_CMU_STATUS_LFRCOSEL_MASK|macro|_CMU_STATUS_LFRCOSEL_MASK
DECL|_CMU_STATUS_LFRCOSEL_SHIFT|macro|_CMU_STATUS_LFRCOSEL_SHIFT
DECL|_CMU_STATUS_LFXOENS_DEFAULT|macro|_CMU_STATUS_LFXOENS_DEFAULT
DECL|_CMU_STATUS_LFXOENS_MASK|macro|_CMU_STATUS_LFXOENS_MASK
DECL|_CMU_STATUS_LFXOENS_SHIFT|macro|_CMU_STATUS_LFXOENS_SHIFT
DECL|_CMU_STATUS_LFXORDY_DEFAULT|macro|_CMU_STATUS_LFXORDY_DEFAULT
DECL|_CMU_STATUS_LFXORDY_MASK|macro|_CMU_STATUS_LFXORDY_MASK
DECL|_CMU_STATUS_LFXORDY_SHIFT|macro|_CMU_STATUS_LFXORDY_SHIFT
DECL|_CMU_STATUS_LFXOSEL_DEFAULT|macro|_CMU_STATUS_LFXOSEL_DEFAULT
DECL|_CMU_STATUS_LFXOSEL_MASK|macro|_CMU_STATUS_LFXOSEL_MASK
DECL|_CMU_STATUS_LFXOSEL_SHIFT|macro|_CMU_STATUS_LFXOSEL_SHIFT
DECL|_CMU_STATUS_MASK|macro|_CMU_STATUS_MASK
DECL|_CMU_STATUS_RESETVALUE|macro|_CMU_STATUS_RESETVALUE
DECL|_CMU_SYNCBUSY_LFACLKEN0_DEFAULT|macro|_CMU_SYNCBUSY_LFACLKEN0_DEFAULT
DECL|_CMU_SYNCBUSY_LFACLKEN0_MASK|macro|_CMU_SYNCBUSY_LFACLKEN0_MASK
DECL|_CMU_SYNCBUSY_LFACLKEN0_SHIFT|macro|_CMU_SYNCBUSY_LFACLKEN0_SHIFT
DECL|_CMU_SYNCBUSY_LFAPRESC0_DEFAULT|macro|_CMU_SYNCBUSY_LFAPRESC0_DEFAULT
DECL|_CMU_SYNCBUSY_LFAPRESC0_MASK|macro|_CMU_SYNCBUSY_LFAPRESC0_MASK
DECL|_CMU_SYNCBUSY_LFAPRESC0_SHIFT|macro|_CMU_SYNCBUSY_LFAPRESC0_SHIFT
DECL|_CMU_SYNCBUSY_LFBCLKEN0_DEFAULT|macro|_CMU_SYNCBUSY_LFBCLKEN0_DEFAULT
DECL|_CMU_SYNCBUSY_LFBCLKEN0_MASK|macro|_CMU_SYNCBUSY_LFBCLKEN0_MASK
DECL|_CMU_SYNCBUSY_LFBCLKEN0_SHIFT|macro|_CMU_SYNCBUSY_LFBCLKEN0_SHIFT
DECL|_CMU_SYNCBUSY_LFBPRESC0_DEFAULT|macro|_CMU_SYNCBUSY_LFBPRESC0_DEFAULT
DECL|_CMU_SYNCBUSY_LFBPRESC0_MASK|macro|_CMU_SYNCBUSY_LFBPRESC0_MASK
DECL|_CMU_SYNCBUSY_LFBPRESC0_SHIFT|macro|_CMU_SYNCBUSY_LFBPRESC0_SHIFT
DECL|_CMU_SYNCBUSY_MASK|macro|_CMU_SYNCBUSY_MASK
DECL|_CMU_SYNCBUSY_RESETVALUE|macro|_CMU_SYNCBUSY_RESETVALUE
DECL|_EFM32_WONDER_FAMILY|macro|_EFM32_WONDER_FAMILY
DECL|_EFM_DEVICE|macro|_EFM_DEVICE
DECL|_PRS_CH_CTRL_ASYNC_DEFAULT|macro|_PRS_CH_CTRL_ASYNC_DEFAULT
DECL|_PRS_CH_CTRL_ASYNC_MASK|macro|_PRS_CH_CTRL_ASYNC_MASK
DECL|_PRS_CH_CTRL_ASYNC_SHIFT|macro|_PRS_CH_CTRL_ASYNC_SHIFT
DECL|_PRS_CH_CTRL_EDSEL_BOTHEDGES|macro|_PRS_CH_CTRL_EDSEL_BOTHEDGES
DECL|_PRS_CH_CTRL_EDSEL_DEFAULT|macro|_PRS_CH_CTRL_EDSEL_DEFAULT
DECL|_PRS_CH_CTRL_EDSEL_MASK|macro|_PRS_CH_CTRL_EDSEL_MASK
DECL|_PRS_CH_CTRL_EDSEL_NEGEDGE|macro|_PRS_CH_CTRL_EDSEL_NEGEDGE
DECL|_PRS_CH_CTRL_EDSEL_OFF|macro|_PRS_CH_CTRL_EDSEL_OFF
DECL|_PRS_CH_CTRL_EDSEL_POSEDGE|macro|_PRS_CH_CTRL_EDSEL_POSEDGE
DECL|_PRS_CH_CTRL_EDSEL_SHIFT|macro|_PRS_CH_CTRL_EDSEL_SHIFT
DECL|_PRS_CH_CTRL_MASK|macro|_PRS_CH_CTRL_MASK
DECL|_PRS_CH_CTRL_RESETVALUE|macro|_PRS_CH_CTRL_RESETVALUE
DECL|_PRS_CH_CTRL_SIGSEL_ACMP0OUT|macro|_PRS_CH_CTRL_SIGSEL_ACMP0OUT
DECL|_PRS_CH_CTRL_SIGSEL_ACMP1OUT|macro|_PRS_CH_CTRL_SIGSEL_ACMP1OUT
DECL|_PRS_CH_CTRL_SIGSEL_ADC0SCAN|macro|_PRS_CH_CTRL_SIGSEL_ADC0SCAN
DECL|_PRS_CH_CTRL_SIGSEL_ADC0SINGLE|macro|_PRS_CH_CTRL_SIGSEL_ADC0SINGLE
DECL|_PRS_CH_CTRL_SIGSEL_BURTCCOMP0|macro|_PRS_CH_CTRL_SIGSEL_BURTCCOMP0
DECL|_PRS_CH_CTRL_SIGSEL_BURTCOF|macro|_PRS_CH_CTRL_SIGSEL_BURTCOF
DECL|_PRS_CH_CTRL_SIGSEL_DAC0CH0|macro|_PRS_CH_CTRL_SIGSEL_DAC0CH0
DECL|_PRS_CH_CTRL_SIGSEL_DAC0CH1|macro|_PRS_CH_CTRL_SIGSEL_DAC0CH1
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN0|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN0
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN10|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN10
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN11|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN11
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN12|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN12
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN13|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN13
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN14|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN14
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN15|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN15
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN1|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN1
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN2|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN2
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN3|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN3
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN4|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN4
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN5|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN5
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN6|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN6
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN7|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN7
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN8|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN8
DECL|_PRS_CH_CTRL_SIGSEL_GPIOPIN9|macro|_PRS_CH_CTRL_SIGSEL_GPIOPIN9
DECL|_PRS_CH_CTRL_SIGSEL_LESENSEDEC0|macro|_PRS_CH_CTRL_SIGSEL_LESENSEDEC0
DECL|_PRS_CH_CTRL_SIGSEL_LESENSEDEC1|macro|_PRS_CH_CTRL_SIGSEL_LESENSEDEC1
DECL|_PRS_CH_CTRL_SIGSEL_LESENSEDEC2|macro|_PRS_CH_CTRL_SIGSEL_LESENSEDEC2
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES0|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES0
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES10|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES10
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES11|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES11
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES12|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES12
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES13|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES13
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES14|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES14
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES15|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES15
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES1|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES1
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES2|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES2
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES3|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES3
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES4|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES4
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES5|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES5
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES6|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES6
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES7|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES7
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES8|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES8
DECL|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES9|macro|_PRS_CH_CTRL_SIGSEL_LESENSESCANRES9
DECL|_PRS_CH_CTRL_SIGSEL_LETIMER0CH0|macro|_PRS_CH_CTRL_SIGSEL_LETIMER0CH0
DECL|_PRS_CH_CTRL_SIGSEL_LETIMER0CH1|macro|_PRS_CH_CTRL_SIGSEL_LETIMER0CH1
DECL|_PRS_CH_CTRL_SIGSEL_MASK|macro|_PRS_CH_CTRL_SIGSEL_MASK
DECL|_PRS_CH_CTRL_SIGSEL_RTCCOMP0|macro|_PRS_CH_CTRL_SIGSEL_RTCCOMP0
DECL|_PRS_CH_CTRL_SIGSEL_RTCCOMP1|macro|_PRS_CH_CTRL_SIGSEL_RTCCOMP1
DECL|_PRS_CH_CTRL_SIGSEL_RTCOF|macro|_PRS_CH_CTRL_SIGSEL_RTCOF
DECL|_PRS_CH_CTRL_SIGSEL_SHIFT|macro|_PRS_CH_CTRL_SIGSEL_SHIFT
DECL|_PRS_CH_CTRL_SIGSEL_TIMER0CC0|macro|_PRS_CH_CTRL_SIGSEL_TIMER0CC0
DECL|_PRS_CH_CTRL_SIGSEL_TIMER0CC1|macro|_PRS_CH_CTRL_SIGSEL_TIMER0CC1
DECL|_PRS_CH_CTRL_SIGSEL_TIMER0CC2|macro|_PRS_CH_CTRL_SIGSEL_TIMER0CC2
DECL|_PRS_CH_CTRL_SIGSEL_TIMER0OF|macro|_PRS_CH_CTRL_SIGSEL_TIMER0OF
DECL|_PRS_CH_CTRL_SIGSEL_TIMER0UF|macro|_PRS_CH_CTRL_SIGSEL_TIMER0UF
DECL|_PRS_CH_CTRL_SIGSEL_TIMER1CC0|macro|_PRS_CH_CTRL_SIGSEL_TIMER1CC0
DECL|_PRS_CH_CTRL_SIGSEL_TIMER1CC1|macro|_PRS_CH_CTRL_SIGSEL_TIMER1CC1
DECL|_PRS_CH_CTRL_SIGSEL_TIMER1CC2|macro|_PRS_CH_CTRL_SIGSEL_TIMER1CC2
DECL|_PRS_CH_CTRL_SIGSEL_TIMER1OF|macro|_PRS_CH_CTRL_SIGSEL_TIMER1OF
DECL|_PRS_CH_CTRL_SIGSEL_TIMER1UF|macro|_PRS_CH_CTRL_SIGSEL_TIMER1UF
DECL|_PRS_CH_CTRL_SIGSEL_TIMER2CC0|macro|_PRS_CH_CTRL_SIGSEL_TIMER2CC0
DECL|_PRS_CH_CTRL_SIGSEL_TIMER2CC1|macro|_PRS_CH_CTRL_SIGSEL_TIMER2CC1
DECL|_PRS_CH_CTRL_SIGSEL_TIMER2CC2|macro|_PRS_CH_CTRL_SIGSEL_TIMER2CC2
DECL|_PRS_CH_CTRL_SIGSEL_TIMER2OF|macro|_PRS_CH_CTRL_SIGSEL_TIMER2OF
DECL|_PRS_CH_CTRL_SIGSEL_TIMER2UF|macro|_PRS_CH_CTRL_SIGSEL_TIMER2UF
DECL|_PRS_CH_CTRL_SIGSEL_TIMER3CC0|macro|_PRS_CH_CTRL_SIGSEL_TIMER3CC0
DECL|_PRS_CH_CTRL_SIGSEL_TIMER3CC1|macro|_PRS_CH_CTRL_SIGSEL_TIMER3CC1
DECL|_PRS_CH_CTRL_SIGSEL_TIMER3CC2|macro|_PRS_CH_CTRL_SIGSEL_TIMER3CC2
DECL|_PRS_CH_CTRL_SIGSEL_TIMER3OF|macro|_PRS_CH_CTRL_SIGSEL_TIMER3OF
DECL|_PRS_CH_CTRL_SIGSEL_TIMER3UF|macro|_PRS_CH_CTRL_SIGSEL_TIMER3UF
DECL|_PRS_CH_CTRL_SIGSEL_UART0RXDATAV|macro|_PRS_CH_CTRL_SIGSEL_UART0RXDATAV
DECL|_PRS_CH_CTRL_SIGSEL_UART0TXC|macro|_PRS_CH_CTRL_SIGSEL_UART0TXC
DECL|_PRS_CH_CTRL_SIGSEL_UART1RXDATAV|macro|_PRS_CH_CTRL_SIGSEL_UART1RXDATAV
DECL|_PRS_CH_CTRL_SIGSEL_UART1TXC|macro|_PRS_CH_CTRL_SIGSEL_UART1TXC
DECL|_PRS_CH_CTRL_SIGSEL_USART0IRTX|macro|_PRS_CH_CTRL_SIGSEL_USART0IRTX
DECL|_PRS_CH_CTRL_SIGSEL_USART0RXDATAV|macro|_PRS_CH_CTRL_SIGSEL_USART0RXDATAV
DECL|_PRS_CH_CTRL_SIGSEL_USART0TXC|macro|_PRS_CH_CTRL_SIGSEL_USART0TXC
DECL|_PRS_CH_CTRL_SIGSEL_USART1RXDATAV|macro|_PRS_CH_CTRL_SIGSEL_USART1RXDATAV
DECL|_PRS_CH_CTRL_SIGSEL_USART1TXC|macro|_PRS_CH_CTRL_SIGSEL_USART1TXC
DECL|_PRS_CH_CTRL_SIGSEL_USART2RXDATAV|macro|_PRS_CH_CTRL_SIGSEL_USART2RXDATAV
DECL|_PRS_CH_CTRL_SIGSEL_USART2TXC|macro|_PRS_CH_CTRL_SIGSEL_USART2TXC
DECL|_PRS_CH_CTRL_SIGSEL_VCMPOUT|macro|_PRS_CH_CTRL_SIGSEL_VCMPOUT
DECL|_PRS_CH_CTRL_SOURCESEL_ACMP0|macro|_PRS_CH_CTRL_SOURCESEL_ACMP0
DECL|_PRS_CH_CTRL_SOURCESEL_ACMP1|macro|_PRS_CH_CTRL_SOURCESEL_ACMP1
DECL|_PRS_CH_CTRL_SOURCESEL_ADC0|macro|_PRS_CH_CTRL_SOURCESEL_ADC0
DECL|_PRS_CH_CTRL_SOURCESEL_BURTC|macro|_PRS_CH_CTRL_SOURCESEL_BURTC
DECL|_PRS_CH_CTRL_SOURCESEL_DAC0|macro|_PRS_CH_CTRL_SOURCESEL_DAC0
DECL|_PRS_CH_CTRL_SOURCESEL_GPIOH|macro|_PRS_CH_CTRL_SOURCESEL_GPIOH
DECL|_PRS_CH_CTRL_SOURCESEL_GPIOL|macro|_PRS_CH_CTRL_SOURCESEL_GPIOL
DECL|_PRS_CH_CTRL_SOURCESEL_LESENSED|macro|_PRS_CH_CTRL_SOURCESEL_LESENSED
DECL|_PRS_CH_CTRL_SOURCESEL_LESENSEH|macro|_PRS_CH_CTRL_SOURCESEL_LESENSEH
DECL|_PRS_CH_CTRL_SOURCESEL_LESENSEL|macro|_PRS_CH_CTRL_SOURCESEL_LESENSEL
DECL|_PRS_CH_CTRL_SOURCESEL_LETIMER0|macro|_PRS_CH_CTRL_SOURCESEL_LETIMER0
DECL|_PRS_CH_CTRL_SOURCESEL_MASK|macro|_PRS_CH_CTRL_SOURCESEL_MASK
DECL|_PRS_CH_CTRL_SOURCESEL_NONE|macro|_PRS_CH_CTRL_SOURCESEL_NONE
DECL|_PRS_CH_CTRL_SOURCESEL_RTC|macro|_PRS_CH_CTRL_SOURCESEL_RTC
DECL|_PRS_CH_CTRL_SOURCESEL_SHIFT|macro|_PRS_CH_CTRL_SOURCESEL_SHIFT
DECL|_PRS_CH_CTRL_SOURCESEL_TIMER0|macro|_PRS_CH_CTRL_SOURCESEL_TIMER0
DECL|_PRS_CH_CTRL_SOURCESEL_TIMER1|macro|_PRS_CH_CTRL_SOURCESEL_TIMER1
DECL|_PRS_CH_CTRL_SOURCESEL_TIMER2|macro|_PRS_CH_CTRL_SOURCESEL_TIMER2
DECL|_PRS_CH_CTRL_SOURCESEL_TIMER3|macro|_PRS_CH_CTRL_SOURCESEL_TIMER3
DECL|_PRS_CH_CTRL_SOURCESEL_UART0|macro|_PRS_CH_CTRL_SOURCESEL_UART0
DECL|_PRS_CH_CTRL_SOURCESEL_UART1|macro|_PRS_CH_CTRL_SOURCESEL_UART1
DECL|_PRS_CH_CTRL_SOURCESEL_USART0|macro|_PRS_CH_CTRL_SOURCESEL_USART0
DECL|_PRS_CH_CTRL_SOURCESEL_USART1|macro|_PRS_CH_CTRL_SOURCESEL_USART1
DECL|_PRS_CH_CTRL_SOURCESEL_USART2|macro|_PRS_CH_CTRL_SOURCESEL_USART2
DECL|_PRS_CH_CTRL_SOURCESEL_VCMP|macro|_PRS_CH_CTRL_SOURCESEL_VCMP
DECL|_PRS_ROUTE_CH0PEN_DEFAULT|macro|_PRS_ROUTE_CH0PEN_DEFAULT
DECL|_PRS_ROUTE_CH0PEN_MASK|macro|_PRS_ROUTE_CH0PEN_MASK
DECL|_PRS_ROUTE_CH0PEN_SHIFT|macro|_PRS_ROUTE_CH0PEN_SHIFT
DECL|_PRS_ROUTE_CH1PEN_DEFAULT|macro|_PRS_ROUTE_CH1PEN_DEFAULT
DECL|_PRS_ROUTE_CH1PEN_MASK|macro|_PRS_ROUTE_CH1PEN_MASK
DECL|_PRS_ROUTE_CH1PEN_SHIFT|macro|_PRS_ROUTE_CH1PEN_SHIFT
DECL|_PRS_ROUTE_CH2PEN_DEFAULT|macro|_PRS_ROUTE_CH2PEN_DEFAULT
DECL|_PRS_ROUTE_CH2PEN_MASK|macro|_PRS_ROUTE_CH2PEN_MASK
DECL|_PRS_ROUTE_CH2PEN_SHIFT|macro|_PRS_ROUTE_CH2PEN_SHIFT
DECL|_PRS_ROUTE_CH3PEN_DEFAULT|macro|_PRS_ROUTE_CH3PEN_DEFAULT
DECL|_PRS_ROUTE_CH3PEN_MASK|macro|_PRS_ROUTE_CH3PEN_MASK
DECL|_PRS_ROUTE_CH3PEN_SHIFT|macro|_PRS_ROUTE_CH3PEN_SHIFT
DECL|_PRS_ROUTE_LOCATION_DEFAULT|macro|_PRS_ROUTE_LOCATION_DEFAULT
DECL|_PRS_ROUTE_LOCATION_LOC0|macro|_PRS_ROUTE_LOCATION_LOC0
DECL|_PRS_ROUTE_LOCATION_LOC1|macro|_PRS_ROUTE_LOCATION_LOC1
DECL|_PRS_ROUTE_LOCATION_MASK|macro|_PRS_ROUTE_LOCATION_MASK
DECL|_PRS_ROUTE_LOCATION_SHIFT|macro|_PRS_ROUTE_LOCATION_SHIFT
DECL|_PRS_ROUTE_MASK|macro|_PRS_ROUTE_MASK
DECL|_PRS_ROUTE_RESETVALUE|macro|_PRS_ROUTE_RESETVALUE
DECL|_PRS_SWLEVEL_CH0LEVEL_DEFAULT|macro|_PRS_SWLEVEL_CH0LEVEL_DEFAULT
DECL|_PRS_SWLEVEL_CH0LEVEL_MASK|macro|_PRS_SWLEVEL_CH0LEVEL_MASK
DECL|_PRS_SWLEVEL_CH0LEVEL_SHIFT|macro|_PRS_SWLEVEL_CH0LEVEL_SHIFT
DECL|_PRS_SWLEVEL_CH10LEVEL_DEFAULT|macro|_PRS_SWLEVEL_CH10LEVEL_DEFAULT
DECL|_PRS_SWLEVEL_CH10LEVEL_MASK|macro|_PRS_SWLEVEL_CH10LEVEL_MASK
DECL|_PRS_SWLEVEL_CH10LEVEL_SHIFT|macro|_PRS_SWLEVEL_CH10LEVEL_SHIFT
DECL|_PRS_SWLEVEL_CH11LEVEL_DEFAULT|macro|_PRS_SWLEVEL_CH11LEVEL_DEFAULT
DECL|_PRS_SWLEVEL_CH11LEVEL_MASK|macro|_PRS_SWLEVEL_CH11LEVEL_MASK
DECL|_PRS_SWLEVEL_CH11LEVEL_SHIFT|macro|_PRS_SWLEVEL_CH11LEVEL_SHIFT
DECL|_PRS_SWLEVEL_CH1LEVEL_DEFAULT|macro|_PRS_SWLEVEL_CH1LEVEL_DEFAULT
DECL|_PRS_SWLEVEL_CH1LEVEL_MASK|macro|_PRS_SWLEVEL_CH1LEVEL_MASK
DECL|_PRS_SWLEVEL_CH1LEVEL_SHIFT|macro|_PRS_SWLEVEL_CH1LEVEL_SHIFT
DECL|_PRS_SWLEVEL_CH2LEVEL_DEFAULT|macro|_PRS_SWLEVEL_CH2LEVEL_DEFAULT
DECL|_PRS_SWLEVEL_CH2LEVEL_MASK|macro|_PRS_SWLEVEL_CH2LEVEL_MASK
DECL|_PRS_SWLEVEL_CH2LEVEL_SHIFT|macro|_PRS_SWLEVEL_CH2LEVEL_SHIFT
DECL|_PRS_SWLEVEL_CH3LEVEL_DEFAULT|macro|_PRS_SWLEVEL_CH3LEVEL_DEFAULT
DECL|_PRS_SWLEVEL_CH3LEVEL_MASK|macro|_PRS_SWLEVEL_CH3LEVEL_MASK
DECL|_PRS_SWLEVEL_CH3LEVEL_SHIFT|macro|_PRS_SWLEVEL_CH3LEVEL_SHIFT
DECL|_PRS_SWLEVEL_CH4LEVEL_DEFAULT|macro|_PRS_SWLEVEL_CH4LEVEL_DEFAULT
DECL|_PRS_SWLEVEL_CH4LEVEL_MASK|macro|_PRS_SWLEVEL_CH4LEVEL_MASK
DECL|_PRS_SWLEVEL_CH4LEVEL_SHIFT|macro|_PRS_SWLEVEL_CH4LEVEL_SHIFT
DECL|_PRS_SWLEVEL_CH5LEVEL_DEFAULT|macro|_PRS_SWLEVEL_CH5LEVEL_DEFAULT
DECL|_PRS_SWLEVEL_CH5LEVEL_MASK|macro|_PRS_SWLEVEL_CH5LEVEL_MASK
DECL|_PRS_SWLEVEL_CH5LEVEL_SHIFT|macro|_PRS_SWLEVEL_CH5LEVEL_SHIFT
DECL|_PRS_SWLEVEL_CH6LEVEL_DEFAULT|macro|_PRS_SWLEVEL_CH6LEVEL_DEFAULT
DECL|_PRS_SWLEVEL_CH6LEVEL_MASK|macro|_PRS_SWLEVEL_CH6LEVEL_MASK
DECL|_PRS_SWLEVEL_CH6LEVEL_SHIFT|macro|_PRS_SWLEVEL_CH6LEVEL_SHIFT
DECL|_PRS_SWLEVEL_CH7LEVEL_DEFAULT|macro|_PRS_SWLEVEL_CH7LEVEL_DEFAULT
DECL|_PRS_SWLEVEL_CH7LEVEL_MASK|macro|_PRS_SWLEVEL_CH7LEVEL_MASK
DECL|_PRS_SWLEVEL_CH7LEVEL_SHIFT|macro|_PRS_SWLEVEL_CH7LEVEL_SHIFT
DECL|_PRS_SWLEVEL_CH8LEVEL_DEFAULT|macro|_PRS_SWLEVEL_CH8LEVEL_DEFAULT
DECL|_PRS_SWLEVEL_CH8LEVEL_MASK|macro|_PRS_SWLEVEL_CH8LEVEL_MASK
DECL|_PRS_SWLEVEL_CH8LEVEL_SHIFT|macro|_PRS_SWLEVEL_CH8LEVEL_SHIFT
DECL|_PRS_SWLEVEL_CH9LEVEL_DEFAULT|macro|_PRS_SWLEVEL_CH9LEVEL_DEFAULT
DECL|_PRS_SWLEVEL_CH9LEVEL_MASK|macro|_PRS_SWLEVEL_CH9LEVEL_MASK
DECL|_PRS_SWLEVEL_CH9LEVEL_SHIFT|macro|_PRS_SWLEVEL_CH9LEVEL_SHIFT
DECL|_PRS_SWLEVEL_MASK|macro|_PRS_SWLEVEL_MASK
DECL|_PRS_SWLEVEL_RESETVALUE|macro|_PRS_SWLEVEL_RESETVALUE
DECL|_PRS_SWPULSE_CH0PULSE_DEFAULT|macro|_PRS_SWPULSE_CH0PULSE_DEFAULT
DECL|_PRS_SWPULSE_CH0PULSE_MASK|macro|_PRS_SWPULSE_CH0PULSE_MASK
DECL|_PRS_SWPULSE_CH0PULSE_SHIFT|macro|_PRS_SWPULSE_CH0PULSE_SHIFT
DECL|_PRS_SWPULSE_CH10PULSE_DEFAULT|macro|_PRS_SWPULSE_CH10PULSE_DEFAULT
DECL|_PRS_SWPULSE_CH10PULSE_MASK|macro|_PRS_SWPULSE_CH10PULSE_MASK
DECL|_PRS_SWPULSE_CH10PULSE_SHIFT|macro|_PRS_SWPULSE_CH10PULSE_SHIFT
DECL|_PRS_SWPULSE_CH11PULSE_DEFAULT|macro|_PRS_SWPULSE_CH11PULSE_DEFAULT
DECL|_PRS_SWPULSE_CH11PULSE_MASK|macro|_PRS_SWPULSE_CH11PULSE_MASK
DECL|_PRS_SWPULSE_CH11PULSE_SHIFT|macro|_PRS_SWPULSE_CH11PULSE_SHIFT
DECL|_PRS_SWPULSE_CH1PULSE_DEFAULT|macro|_PRS_SWPULSE_CH1PULSE_DEFAULT
DECL|_PRS_SWPULSE_CH1PULSE_MASK|macro|_PRS_SWPULSE_CH1PULSE_MASK
DECL|_PRS_SWPULSE_CH1PULSE_SHIFT|macro|_PRS_SWPULSE_CH1PULSE_SHIFT
DECL|_PRS_SWPULSE_CH2PULSE_DEFAULT|macro|_PRS_SWPULSE_CH2PULSE_DEFAULT
DECL|_PRS_SWPULSE_CH2PULSE_MASK|macro|_PRS_SWPULSE_CH2PULSE_MASK
DECL|_PRS_SWPULSE_CH2PULSE_SHIFT|macro|_PRS_SWPULSE_CH2PULSE_SHIFT
DECL|_PRS_SWPULSE_CH3PULSE_DEFAULT|macro|_PRS_SWPULSE_CH3PULSE_DEFAULT
DECL|_PRS_SWPULSE_CH3PULSE_MASK|macro|_PRS_SWPULSE_CH3PULSE_MASK
DECL|_PRS_SWPULSE_CH3PULSE_SHIFT|macro|_PRS_SWPULSE_CH3PULSE_SHIFT
DECL|_PRS_SWPULSE_CH4PULSE_DEFAULT|macro|_PRS_SWPULSE_CH4PULSE_DEFAULT
DECL|_PRS_SWPULSE_CH4PULSE_MASK|macro|_PRS_SWPULSE_CH4PULSE_MASK
DECL|_PRS_SWPULSE_CH4PULSE_SHIFT|macro|_PRS_SWPULSE_CH4PULSE_SHIFT
DECL|_PRS_SWPULSE_CH5PULSE_DEFAULT|macro|_PRS_SWPULSE_CH5PULSE_DEFAULT
DECL|_PRS_SWPULSE_CH5PULSE_MASK|macro|_PRS_SWPULSE_CH5PULSE_MASK
DECL|_PRS_SWPULSE_CH5PULSE_SHIFT|macro|_PRS_SWPULSE_CH5PULSE_SHIFT
DECL|_PRS_SWPULSE_CH6PULSE_DEFAULT|macro|_PRS_SWPULSE_CH6PULSE_DEFAULT
DECL|_PRS_SWPULSE_CH6PULSE_MASK|macro|_PRS_SWPULSE_CH6PULSE_MASK
DECL|_PRS_SWPULSE_CH6PULSE_SHIFT|macro|_PRS_SWPULSE_CH6PULSE_SHIFT
DECL|_PRS_SWPULSE_CH7PULSE_DEFAULT|macro|_PRS_SWPULSE_CH7PULSE_DEFAULT
DECL|_PRS_SWPULSE_CH7PULSE_MASK|macro|_PRS_SWPULSE_CH7PULSE_MASK
DECL|_PRS_SWPULSE_CH7PULSE_SHIFT|macro|_PRS_SWPULSE_CH7PULSE_SHIFT
DECL|_PRS_SWPULSE_CH8PULSE_DEFAULT|macro|_PRS_SWPULSE_CH8PULSE_DEFAULT
DECL|_PRS_SWPULSE_CH8PULSE_MASK|macro|_PRS_SWPULSE_CH8PULSE_MASK
DECL|_PRS_SWPULSE_CH8PULSE_SHIFT|macro|_PRS_SWPULSE_CH8PULSE_SHIFT
DECL|_PRS_SWPULSE_CH9PULSE_DEFAULT|macro|_PRS_SWPULSE_CH9PULSE_DEFAULT
DECL|_PRS_SWPULSE_CH9PULSE_MASK|macro|_PRS_SWPULSE_CH9PULSE_MASK
DECL|_PRS_SWPULSE_CH9PULSE_SHIFT|macro|_PRS_SWPULSE_CH9PULSE_SHIFT
DECL|_PRS_SWPULSE_MASK|macro|_PRS_SWPULSE_MASK
DECL|_PRS_SWPULSE_RESETVALUE|macro|_PRS_SWPULSE_RESETVALUE
DECL|_SILICON_LABS_32B_PLATFORM_1|macro|_SILICON_LABS_32B_PLATFORM_1
DECL|_SILICON_LABS_32B_PLATFORM|macro|_SILICON_LABS_32B_PLATFORM
DECL|_SILICON_LABS_32B_SERIES_0|macro|_SILICON_LABS_32B_SERIES_0
DECL|_SILICON_LABS_32B_SERIES|macro|_SILICON_LABS_32B_SERIES
DECL|_SILICON_LABS_GECKO_INTERNAL_SDID_74|macro|_SILICON_LABS_GECKO_INTERNAL_SDID_74
DECL|_SILICON_LABS_GECKO_INTERNAL_SDID|macro|_SILICON_LABS_GECKO_INTERNAL_SDID
DECL|__CM4_REV|macro|__CM4_REV
DECL|__FPU_PRESENT|macro|__FPU_PRESENT
DECL|__MPU_PRESENT|macro|__MPU_PRESENT
DECL|__NVIC_PRIO_BITS|macro|__NVIC_PRIO_BITS
DECL|__VTOR_PRESENT|macro|__VTOR_PRESENT
DECL|__Vendor_SysTickConfig|macro|__Vendor_SysTickConfig
