
---------- Begin Simulation Statistics ----------
final_tick                               253582147000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  83339                       # Simulator instruction rate (inst/s)
host_mem_usage                                 934536                       # Number of bytes of host memory used
host_op_rate                                   162346                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1199.92                       # Real time elapsed on the host
host_tick_rate                              211332007                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000003                       # Number of instructions simulated
sim_ops                                     194802754                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.253582                       # Number of seconds simulated
sim_ticks                                253582147000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             54783170                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            1001116                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8640823                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          58905868                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           10507929                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        54783170                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         44275241                       # Number of indirect misses.
system.cpu.branchPred.lookups                58905868                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3022592                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      6875946                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 137015020                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 83964975                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           8647406                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   22766745                       # Number of branches committed
system.cpu.commit.bw_lim_events               7773726                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           52866                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts       187132587                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000003                       # Number of instructions committed
system.cpu.commit.committedOps              194802754                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    192636157                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.011247                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.017783                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    134239462     69.69%     69.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     17423650      9.04%     78.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9555257      4.96%     83.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11045246      5.73%     89.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5542601      2.88%     92.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3183444      1.65%     93.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2253977      1.17%     95.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1618794      0.84%     95.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      7773726      4.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    192636157                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    1640787                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1335661                       # Number of function calls committed.
system.cpu.commit.int_insts                 193397049                       # Number of committed integer instructions.
system.cpu.commit.loads                      24613514                       # Number of loads committed
system.cpu.commit.membars                       34680                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       639959      0.33%      0.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        153145701     78.62%     78.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          164750      0.08%     79.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           337441      0.17%     79.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          56925      0.03%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            608      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             550      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           46556      0.02%     79.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           96364      0.05%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         509233      0.26%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           351      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd          121      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          433      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv           42      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult          121      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        24538910     12.60%     92.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       14422926      7.40%     99.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        74604      0.04%     99.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       767159      0.39%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         194802754                       # Class of committed instruction
system.cpu.commit.refs                       39803599                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000003                       # Number of Instructions Simulated
system.cpu.committedOps                     194802754                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.535821                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.535821                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data     36401727                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36401727                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54021.170377                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54021.170377                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52759.060730                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52759.060730                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     35675004                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35675004                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  39258427000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  39258427000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019964                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019964                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       726723                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        726723                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       297922                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       297922                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  22623138000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  22623138000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011780                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011780                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       428801                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       428801                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     15190661                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15190661                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51397.502624                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51397.502624                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49506.507283                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49506.507283                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15016871                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15016871                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8932371981                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8932371981                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011441                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011441                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       173790                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       173790                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3599                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3599                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8425561981                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8425561981                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       170191                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       170191                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.548529                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    22.900000                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              2277                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        55897                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          229                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     51592388                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51592388                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53514.828749                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53514.828749                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51834.915960                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51834.915960                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     50691875                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50691875                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  48190798981                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  48190798981                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017454                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017454                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       900513                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         900513                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data       301521                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       301521                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  31048699981                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  31048699981                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011610                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011610                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       598992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       598992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     51592388                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51592388                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53514.828749                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53514.828749                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51834.915960                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51834.915960                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     50691875                       # number of overall hits
system.cpu.dcache.overall_hits::total        50691875                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  48190798981                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  48190798981                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017454                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017454                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       900513                       # number of overall misses
system.cpu.dcache.overall_misses::total        900513                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data       301521                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       301521                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  31048699981                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  31048699981                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011610                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011610                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       598992                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       598992                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 253582147000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 596123                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          640                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             85.895297                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        103781923                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.744125                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999750                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999750                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 253582147000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            597147                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         103781923                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.744125                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51292119                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       362577                       # number of writebacks
system.cpu.dcache.writebacks::total            362577                       # number of writebacks
system.cpu.decode.BlockedCycles              32110606                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              456809075                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                116874239                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  60476112                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                8678284                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               4800508                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    39340599                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                       1229584                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 253582147000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                    20595325                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        179697                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 253582147000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 253582147000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                    58905868                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  33368463                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      86348706                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes               5092170                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles         8314                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      247687611                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 8978                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          792                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles         55146                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                17356568                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         19                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.232295                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles          127839510                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           13530521                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.976755                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          222939749                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.191209                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.379104                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                150181392     67.36%     67.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3159090      1.42%     68.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3050768      1.37%     70.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3489238      1.57%     71.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3221321      1.44%     73.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3756826      1.69%     74.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3845818      1.73%     76.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  3847363      1.73%     78.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 48387933     21.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            222939749                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   2408928                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   842940                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst     33368369                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     33368369                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 27759.223010                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27759.223010                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27146.965809                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27146.965809                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     25494791                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25494791                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 218564407586                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 218564407586                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.235959                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.235959                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst      7873578                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       7873578                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       865338                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       865338                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 190252451662                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 190252451662                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.210026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.210026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      7008240                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      7008240                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     8.597341                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          105                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs             11660                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs       100245                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          105                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     33368369                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     33368369                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 27759.223010                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27759.223010                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27146.965809                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27146.965809                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     25494791                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25494791                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst 218564407586                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 218564407586                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.235959                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.235959                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst      7873578                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        7873578                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst       865338                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       865338                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 190252451662                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 190252451662                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.210026                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.210026                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst      7008240                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      7008240                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     33368369                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     33368369                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 27759.223010                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27759.223010                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27146.965809                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27146.965809                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     25494791                       # number of overall hits
system.cpu.icache.overall_hits::total        25494791                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst 218564407586                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 218564407586                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.235959                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.235959                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst      7873578                       # number of overall misses
system.cpu.icache.overall_misses::total       7873578                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst       865338                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       865338                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 190252451662                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 190252451662                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.210026                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.210026                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst      7008240                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      7008240                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 253582147000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                7006805                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          190                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs              4.637831                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         73744978                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.958125                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999836                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999836                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 253582147000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs           7008240                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          73744978                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.958125                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32503031                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks      7006805                       # number of writebacks
system.cpu.icache.writebacks::total           7006805                       # number of writebacks
system.cpu.idleCycles                        30642399                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts             11171198                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 32004397                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.201319                       # Inst execution rate
system.cpu.iew.exec_refs                     59899326                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   20584183                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                22935838                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              51127788                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             182886                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            465897                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             27908296                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           381926775                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              39315143                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          16623960                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             304633140                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  39615                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1708651                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                8678284                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1766773                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1880                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          1792972                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        43128                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        45105                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        80543                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     26514269                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores     12718201                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          45105                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      9251819                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1919379                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 322286884                       # num instructions consuming a value
system.cpu.iew.wb_count                     296907476                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.657696                       # average fanout of values written-back
system.cpu.iew.wb_producers                 211966673                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.170853                       # insts written-back per cycle
system.cpu.iew.wb_sent                      300576577                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                405686590                       # number of integer regfile reads
system.cpu.int_regfile_writes               243971459                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 253582147000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.394350                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.394350                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3105380      0.97%      0.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             252085015     78.47%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               223367      0.07%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                359668      0.11%     79.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               60158      0.02%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                4933      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  1      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   1      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  859      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                76309      0.02%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               120597      0.04%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              536994      0.17%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                803      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             203      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1273      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             136      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            951      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             42325402     13.17%     93.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            21347043      6.64%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          139332      0.04%     99.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         868681      0.27%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              321257106                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1941047                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3855405                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1832409                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2476112                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     5445240                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016950                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5090790     93.49%     93.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     93.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     93.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     93.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     93.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    37      0.00%     93.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     93.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     93.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     93.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     93.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     93.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      5      0.00%     93.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     93.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2712      0.05%     93.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    146      0.00%     93.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   444      0.01%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  149      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 224347      4.12%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 92356      1.70%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1070      0.02%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            33184      0.61%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              321655919                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          869074573                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    295075067                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         566615132                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  381376104                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 321257106                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              550671                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       187123964                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           2030783                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         497805                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    257823890                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     222939749                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.441004                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.236702                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           136804412     61.36%     61.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            16679720      7.48%     68.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            14209742      6.37%     75.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11579231      5.19%     80.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11118900      4.99%     85.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            11346949      5.09%     90.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            11526303      5.17%     95.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             6343890      2.85%     98.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             3330602      1.49%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       222939749                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.266876                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 253582147000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    33378733                       # TLB accesses on write requests
system.cpu.itb.wrMisses                        340805                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 253582147000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 253582147000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads           2672428                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2286458                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             51127788                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            27908296                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               136173222                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    342                       # number of misc regfile writes
system.cpu.numCycles                        253582148                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON    253582147000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                26967252                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             220583257                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              185                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 977609                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                120211504                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  95813                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                147808                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            1047709590                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              432781523                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           476615093                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  61358944                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                4220380                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                8678284                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               5696368                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                256031769                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           2785001                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        622564805                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          27397                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1698                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   6022334                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1632                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    566797772                       # The number of ROB reads
system.cpu.rob.rob_writes                   794716615                       # The number of ROB writes
system.cpu.timesIdled                         2720170                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   504                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks        58580                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         58580                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79331.234480                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79331.234480                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  41984945211                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  41984945211                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       529236                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         529236                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst      7006301                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7006301                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 114055.301418                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 114055.301418                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 94648.794926                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 94648.794926                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        6795746                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            6795746                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst  24014913990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  24014913990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.030052                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.030052                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst       210555                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           210555                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst         3132                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          3132                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst  19632336990                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  19632336990                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.029605                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.029605                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst       207423                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       207423                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        168420                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            168420                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109942.629873                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109942.629873                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89965.540031                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89965.540031                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            120015                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                120015                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   5321772999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5321772999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.287406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.287406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           48405                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               48405                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data           30                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               30                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4352082999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4352082999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.287228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.287228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        48375                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          48375                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       428727                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        428727                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 122505.411080                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 122505.411080                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 103529.663806                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103529.663806                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        308237                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            308237                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data  14760676981                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14760676981                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.281041                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.281041                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data       120490                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          120490                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data         2704                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2704                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  12194344981                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12194344981                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.274734                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.274734                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       117786                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       117786                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data         1845                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1845                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::.cpu.data  1489.361702                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1489.361702                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 30139.817629                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 30139.817629                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data             1187                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1187                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_latency::.cpu.data       980000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       980000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::.cpu.data     0.356640                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.356640                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.cpu.data            658                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                658                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data     19832000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     19832000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.356640                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.356640                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data          658                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           658                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks      6994410                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6994410                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6994410                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6994410                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       362577                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       362577                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       362577                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           362577                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst          7006301                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           597147                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7603448                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 114055.301418                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 118904.940821                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116213.898985                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 94648.794926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 99580.695711                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96842.383426                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst              6795746                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               428252                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7223998                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst  24014913990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20082449980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      44097363970                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.030052                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.282837                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.049905                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst             210555                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             168895                       # number of demand (read+write) misses
system.l2.demand_misses::total                 379450                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst            3132                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data            2734                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                5866                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst  19632336990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16546427980                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  36178764970                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.029605                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.278258                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.049133                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst        207423                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        166161                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            373584                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst         7006301                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          597147                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7603448                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 114055.301418                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 118904.940821                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116213.898985                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 94648.794926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 99580.695711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79331.234480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86577.291355                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst             6795746                       # number of overall hits
system.l2.overall_hits::.cpu.data              428252                       # number of overall hits
system.l2.overall_hits::total                 7223998                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst  24014913990                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20082449980                       # number of overall miss cycles
system.l2.overall_miss_latency::total     44097363970                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.030052                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.282837                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.049905                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst            210555                       # number of overall misses
system.l2.overall_misses::.cpu.data            168895                       # number of overall misses
system.l2.overall_misses::total                379450                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst           3132                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data           2734                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               5866                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst  19632336990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16546427980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  41984945211                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  78163710181                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.029605                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.278258                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.118738                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst       207423                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       166161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       529236                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           902820                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued           734597                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1642                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              737231                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 21669                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 253582147000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 253582147000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         980200                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1355                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          272                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1320                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          428                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          419                       # Occupied blocks per task id
system.l2.tags.avg_refs                     15.889040                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                122542472                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     377.106771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1225.448157                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       567.298688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1923.957789                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.092067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.299182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.138501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.469716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999466                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1869                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2227                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.456299                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.543701                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 253582147000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    984296                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                 122542472                       # Number of tag accesses
system.l2.tags.tagsinuse                  4093.811405                       # Cycle average of tags in use
system.l2.tags.total_refs                    15639519                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                    189495                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              166981                       # number of writebacks
system.l2.writebacks::total                    166981                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     241416.92                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                49079.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    166908.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    207422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    163313.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    509040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     30329.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       222.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    222.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       2.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        42.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     42.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         2.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     52350184                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         52350184                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          52350184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          41935066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    128672528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             222957778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       42143282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         52350184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         41935066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    128672528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            265101060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       42143282                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             42143282                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       289472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    231.407694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   170.496080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   214.788365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        72682     25.11%     25.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       140249     48.45%     73.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        27385      9.46%     83.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        20267      7.00%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9100      3.14%     93.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4309      1.49%     94.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3699      1.28%     95.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2433      0.84%     96.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9348      3.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       289472                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               56305600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                56538112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  232512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10680832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             10686784                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst     13275072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      13275072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst       13275072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       10633984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     32629056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           56538112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10686784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10686784                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst       207423                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       166156                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       509829                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     43167.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     48243.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     51408.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst     13275008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     10452032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     32578560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 52349931.401125021279                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 41217538.867197938263                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 128473397.616591691971                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8953931677                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8015882891                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  26209456412                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       166981                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  35978483.75                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks     10680832                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 42119810.587454333901                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 6007723195721                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                    73                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         9562                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1900169                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             158141                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         9562                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst          207423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          166156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       509829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              883408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       166981                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             166981                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    72.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             51636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             63353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             78524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             73649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             43216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             43759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             39490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             43701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             50456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             46197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            45530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            56574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            53479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            59214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            70580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13612                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.003661520750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 253582147000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         9562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      92.005543                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     77.048629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     68.138889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          7724     80.78%     80.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         1733     18.12%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           87      0.91%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            6      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            4      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  323236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  259497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  211794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   39566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   26258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   12282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    883408                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                883408                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      883408                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 74.44                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   654885                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   3633                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 4398875000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  253581680000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             43179270980                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  26683489730                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         9562                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.453252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.407205                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.279872                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3582     37.46%     37.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              200      2.09%     39.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4200     43.92%     83.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1178     12.32%     95.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              330      3.45%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               42      0.44%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                9      0.09%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               11      0.12%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9562                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   166981                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               166981                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     166981                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                61.29                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                  102304                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          10904606730                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               1027710180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     65473288830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            515.823757                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   1001590001                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    7644520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  23836535250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  60428059169                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   17090573625                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 143580868955                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            692460960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                546237120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     23204232000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              3122521920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         18071645280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       7351184460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           130803695760                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         227844933874                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              401146560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          11146453740                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               1039134180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     62721295200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            513.208951                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1158379502                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    7551960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  26498201500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  63135796588                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   17691859896                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 137545949514                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            743786400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                552309120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     24244114560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              3159071580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         17852833440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       8202369420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           130140627540                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         227174257352                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              470008800                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2645989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2645989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2645989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     67224896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     67224896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                67224896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 253582147000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          2454243078                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4600484609                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            884074                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  884074    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              884074                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       879519                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1762581                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             835041                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       166981                       # Transaction distribution
system.membus.trans_dist::CleanEvict           711526                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              666                       # Transaction distribution
system.membus.trans_dist::ReadExReq             48367                       # Transaction distribution
system.membus.trans_dist::ReadExResp            48367                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        835041                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     21021346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1794107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              22815453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    896838784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     61422336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              958261120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 253582147000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        29949431830                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       21025722996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             8.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1795872411                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.snoopTraffic                  10810880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9355129                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.022131                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.148395                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9149865     97.81%     97.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 203488      2.18%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1776      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9355129                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests        21912                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1776                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7603888                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       181567                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     15210498                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         183343                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                         1749773                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           7436967                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       529558                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      7006805                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1046765                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           767634                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1845                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1845                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           168420                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          168420                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7008240                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       428727                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
