Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Reading design: logico_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "logico_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "logico_top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-ftg256

---- Source Options
Top Module Name                    : logico_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\pre1\logico.vhd" into library work
Parsing entity <LOGICO>.
Parsing architecture <Behavioral> of entity <logico>.
Parsing VHDL file "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\pre1\div.vhd" into library work
Parsing entity <DIV_CLK>.
Parsing architecture <Behavioral> of entity <div_clk>.
Parsing VHDL file "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\pre1\disp.vhd" into library work
Parsing entity <DISPLAYS>.
Parsing architecture <Behavioral> of entity <displays>.
Parsing VHDL file "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\pre1\tld.vhd" into library work
Parsing entity <logico_top>.
Parsing architecture <Behavioral> of entity <logico_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <logico_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <LOGICO> (architecture <Behavioral>) from library <work>.

Elaborating entity <DIV_CLK> (architecture <Behavioral>) from library <work>.

Elaborating entity <DISPLAYS> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\pre1\disp.vhd" Line 67. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <logico_top>.
    Related source file is "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\pre1\tld.vhd".
    Summary:
	no macro.
Unit <logico_top> synthesized.

Synthesizing Unit <LOGICO>.
    Related source file is "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\pre1\logico.vhd".
    Summary:
	inferred  10 Multiplexer(s).
Unit <LOGICO> synthesized.

Synthesizing Unit <DIV_CLK>.
    Related source file is "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\pre1\div.vhd".
    Found 16-bit register for signal <conta_1250us>.
    Found 1-bit register for signal <SAL_400Hz>.
    Found 16-bit adder for signal <conta_1250us[15]_GND_7_o_add_1_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
Unit <DIV_CLK> synthesized.

Synthesizing Unit <DISPLAYS>.
    Related source file is "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\pre1\disp.vhd".
    Found 4-bit register for signal <AN>.
    Found 8-bit register for signal <DISPLAY>.
    Found 2-bit register for signal <SEL>.
    Found 2-bit adder for signal <SEL[1]_GND_8_o_add_0_OUT> created at line 36.
    Found 4x4-bit Read Only RAM for signal <SEL[1]_GND_8_o_wide_mux_33_OUT>
    Found 8-bit 4-to-1 multiplexer for signal <SEL[1]_PWR_8_o_wide_mux_34_OUT> created at line 37.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <DISPLAYS> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 2-bit adder                                           : 1
# Registers                                            : 5
 1-bit register                                        : 1
 16-bit register                                       : 1
 2-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 11
 4-bit 2-to-1 multiplexer                              : 10
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DISPLAYS>.
The following registers are absorbed into counter <SEL>: 1 register on signal <SEL>.
INFO:Xst:3231 - The small RAM <Mram_SEL[1]_GND_8_o_wide_mux_33_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <SEL>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DISPLAYS> synthesized (advanced).

Synthesizing (advanced) Unit <DIV_CLK>.
The following registers are absorbed into counter <conta_1250us>: 1 register on signal <conta_1250us>.
Unit <DIV_CLK> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 13
 Flip-Flops                                            : 13
# Multiplexers                                         : 11
 4-bit 2-to-1 multiplexer                              : 10
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <logico_top> ...

Optimizing unit <DISPLAYS> ...
WARNING:Xst:1710 - FF/Latch <DISPLAY_0> (without init value) has a constant value of 1 in block <DISPLAYS>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block logico_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : logico_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 87
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 15
#      LUT2                        : 21
#      LUT3                        : 1
#      LUT6                        : 15
#      MUXCY                       : 15
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 30
#      FD                          : 30
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 12
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:              30  out of  11440     0%  
 Number of Slice LUTs:                   54  out of   5720     0%  
    Number used as Logic:                54  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     54
   Number with an unused Flip Flop:      24  out of     54    44%  
   Number with an unused LUT:             0  out of     54     0%  
   Number of fully used LUT-FF pairs:    30  out of     54    55%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of    186    15%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
U2/SAL_400Hz                       | NONE(U3/SEL_1)         | 13    |
CLK                                | BUFGP                  | 17    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.867ns (Maximum Frequency: 258.575MHz)
   Minimum input arrival time before clock: 2.774ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: 5.822ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'U2/SAL_400Hz'
  Clock period: 2.266ns (frequency: 441.248MHz)
  Total number of paths / destination ports: 25 / 13
-------------------------------------------------------------------------
Delay:               2.266ns (Levels of Logic = 1)
  Source:            U3/SEL_0 (FF)
  Destination:       U3/SEL_0 (FF)
  Source Clock:      U2/SAL_400Hz rising
  Destination Clock: U2/SAL_400Hz rising

  Data Path: U3/SEL_0 to U3/SEL_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.447   0.932  U3/SEL_0 (U3/SEL_0)
     INV:I->O              1   0.206   0.579  U3/Mcount_SEL_xor<0>11_INV_0 (U3/Result<0>)
     FD:D                      0.102          U3/SEL_0
    ----------------------------------------
    Total                      2.266ns (0.755ns logic, 1.511ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.867ns (frequency: 258.575MHz)
  Total number of paths / destination ports: 410 / 17
-------------------------------------------------------------------------
Delay:               3.867ns (Levels of Logic = 3)
  Source:            U2/conta_1250us_13 (FF)
  Destination:       U2/conta_1250us_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: U2/conta_1250us_13 to U2/conta_1250us_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  U2/conta_1250us_13 (U2/conta_1250us_13)
     LUT6:I0->O            2   0.203   0.721  U2/PWR_7_o_conta_1250us[15]_equal_1_o<15>4_SW0 (N3)
     LUT6:I4->O           16   0.203   1.005  U2/PWR_7_o_conta_1250us[15]_equal_1_o<15>4 (U2/PWR_7_o_conta_1250us[15]_equal_1_o)
     LUT2:I1->O            1   0.205   0.000  U2/conta_1250us_0_rstpot (U2/conta_1250us_0_rstpot)
     FD:D                      0.102          U2/conta_1250us_0
    ----------------------------------------
    Total                      3.867ns (1.160ns logic, 2.707ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U2/SAL_400Hz'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              2.774ns (Levels of Logic = 2)
  Source:            selOp<1> (PAD)
  Destination:       U3/DISPLAY_7 (FF)
  Destination Clock: U2/SAL_400Hz rising

  Data Path: selOp<1> to U3/DISPLAY_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.222   1.247  selOp_1_IBUF (selOp_1_IBUF)
     LUT6:I0->O            1   0.203   0.000  U3/Mmux_SEL[1]_PWR_8_o_wide_mux_34_OUT71 (U3/SEL[1]_PWR_8_o_wide_mux_34_OUT<6>)
     FD:D                      0.102          U3/DISPLAY_6
    ----------------------------------------
    Total                      2.774ns (1.527ns logic, 1.247ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U2/SAL_400Hz'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            U3/DISPLAY_7 (FF)
  Destination:       DISPLAY<7> (PAD)
  Source Clock:      U2/SAL_400Hz rising

  Data Path: U3/DISPLAY_7 to DISPLAY<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  U3/DISPLAY_7 (U3/DISPLAY_7)
     OBUF:I->O                 2.571          DISPLAY_7_OBUF (DISPLAY<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 24 / 4
-------------------------------------------------------------------------
Delay:               5.822ns (Levels of Logic = 3)
  Source:            selOp<0> (PAD)
  Destination:       LED<3> (PAD)

  Data Path: selOp<0> to LED<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.222   1.247  selOp_0_IBUF (selOp_0_IBUF)
     LUT6:I0->O            1   0.203   0.579  U1/Mmux_C11 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      5.822ns (3.996ns logic, 1.826ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.867|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U2/SAL_400Hz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U2/SAL_400Hz   |    2.266|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.32 secs
 
--> 

Total memory usage is 4486228 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

