*$
* TPS2HB35CQPWPRQ1
*****************************************************************************
* (C) Copyright 2021 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Texas Instruments Inc.
* Part: TPS2HB35CQPWPRQ1
* Date: 26MAR2021
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 17.2-2016 S074
* EVM Order Number: HSS-MOTHERBOARDEVM
* EVM Users Guide: SLVUBD4B – JANUARY 2018 – REVISED OCTOBER 2020
* Datasheet: SLVSDZ4D –FEBRUARY 2018–REVISED FEBRUARY 2020
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
* A. Features have been modelled
*	1. Switching characteristics of both channels- Turn on and turn off
*	2. Overcurrent Behavior-ILIM
*	3. SNS pin behaviour and timing characteristics
*	4. RDSON Response
*	5. LATCH, EN1, EN2, SEL1, SEL2 and DIA_EN pin functionalities.
*	6. Open Load and Short to Battery 
*	7. Fault Detect
*
* B. Model Limitations and Features that haven't been modelled
*	1. Temperature effects are not modeled. 
*
*****************************************************************************
.SUBCKT  TPS2HB35CQPWPRQ1_TRANS  DIA_EN EN1 EN2 GND ILIM1 ILIM2 LATCH SEL1 SEL2
+  SNS VBB VOUT1_0 VOUT1_1 VOUT1_2 VOUT2_0 VOUT2_1 VOUT2_2  
E_E9         LATCH_INT 0 LATCH GND 1
E_E11         SEL2_INT 0 SEL2 GND 1
V_V107         N711163 0 1
E_E1         PWR_PAD_INT 0 VBB GND 1
V_V108         N725892 VBB_1 1
R_R2         DIA_EN GND  1MEG TC=0,0 
R_R15         EN2 GND  1MEG TC=0,0 
V_V113         N726204 VBB_1 1
E_E5         SEL1_INT 0 SEL1 GND 1
E_E12         VBB_1 GND VBB GND 1
E_U6_U1_GAIN1         U6_U1_N16847963 0 VALUE {1 * V(EN2_OK)}
X_U6_U1_U51         U6_U1_N16847911 CRNT_LIMIT2 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10u
X_U6_U1_U38         U6_U1_CL1 U6_U1_N16848427 U6_U1_N16847911
+  U6_U1_CRNT_LIMIT_N1 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_U1_U37         U6_U1_N16847958 U6_U1_N16847997 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U6_U1_V11         U6_U1_N16848383 0 3
G_U6_U1_ABMII5         0 U6_U1_N16871506 VALUE { IF(V(0) >0.5, 2.5u ,0)    }
X_U6_U1_U5         U6_VLIM1 U6_VLIM_TH U6_U1_N16848510 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U6_U1_R13         0 U6_VLIM1  100 TC=0,0 
E_U6_U1_ABM27         U6_VLIM_TH 0 VALUE { IF( V(U6_CRNT_FB1)>0.5,  
+ +V(U6_U1_ILIM_INT)/2, V(U6_U1_ILIM_INT))   }
V_U6_U1_V6         U6_U1_N16848334 0 5
X_U6_U1_U49         DIAG_EN_OK U6_U1_N16848021 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=20u
E_U6_U1_GAIN3         U6_U1_N16848165 0 VALUE {1 * V(U6_U1_N16848510)}
G_U6_U1_ABMII1         U6_U1_N16848334 U6_VLIM1 VALUE { V(U6_U1_N16848321)    }
X_U6_U1_U50         U6_U1_OPEN_OUT_1 U6_U1_N16848046 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20u
X_U6_U1_S5    U6_U1_N16871553 0 U6_U1_N16871506 0 CURLIM_OPENLD1_U6_U1_S5 
E_U6_U1_ABM28         U6_U1_N16865124 0 VALUE { IF(V(CUR_LIM2)<V(U6_U1_VFLOAT)
+  | V(CUR_LIM2)>{ICL_Float},{ICL_Float},V(CUR_LIM2))    }
C_U6_U1_C29         U6_U1_CL1 0  1u IC=0 TC=0,0 
E_U6_U1_ABM31         U6_U1_N16863859 0 VALUE { V(U6_U1_N16865124)*(1-
+ {Fixed_CL})+{Fixed_CL}*{Fix_CL_Value}    }
X_U6_U1_U47         U6_U1_N16871506 U6_U1_N16871588 U6_U1_N16871546
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_U1_U48         0 U6_U1_N16871553 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U6_U1_C7         U6_U1_N16847958 0  1.443u IC=0 TC=0,0 
V_U6_U1_V13         U6_U1_N16871588 0 1
X_U6_U1_U43         LATCH_OK U6_U1_N16871391 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_U1_U36         U6_U1_N16847963 U6_U1_N16847958 D_D1
C_U6_U1_C32         U6_U1_N16871506 0  5n IC=0 TC=0,0 
X_U6_U1_U34         U6_U1_N16847997 U6_U1_N16848021 U6_U1_N16848046 OPEN_LOAD2
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U6_U1_R18         U6_U1_N16848165 U6_U1_CL1  {0.1u/(0.693*1u)} TC=0,0 
E_U6_U1_ABM30         U6_U1_VFLOAT 0 VALUE { {KCL}/100    }
X_U6_U1_U1         OUT2_INT U6_U1_N16848383 U6_U1_OPEN_OUT_1 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U6_U1_ABM29         U6_U1_ILIM_INT 0 VALUE { V(U6_U1_N16863859)*100/{KSNS}   
+  }
X_U6_U1_U45         U6_U1_N16871398 U6_U1_N16871466 U6_U1_N16848427
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U6_U1_R8         U6_U1_N16847963 U6_U1_N16847958  500 TC=0,0 
X_U6_U1_U46         U6_U1_N16871391 U6_U1_N16871546 U6_U1_N16871466
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U6_U1_ABM1         U6_U1_N16848321 0 VALUE { V(I_SENSE_2)/{KSNS}    }
X_U6_U1_U44         U6_U1_N16871391 U6_U1_N16871398 ONE_SHOT PARAMS:  T=1000  
X_U6_U4_U29         U6_U4_N656941 U6_U4_N656961 U6_U4_N656967 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U6_U4_C1         U6_U4_N657239 0  1n IC=0 
X_U6_U4_U28         U6_U4_N657239 U6_U4_N657111 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U6_U4_R14         RST_RETRY2 U6_U4_N657121  150 TC=0,0 
V_U6_U4_V4         U6_U4_N672183 U6_U4_VFB 4
V_U6_U4_V5         U6_U4_N658097 0 1
G_U6_U4_ABMII2         U6_U4_N657523 U6_U4_VC_CLF1 VALUE { V(U6_U4_CUR1)    }
X_U6_U4_U31         CRNT_LIMIT2 U6_U4_N656941 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_U4_S6    U6_U4_N657413 0 U6_U4_VC_CLF1 0 CURNT_FOLDBK1_U6_U4_S6 
G_U6_U4_ABMII3         0 U6_U4_N658019 VALUE { IF(V(U6_U4_N656859) >0.5, 16.67u
+  ,0)    }
C_U6_U4_C12         RST_RETRY2 0  1u IC=0 TC=0,0 
X_U6_U4_U27         U6_U4_N657269 U6_U4_N657111 U6_U4_CUR1 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U6_U4_ABM36         U6_U4_N657517 0 VALUE { IF(V(U6_U4_VC_CLF1)>V(U6_U4_VFB),
+  1, 0)    }
X_U6_U4_U19         U6_U4_N656967 U6_U4_N657121 ONE_SHOT PARAMS:  T=1.1k  
V_U6_U4_V3         U6_U4_N657523 0 5Vdc
X_U6_U4_U25         U6_U4_N657517 U6_U4_N657785 U6_CRNT_FB1 U6_U4_CRNT_FB1_B1
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_U4_U46         U6_U4_N657121 RST_RETRY2 D_D1
E_U6_U4_ABM38         U6_U4_N658001 0 VALUE { IF( V(FAULT_DETECT2)>0.5,  
+ +V(U6_ALL_OK1), 0)   }
X_U6_U4_U18         U6_U4_N658001 U6_U4_N656859 ONE_SHOT PARAMS:  T=350000  
C_U6_U4_C25         U6_U4_N658019 0  5n IC=0 TC=0,0 
X_U6_U4_S4    U6_U4_N656991 0 U6_U4_N658019 0 CURNT_FOLDBK1_U6_U4_S4 
X_U6_U4_U20         U6_U4_N656901 U6_U4_N656973 ONE_SHOT PARAMS:  T=1.1k  
X_U6_U4_U55         U6_U4_N657501 STANDBY_2 U6_U4_N657785 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U4_U52         EN2_OK UVLO_OK U6_U4_N657501 NAND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U6_U4_ABM37         U6_U4_N657269 0 VALUE { {IF(FOLDBACK>0.5, V(CRNT_LIMIT2),
+  0)}    }
E_U6_U4_ABM39         U6_U4_VFB 0 VALUE { 1.1*{No_of_Foldback}    }
X_U6_U4_U54         U6_U4_N656973 RST_RETRY2 U6_U4_N656991 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U6_U4_R9         U6_U4_N657269 U6_U4_N657239  {1.1u/(0.693*1n)}  
X_U6_U4_U22         U6_U4_VC_CLF1 U6_U4_N672183 D_D
X_U6_U4_U56         U6_CRNT_FB1 RST_RETRY2 STANDBY_2 U6_U4_N657413
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U4_U34         U6_U4_N656859 U6_U4_N656901 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U6_U4_U30         U6_U4_N657239 U6_U4_N657269 D_D
X_U6_U4_U10         U6_U4_N658019 U6_U4_N658097 U6_U4_N656961 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U6_U4_C2         U6_U4_VC_CLF1 0  1u IC=0 TC=0,0 
L_U6_U2_L6         U6_U2_N18865744 U6_U2_N18865741  10nH  
V_U6_U2_V111         0 U6_U2_N18866344 -5.7mVdc
E_U6_U2_ABM60         U6_U2_N18866602 0 VALUE { IF(V(U6_U2_SW_OFF1)<0.5 &
+  V(U6_U2_SW_ON1)<0.5 & V(U6_U2_VGS1)>1m,
+  LIMIT((V(U6_U2_RAMP1)-V(OUT2_INT))*1.3m,150u, -150u), 0)    }
X_U6_U2_U215         U6_U2_N18865000 U6_U2_N18865053 U6_U2_RAMPCLAMP1
+  U6_U2_RAMP_BB SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U6_U2_R80         U6_U2_N18865342 U6_U2_B4_VT1  100 TC=0,0 
X_U6_U2_U204         U6_U2_N188658451 VOUT2_0 D_D
X_U6_U2_U196         U6_U2_N18866344 U6_U2_RAMP1 D_D
V_U6_U2_V107         U6_U2_N18865401 0 2.02
X_U6_U2_U221         U6_U2_N18865640 N723976 U6_U2_SW_OFF_N1 U6_U2_SW_ON1
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U2_U205         U6_U2_GATE1 U6_U2_N188654080 D_D
X_U6_U2_U203         U6_ALL_OK1 U6_U2_GATE_DRV_N1 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U6_U2_U199         U6_U2_N18865860 U6_U2_N18866740 ONE_SHOT PARAMS:  T=120000
+   
G_U6_U2_ABMII45         U6_U2_GATE1 U6_U2_OUT1 VALUE { IF(V(0)>0.5,10m,0)    }
X_U6_U2_F4    U6_U2_OUT1 VOUT2_0 N723836 GND DRIVER1_U6_U2_F4 
L_U6_U2_L1         U6_U2_GATE1 U6_U2_N18865835  20nH  
X_U6_U2_U207         U6_U2_SW_ON1 U6_U2_N18865053 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
L_U6_U2_L7         U6_U2_N18864943 U6_U2_N18864933  1nH  
R_U6_U2_R81         U6_U2_N18865582 U6_U2_N18865364  {Ron} TC=0,0 
R_U6_U2_R78         U6_U2_N188660461 U6_U2_N18866160  1u TC=0,0 
G_U6_U2_G28         U6_U2_N18865127 U6_U2_GATE1 U6_U2_B4_VT1 0 1u
V_U6_U2_V108         U6_U2_N188654080 U6_U2_N18864933 2.1
C_U6_U2_C72         U6_U2_N18866617 VOUT2_0  1n  TC=0,0 
X_U6_U2_U220         U6_U2_OUT1 U6_U2_GATE1 D_D
M_U6_U2_M13         U6_U2_N18865582 U6_U2_N18865835 U6_U2_OUT1 U6_U2_OUT1
+  NMOS01_TPS2HB08           
X_U6_U2_U200         U6_U2_N18866740 EN2_OK U6_U2_N18866758 NOR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U6_U2_C68         0 U6_U2_N18866160  1f IC=0 TC=0,0 
X_U6_U2_S13    U6_U2_N18865560 0 U6_U2_N18865747 U6_U2_N18865744
+  DRIVER1_U6_U2_S13 
C_U6_U2_C65         0 U6_ALL_OK1  0.1n IC=0 TC=0,0 
X_U6_U2_U214         U6_U2_SW_OFF1 U6_U2_SW_OFF_N1 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U6_U2_E59         OUT2_INT 0 VOUT2_0 GND 1
X_U6_U2_U195         U6_U2_RAMP1 U6_U2_N18865792 D_D1
X_U6_U2_U201         U6_U2_VGS1 U6_U2_N18865401 U6_U2_N18865331 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U6_U2_E60         U6_U2_N18864943 GND N723836 GND 1
C_U6_U2_C69         0 U6_U2_RAMP1  1n IC=0 TC=0,0 
E_U6_U2_E54         U6_U2_N18866479 0 TABLE { V(PWR_PAD_INT, 0) } 
+ ( (3, 7.57) (6,48) (8,49.3)(13.5,47.4)(18,48)(28,53.7)(36,51.8) )
E_U6_U2_E58         U6_U2_N18865474 U6_U2_N18865741 VALUE {
+  IF(V(U6_U2_N18865474, VOUT2_0)>0, -V(U6_U2_N18865474, VOUT2_0), 0) }
G_U6_U2_G29         U6_U2_N18865127 U6_U2_GATE1 U6_U2_N18866160 0 1
C_U6_U2_C66         U6_U2_N18865860 0  1u IC=1 TC=0,0 
X_U6_U2_U206         N723836 U6_U2_N18865175 D_D
X_U6_U2_U193         U6_U2_N18865449 N723836 D_D1
X_U6_U2_U212         U6_U2_SW_ON1 U6_U2_N18864979 ONE_SHOT PARAMS:  T=20k  
C_U6_U2_C71         0 U6_U2_N18866605  1f IC=0 TC=0,0 
E_U6_U2_E61         U6_U2_N18865802 GND U6_U2_RAMP1 0 1
X_U6_U2_U209         U6_ALL_OK1 U6_U2_N18865369 U6_U2_VO_GLTH1 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U6_U2_V105         VOUT2_0 U6_U2_N18865449 0.6
R_U6_U2_R74         U6_U2_N18865967 U6_ALL_OK1  100 TC=0,0 
E_U6_U2_E57         U6_U2_RISING1 0 TABLE { V(PWR_PAD_INT, 0) } 
+ ( (0, 0) (3,90u) (6,249u) (8, 275u)(13.5, 356u)(18, 433.6u)(28, 523.7u)(36,
+  586.7u) )
X_U6_U2_U198         U6_U2_N18866758 U6_U2_N18865860 U6_U2_N18866786
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U6_U2_R82         U6_U2_N18866602 U6_U2_N18866605  1u TC=0,0 
X_U6_U2_U223         STANDBY_2 U6_U2_N18866010 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U6_U2_ABM62         U6_U2_N188660461 0 VALUE { IF(V(U6_U2_SW_OFF1)<0.5 &
+  V(U6_U2_SW_ON1)>0.5, LIMIT((V(U6_U2_RAMP1)-V(OUT2_INT))*0.25m,0,200u), 0)    }
V_U6_U2_V110         N723836 U6_U2_N188658451 45
V_U6_U2_V109         U6_U2_N18865175 GND 65
E_U6_U2_GAIN15         U6_U2_N18865342 0 VALUE {48 * V(U6_U2_VO_GLTH1)}
V_U6_U2_V103         U6_U2_N18865146 0 0.1
G_U6_U2_ABM3I3         0 U6_U2_RAMP1 VALUE { IF(V(U6_U2_SW_ON1)<0.5 &
+  V(U6_U2_SW_OFF1)<0.5,   
+ +V(U6_U2_FALLING1),  
+ +IF(V(U6_U2_SW_ON1)>0.5 & V(U6_U2_ABV_VT1)>0.5, V(U6_U2_RISING1), -4u))  }
X_U6_U2_F5    U6_U2_N18865802 U6_U2_N18865474 N723836 GND DRIVER1_U6_U2_F5 
X_U6_U2_U188         U6_U2_GATE_DRV_N1 U6_U2_N18865860 U6_U2_N18866479 0 RVAR
+  PARAMS:  RREF=1
X_U6_U2_U185         OUT2_INT U6_U2_N18865146 U6_U2_N18865018 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U6_U2_ABM2I4         U6_U2_GATE1 U6_U2_OUT1 VALUE {
+  LIMIT((V(U6_VLIM1)-V(U6_VLIM_TH))*100m, 0,1m)    }
X_U6_U2_U211         VOUT2_0 U6_U2_N18865747 D_D
G_U6_U2_G30         U6_U2_OUT1 U6_U2_GATE1 U6_U2_N18866605 0 1
E_U6_U2_E55         U6_U2_VGS1 0 VALUE { V(U6_U2_N18865835, U6_U2_OUT1) }
X_U6_U2_U197         U6_U2_N18866786 U6_U2_LIMIT1 U6_U2_SW_OFF1 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U2_F3    U6_U2_N18865111 U6_U2_N18865364 U6_U2_N18864933 U6_U2_VCL_TH1
+  DRIVER1_U6_U2_F3 
R_U6_U2_R79         U6_U2_VCL_TH1 GND  6k TC=0,0 
X_U6_U2_U186         U6_U2_N18864979 U6_U2_N18865018 U6_U2_N18865000
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U6_U2_R76         U6_U2_OUT1 U6_U2_GATE1  300K TC=0,0 
X_U6_U2_U216         U6_U2_OUT1 U6_U2_GATE1 D_D
X_U6_U2_S14    U6_U2_EN2_OK 0 VOUT2_0 GND DRIVER1_U6_U2_S14 
G_U6_U2_ABMII44         U6_U2_GATE1 U6_U2_OUT1 VALUE { IF(V(U6_U2_SW_OFF1)>0.5
+  & V(U6_U2_VGS1)>1m,50u,0)    }
X_U6_U2_U187         U6_U2_N18865860 U6_U2_GATE_DRV_N1 D_D1
V_U6_U2_V104         U6_U2_N18865127 U6_U2_OUT1 1
C_U6_U2_Cgs11         U6_U2_N18865835 U6_U2_OUT1  672p IC=0 
X_U6_U2_S12    U6_U2_LIMIT1 0 U6_U2_RAMP1 0 DRIVER1_U6_U2_S12 
X_U6_U2_H13    U6_U2_N18864933 U6_U2_N18865111 I_SENSE_2 0 DRIVER1_U6_U2_H13 
X_U6_U2_U210         U6_ALL_OK1 U6_U2_N18865660 U6_U2_N18865640 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U2_U208         U6_U2_N18865860 U6_U2_N18865660 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U2_U202         U6_U2_N18865331 U6_U2_GATE_DRV_N1 U6_U2_ABV_VT1
+  U6_U2_N18865369 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U6_U2_C70         0 U6_U2_B4_VT1  1p IC=0 TC=0,0 
E_U6_U2_ABM61         U6_U2_N18865792 0 VALUE { V(PWR_PAD_INT)    }
L_U6_U2_L4         U6_U2_N18866617 GND  0.01nH  
E_U6_U2_ABM63         U6_U2_N18865560 0 VALUE { IF(V(U6_U2_RAMPCLAMP1)<0.5 &
+  V(U6_U2_SW_ON1)>0.5, 1, 0)    }
X_U6_U2_U222         UVLO_OK EN2_OK U6_U2_N18866010 U6_U2_N18865967
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U6_U2_E56         U6_U2_FALLING1 0 TABLE { V(PWR_PAD_INT, 0) } 
+ ( (0, 0) (3,-144u) (6,-332u) (8, -345.6u)(13.5, -444u)(18, -566u)(28,
+  -738.6u)(36, -812u) )
R_R1         EN1 GND  1MEG TC=0,0 
V_V109         VBB N723836 0Vdc
X_U7_U31         DIAG_EN_OK U7_N232548 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U7_C28         U7_N234689 0  1n  TC=0,0 
X_U7_U49         U7_N239391 U7_STDBY_DONE U7_N239695 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U7_U18         U7_N229337 U7_N229254 ONE_SHOT PARAMS:  T=1.1k  
X_U7_U15         U7_N227618 U7_N222837 ONE_SHOT PARAMS:  T=1.1k  
C_U7_C27         U7_N247244 0  1n  TC=0,0 
X_U7_U47         U7_N235225 U7_N235331 U7_N16847452 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U7_U36         UVLO_OK U7_N242181 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U16         U7_N16842875 U7_STDBY_DONE ONE_SHOT PARAMS:  T=1.1k  
X_U7_U216         STANDBY_2 U7_N16875248 STDBY_DLY_2 U7_STDBY_DLY_B1
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U7_ABM2I1         0 U7_N16842875 VALUE { IF(V(U7_N16896770)>0.5, -1,
+  IF(V(STANDBY_2)>0.5, 25n, 0))    }
X_U7_U48         U7_STDBY_DONE U7_DIAG U7_N227778 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U7_U45         U7_N223047 U7_N247244 U7_N235331 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U7_U30         EN2_OK U7_N231225 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U55         U7_N16847452 U7_N16848053 STANDBY_2 U7_STANDBY_B1
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U7_U46         U7_N234689 U7_N223047 U7_N235225 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U7_U44         U7_N232548 U7_N222411 U7_N223047 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U7_U54         U7_N16859416 U7_RST_DLY U7_N16880824 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U7_U33         0 U7_N16842875 D_D
X_U7_U57         U7_N16880824 U7_N242181 U7_N16896770 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U7_U42         UVLO_OK U7_N231225 U7_N231225 U7_N222411 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U7_U38         U7_DIAG U7_N227778 U7_N227618 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U7_U32         U7_N222837 U7_OFF_ALL U7_DIAG_ST U7_DIAG_ST_B1
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U7_U56         U7_STDBY_DONE U7_RST_DLY U7_N16848053 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U7_U217         U7_N16875271 U7_N16875248 ONE_SHOT PARAMS:  T=1.1k  
X_U7_U41         UVLO_OK U7_N239391 U7_ALL_OK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U7_R16         U7_N249389 U7_N234689  {1.1u/(0.693*1n)} TC=0,0 
X_U7_U35         U7_N222411 DIAG_EN_OK U7_DIAG AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U7_U37         STANDBY_2 U7_N16848053 U7_N16859416 U7_QQB
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U7_U43         EN2_OK EN2_OK U7_N239391 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U220         U7_ALL_OK U7_N16875271 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U7_R15         U7_DIAG_ST U7_N247244  {1.5u/(0.693*1n)} TC=0,0 
X_U7_U51         EN2_OK EN2_OK DIAG_EN_OK U7_N242709 NOR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U7_C29         U7_N16842875 0  1n  TC=0,0 
X_U7_U53         U7_DIAG_ST U7_N249389 U7_RST_DLY OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U7_U52         U7_N242181 U7_N242709 U7_OFF_ALL OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U7_U50         U7_ALL_OK U7_N239695 U7_N229337 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U7_U39         U7_N229254 U7_OFF_ALL U7_N249389 U7_QQB_1 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_H2    N725892 N725886 CUR_LIM2 0 TPS2HB35CQPWPRQ1_TRANS_H2 
R_U3_R14         FAULT_DETECT1 U3_N168357671  100 TC=0,0 
X_U3_U45         OUT1_INT U3_MATCH1 U3_VOLT_MATCHED1 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U3_ABM15         U3_N16950896 0 VALUE { IF((V(U3_EN2_OK_DLY)>0.5 &
+  V(U3_DIAG_EN_OK_DLY)>0.5),V(I_SENSE_2)/{KSNS},0)    }
X_U3_S1    U3_N17296539 0 U3_N16950896 U3_N16817704 MUX_U3_S1 
X_U3_U80         U3_ICH1_DETECT U3_ICH2_DETECT U3_N17295001 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U82         U3_ICH2_DETECT U3_N17296262 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U49         U3_N17282199 RST_RETRY2 U3_VOLT_MATCHED2 U3_N17282204
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U85         U3_TSNS_DELECT U3_N17296781 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_X2         U3_N17295576 0 U3_N17296100 U3_N17296262 U3_N17290450 ZX
X_U3_U68         U3_N17293829 U3_N17293957 U3_TSNS_CH_TRANS AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U3_G1         0 SNS U3_N17070189 0 1
C_U3_C12         FAULT_DETECT1 0  1n  TC=0,0 
C_U3_C13         FAULT_DETECT2 0  1n  TC=0,0 
X_U3_U86         U3_N17296783 U3_N17296998 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_U3_ABM39         U3_N17295576 0 VALUE { IF(V(U3_CH_TSNS_TRANS)>0.5 |
+  V(U3_TSNS_CH_TRANS)>0.5 | V(U3_ISNSFH__TRANS)>0.5 , 40,5)    }
X_U3_U55         EN2_OK U3_EN2_OK_DLY ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=120u VTHRESH=0.5 FALLING_EDGE_DELAY=1u VDD=1 VSS=0
E_U3_ABM16         U3_N17084805 0 VALUE {
+  IF(V(U3_N17254073)>0.5,(0.85+0.011*(V(U3_VTEMP)-25))/1000,0)    }
R_U3_R17         U3_N17296100 0  1k TC=0,0 
X_U3_U66         SEL1_OK SEL2_OK U3_FAULT_DETECT U3_ICH1_DETECT NOR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U3_ABM31         U3_ISNSFH_DETECT 0 VALUE { IF((V(SEL1_OK)<0.5 & 
+  V(U3_FAULT_DETECT)>0.5),1,0)    }
E_U3_ABM30         U3_N17286079 0 VALUE { if(V(VBB)<2.5,0,V(VBB))    }
X_U3_U89         U3_N17298285 U3_ISNSFH_DETECT U3_ISNSFH__TRANS AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U92         U3_ISNSFH_DETECT U3_N17301907 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=40u
X_U3_U53         DIAG_EN_OK U3_DIAG_EN_OK_DLY ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=20u VTHRESH=0.5 FALLING_EDGE_DELAY=5u VDD=1 VSS=0
X_U3_U32         EN1_OK U3_N17006391 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U3_ABM27         U3_N17283103 0 VALUE { IF((V(U3_EN1_OK_DLY)>0.5 &
+  V(U3_DIAG_EN_OK_DLY)>0.5),V(I_SENSE_1)/{KSNS},0)    }
V_U3_V28         U3_ISNSFH 0 4.5m
X_U3_U56         U3_EN1_OK_DLY U3_EN2_OK_DLY U3_EN_HIGH OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U50         OUT2_INT U3_MATCH1 U3_VOLT_MATCHED2 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U67         U3_TSNS_DELECT U3_N17293829 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=55u
V_U3_V26         U3_VTEMP 0 25
X_U3_X3         U3_N17296827 0 U3_N17296813 U3_N17296781 U3_N17296783 ZX
R_U3_R11         U3_N17070189 U3_N17180545  2 TC=0,0 
X_U3_U54         EN1_OK U3_EN1_OK_DLY ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=120u VTHRESH=0.5 FALLING_EDGE_DELAY=1u VDD=1 VSS=0
X_U3_U58         SNS U3_N17286079 D_D1
X_U3_S4    U3_N17301907 0 U3_ISNSFH U3_N16817704 MUX_U3_S4 
X_U3_U90         U3_ICH1_DETECT U3_ICH2_DETECT U3_TSNS_DELECT U3_N17298280
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U3_R18         U3_N17296813 0  1k TC=0,0 
X_U3_U83         U3_N17290502 U3_N17296508 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_U3_ABM25         U3_MATCH1 0 VALUE { V(PWR_PAD_INT)-1.8    }
C_U3_C9         U3_N17070189 0  1u  TC=0,0 
X_U3_U47         CRNT_LIMIT2 U3_N17282204 U3_N17282190 U3_CRNT_LIMIT_B2
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_S5    U3_N17296508 0 U3_N17283103 U3_N16817704 MUX_U3_S5 
E_U3_GAIN6         U3_N172822711 0 VALUE {1 * V(U3_N17282323)}
C_U3_C65         0 U3_N17290450  1.443n  TC=0,0 
C_U3_C66         0 U3_N17290502  1.443n  TC=0,0 
X_U3_S3    U3_N17296998 0 U3_N17084805 U3_N16817704 MUX_U3_S3 
X_U3_U71         U3_N17295001 U3_N17294206 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=55u
X_U3_U44         U3_N16973109 OPEN_LOAD1 U3_N17277585 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U3_C67         0 U3_N17296783  1.443n  TC=0,0 
X_U3_U57         FAULT_DETECT1 FAULT_DETECT2 U3_FAULT_DETECT OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U62         U3_TSNSTON2 U3_DIAG_EN_OK_DLY U3_EN_HIGH U3_N17254073
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U51         U3_N17282190 OPEN_LOAD2 U3_N17282323 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U48         EN2_OK U3_N17282199 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U3_ABM38         U3_N17296827 0 VALUE { IF(V(U3_CH_TSNS_TRANS)>0.5 |
+  V(U3_TSNS_CH_TRANS)>0.5 | V(U3_ISNSFH__TRANS)>0.5 , 40,5)    }
X_U3_X1         U3_N17295437 0 U3_N17295433 U3_N17296042 U3_N17290502 ZX
E_U3_ABM28         U3_TSNS_DELECT 0 VALUE { IF((V(SEL1_OK)>0.5 & 
+  V(SEL2_OK)<0.5),1,0)    }
E_U3_GAIN2         U3_N168357671 0 VALUE {1 * V(U3_N17277585)}
R_U3_R15         FAULT_DETECT2 U3_N172822711  100 TC=0,0 
X_U3_U84         U3_N17290450 U3_N17296539 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U3_R16         U3_N17295433 0  1k TC=0,0 
X_U3_U72         U3_N17294206 U3_TSNS_DELECT U3_CH_TSNS_TRANS AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U87         U3_N17298280 U3_N17298285 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=45u
E_U3_ABM11         U3_N17180545 0 VALUE { IF(V(U3_DIAG_EN_OK_DLY)>0.5 &
+  V(UVLO_OK)>0.5, V(U3_N16817704), 0)    }
E_U3_ABM40         U3_N17295437 0 VALUE { IF(V(U3_CH_TSNS_TRANS)>0.5 |
+  V(U3_TSNS_CH_TRANS)>0.5 | V(U3_ISNSFH__TRANS)>0.5 , 40,5)    }
X_U3_U81         U3_ICH1_DETECT U3_N17296042 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U79         U3_ICH1_DETECT U3_ICH2_DETECT U3_N17293957 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U61         U3_DIAG_EN_OK_DLY U3_TSNSTON2 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=30u VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
X_U3_U46         U3_N17006391 RST_RETRY1 U3_VOLT_MATCHED1 U3_N17007333
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U28         CRNT_LIMIT1 U3_N17007333 U3_N16973109 U3_CRNT_LIMIT_B1
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U3_ABM2         U3_ICH2_DETECT 0 VALUE { IF((V(SEL1_OK)<0.5 & V(SEL2_OK)>0.5
+  & V(U3_FAULT_DETECT)<0.5),1,0)    }
E_E10         EN2_INT 0 EN2 GND 1
R_R8         LATCH GND  1MEG TC=0,0 
X_H3    N726204 N726198 CUR_LIM1 0 TPS2HB35CQPWPRQ1_TRANS_H3 
R_R6         ILIM1 VBB_1  1G TC=0,0 
V_V104         VBB N298546 0Vdc
V_U2_V9         U2_N2293383 0 350m
C_U2_C31         LATCH_OK 0  1u IC=0 TC=0,0 
V_U2_V14         U2_N5646613 0 350m
V_U2_V6         U2_N229700 0 2
R_U2_R23         U2_N564717 SEL2_OK  14.43 TC=0,0 
R_U2_R19         U2_N522261 DIAG_EN_OK  14.43 TC=0,0 
X_U2_U2         EN1_INT U2_N529529 U2_N5294513 U2_N529839 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_R20         U2_N522418 LATCH_OK  14.43 TC=0,0 
V_U2_V12         U2_N529345 0 2
C_U2_C29         UVLO_OK 0  1u IC=0 TC=0,0 
V_U2_V10         U2_N229416 0 2
V_U2_V3         U2_N5294513 0 350m
C_U2_C35         EN2_OK 0  1u IC=0 TC=0,0 
R_U2_R22         U2_N529839 EN1_OK  36 TC=0,0 
C_U2_C30         DIAG_EN_OK 0  1u IC=0 TC=0,0 
R_U2_R21         U2_N529795 SEL1_OK  14.43 TC=0,0 
X_U2_U1         PWR_PAD_INT U2_N229598 U2_N2295123 U2_N520995 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U2_C34         SEL2_OK 0  1u IC=0 TC=0,0 
C_U2_C32         SEL1_OK 0  1u IC=0 TC=0,0 
V_U2_V4         U2_N529529 0 2
X_U2_U9         SEL1_INT U2_N529345 U2_N5292953 U2_N529795 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U11         EN2_INT U2_N564939 U2_N5648493 U2_N564905 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U4         DIA_EN_INT U2_N229700 U2_N2296343 U2_N522261 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_V15         U2_N564939 0 2
X_U2_U6         LATCH_INT U2_N229416 U2_N2293383 U2_N522418 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U10         SEL2_INT U2_N564751 U2_N5646613 U2_N564717 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_Vuv_hys         U2_N2295123 0 100m
C_U2_C33         EN1_OK 0  1u IC=0 TC=0,0 
V_U2_V13         U2_N564751 0 2
V_U2_V11         U2_N5292953 0 350m
V_U2_V5         U2_N2296343 0 350m
R_U2_R18         U2_N520995 UVLO_OK  14.43 TC=0,0 
V_U2_V16         U2_N5648493 0 350m
V_U2_V2         U2_N229598 0 2.6
R_U2_R24         U2_N564905 EN2_OK  36 TC=0,0 
R_R18         SEL2 GND  1MEG TC=0,0 
R_R16         ILIM2 N725886  1m TC=0,0 
E_E4         DIA_EN_INT 0 DIA_EN GND 1
E_U1_U1_GAIN1         U1_U1_N16847963 0 VALUE {1 * V(EN1_OK)}
X_U1_U1_U51         U1_U1_N16847911 CRNT_LIMIT1 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10u
X_U1_U1_U38         U1_U1_CL1 U1_U1_N16848427 U1_U1_N16847911
+  U1_U1_CRNT_LIMIT_N1 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U1_U37         U1_U1_N16847958 U1_U1_N16847997 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U1_U1_V11         U1_U1_N16848383 0 3
G_U1_U1_ABMII5         0 U1_U1_N16871506 VALUE { IF(V(0) >0.5, 2.5u ,0)    }
X_U1_U1_U5         U1_VLIM1 U1_VLIM_TH U1_U1_N16848510 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U1_U1_R13         0 U1_VLIM1  100 TC=0,0 
E_U1_U1_ABM27         U1_VLIM_TH 0 VALUE { IF( V(U1_CRNT_FB1)>0.5,  
+ +V(U1_U1_ILIM_INT)/2, V(U1_U1_ILIM_INT))   }
V_U1_U1_V6         U1_U1_N16848334 0 5
X_U1_U1_U49         DIAG_EN_OK U1_U1_N16848021 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=20u
E_U1_U1_GAIN3         U1_U1_N16848165 0 VALUE {1 * V(U1_U1_N16848510)}
G_U1_U1_ABMII1         U1_U1_N16848334 U1_VLIM1 VALUE { V(U1_U1_N16848321)    }
X_U1_U1_U50         U1_U1_OPEN_OUT_1 U1_U1_N16848046 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=20u
X_U1_U1_S5    U1_U1_N16871553 0 U1_U1_N16871506 0 CURLIM_OPENLD1_U1_U1_S5 
E_U1_U1_ABM28         U1_U1_N16865124 0 VALUE { IF(V(CUR_LIM1)<V(U1_U1_VFLOAT)
+  | V(CUR_LIM1)>{ICL_Float},{ICL_Float},V(CUR_LIM1))    }
C_U1_U1_C29         U1_U1_CL1 0  1u IC=0 TC=0,0 
E_U1_U1_ABM31         U1_U1_N16863859 0 VALUE { V(U1_U1_N16865124)*(1-
+ {Fixed_CL})+{Fixed_CL}*{Fix_CL_Value}    }
X_U1_U1_U47         U1_U1_N16871506 U1_U1_N16871588 U1_U1_N16871546
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U1_U48         0 U1_U1_N16871553 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U1_U1_C7         U1_U1_N16847958 0  1.443u IC=0 TC=0,0 
V_U1_U1_V13         U1_U1_N16871588 0 1
X_U1_U1_U43         LATCH_OK U1_U1_N16871391 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U1_U36         U1_U1_N16847963 U1_U1_N16847958 D_D1
C_U1_U1_C32         U1_U1_N16871506 0  5n IC=0 TC=0,0 
X_U1_U1_U34         U1_U1_N16847997 U1_U1_N16848021 U1_U1_N16848046 OPEN_LOAD1
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_U1_R18         U1_U1_N16848165 U1_U1_CL1  {0.1u/(0.693*1u)} TC=0,0 
E_U1_U1_ABM30         U1_U1_VFLOAT 0 VALUE { {KCL}/100    }
X_U1_U1_U1         OUT1_INT U1_U1_N16848383 U1_U1_OPEN_OUT_1 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_U1_ABM29         U1_U1_ILIM_INT 0 VALUE { V(U1_U1_N16863859)*100/{KSNS}   
+  }
X_U1_U1_U45         U1_U1_N16871398 U1_U1_N16871466 U1_U1_N16848427
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_U1_R8         U1_U1_N16847963 U1_U1_N16847958  500 TC=0,0 
X_U1_U1_U46         U1_U1_N16871391 U1_U1_N16871546 U1_U1_N16871466
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_U1_ABM1         U1_U1_N16848321 0 VALUE { V(I_SENSE_1)/{KSNS}    }
X_U1_U1_U44         U1_U1_N16871391 U1_U1_N16871398 ONE_SHOT PARAMS:  T=1000  
X_U1_U4_U29         U1_U4_N656941 U1_U4_N656961 U1_U4_N656967 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_U4_C1         U1_U4_N657239 0  1n IC=0 
X_U1_U4_U28         U1_U4_N657239 U1_U4_N657111 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U1_U4_R14         RST_RETRY1 U1_U4_N657121  150 TC=0,0 
V_U1_U4_V4         U1_U4_N672183 U1_U4_VFB 4
V_U1_U4_V5         U1_U4_N658097 0 1
G_U1_U4_ABMII2         U1_U4_N657523 U1_U4_VC_CLF1 VALUE { V(U1_U4_CUR1)    }
X_U1_U4_U31         CRNT_LIMIT1 U1_U4_N656941 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U4_S6    U1_U4_N657413 0 U1_U4_VC_CLF1 0 CURNT_FOLDBK1_U1_U4_S6 
G_U1_U4_ABMII3         0 U1_U4_N658019 VALUE { IF(V(U1_U4_N656859) >0.5, 16.67u
+  ,0)    }
C_U1_U4_C12         RST_RETRY1 0  1u IC=0 TC=0,0 
X_U1_U4_U27         U1_U4_N657269 U1_U4_N657111 U1_U4_CUR1 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_U4_ABM36         U1_U4_N657517 0 VALUE { IF(V(U1_U4_VC_CLF1)>V(U1_U4_VFB),
+  1, 0)    }
X_U1_U4_U19         U1_U4_N656967 U1_U4_N657121 ONE_SHOT PARAMS:  T=1.1k  
V_U1_U4_V3         U1_U4_N657523 0 5Vdc
X_U1_U4_U25         U1_U4_N657517 U1_U4_N657785 U1_CRNT_FB1 U1_U4_CRNT_FB1_B1
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U4_U46         U1_U4_N657121 RST_RETRY1 D_D1
E_U1_U4_ABM38         U1_U4_N658001 0 VALUE { IF( V(FAULT_DETECT1)>0.5,  
+ +V(U1_ALL_OK1), 0)   }
X_U1_U4_U18         U1_U4_N658001 U1_U4_N656859 ONE_SHOT PARAMS:  T=350000  
C_U1_U4_C25         U1_U4_N658019 0  5n IC=0 TC=0,0 
X_U1_U4_S4    U1_U4_N656991 0 U1_U4_N658019 0 CURNT_FOLDBK1_U1_U4_S4 
X_U1_U4_U20         U1_U4_N656901 U1_U4_N656973 ONE_SHOT PARAMS:  T=1.1k  
X_U1_U4_U55         U1_U4_N657501 STANDBY_1 U1_U4_N657785 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U4_U52         EN1_OK UVLO_OK U1_U4_N657501 NAND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_U4_ABM37         U1_U4_N657269 0 VALUE { {IF(FOLDBACK>0.5, V(CRNT_LIMIT1),
+  0)}    }
E_U1_U4_ABM39         U1_U4_VFB 0 VALUE { 1.1*{No_of_Foldback}    }
X_U1_U4_U54         U1_U4_N656973 RST_RETRY1 U1_U4_N656991 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_U4_R9         U1_U4_N657269 U1_U4_N657239  {1.1u/(0.693*1n)}  
X_U1_U4_U22         U1_U4_VC_CLF1 U1_U4_N672183 D_D
X_U1_U4_U56         U1_CRNT_FB1 RST_RETRY1 STANDBY_1 U1_U4_N657413
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U4_U34         U1_U4_N656859 U1_U4_N656901 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U4_U30         U1_U4_N657239 U1_U4_N657269 D_D
X_U1_U4_U10         U1_U4_N658019 U1_U4_N658097 U1_U4_N656961 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U1_U4_C2         U1_U4_VC_CLF1 0  1u IC=0 TC=0,0 
L_U1_U2_L6         U1_U2_N18865744 U1_U2_N18865741  10nH  
V_U1_U2_V111         0 U1_U2_N18866344 -5.7mVdc
E_U1_U2_ABM60         U1_U2_N18866602 0 VALUE { IF(V(U1_U2_SW_OFF1)<0.5 &
+  V(U1_U2_SW_ON1)<0.5 & V(U1_U2_VGS1)>1m,
+  LIMIT((V(U1_U2_RAMP1)-V(OUT1_INT))*1.3m,150u, -150u), 0)    }
X_U1_U2_U215         U1_U2_N18865000 U1_U2_N18865053 U1_U2_RAMPCLAMP1
+  U1_U2_RAMP_BB SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U1_U2_R80         U1_U2_N18865342 U1_U2_B4_VT1  100 TC=0,0 
X_U1_U2_U204         U1_U2_N188658451 VOUT1_0 D_D
X_U1_U2_U196         U1_U2_N18866344 U1_U2_RAMP1 D_D
V_U1_U2_V107         U1_U2_N18865401 0 2.02
X_U1_U2_U221         U1_U2_N18865640 N711163 U1_U2_SW_OFF_N1 U1_U2_SW_ON1
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_U205         U1_U2_GATE1 U1_U2_N188654080 D_D
X_U1_U2_U203         U1_ALL_OK1 U1_U2_GATE_DRV_N1 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U2_U199         U1_U2_N18865860 U1_U2_N18866740 ONE_SHOT PARAMS:  T=120000
+   
G_U1_U2_ABMII45         U1_U2_GATE1 U1_U2_OUT1 VALUE { IF(V(0)>0.5,10m,0)    }
X_U1_U2_F4    U1_U2_OUT1 VOUT1_0 N298546 GND DRIVER1_U1_U2_F4 
L_U1_U2_L1         U1_U2_GATE1 U1_U2_N18865835  20nH  
X_U1_U2_U207         U1_U2_SW_ON1 U1_U2_N18865053 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
L_U1_U2_L7         U1_U2_N18864943 U1_U2_N18864933  1nH  
R_U1_U2_R81         U1_U2_N18865582 U1_U2_N18865364  {Ron} TC=0,0 
R_U1_U2_R78         U1_U2_N188660461 U1_U2_N18866160  1u TC=0,0 
G_U1_U2_G28         U1_U2_N18865127 U1_U2_GATE1 U1_U2_B4_VT1 0 1u
V_U1_U2_V108         U1_U2_N188654080 U1_U2_N18864933 2.1
C_U1_U2_C72         U1_U2_N18866617 VOUT1_0  1n  TC=0,0 
X_U1_U2_U220         U1_U2_OUT1 U1_U2_GATE1 D_D
M_U1_U2_M13         U1_U2_N18865582 U1_U2_N18865835 U1_U2_OUT1 U1_U2_OUT1
+  NMOS01_TPS2HB08           
X_U1_U2_U200         U1_U2_N18866740 EN1_OK U1_U2_N18866758 NOR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_U2_C68         0 U1_U2_N18866160  1f IC=0 TC=0,0 
X_U1_U2_S13    U1_U2_N18865560 0 U1_U2_N18865747 U1_U2_N18865744
+  DRIVER1_U1_U2_S13 
C_U1_U2_C65         0 U1_ALL_OK1  0.1n IC=0 TC=0,0 
X_U1_U2_U214         U1_U2_SW_OFF1 U1_U2_SW_OFF_N1 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_U2_E59         OUT1_INT 0 VOUT1_0 GND 1
X_U1_U2_U195         U1_U2_RAMP1 U1_U2_N18865792 D_D1
X_U1_U2_U201         U1_U2_VGS1 U1_U2_N18865401 U1_U2_N18865331 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_U2_E60         U1_U2_N18864943 GND N298546 GND 1
C_U1_U2_C69         0 U1_U2_RAMP1  1n IC=0 TC=0,0 
E_U1_U2_E54         U1_U2_N18866479 0 TABLE { V(PWR_PAD_INT, 0) } 
+ ( (3, 7.57) (6,48) (8,49.3)(13.5,47.4)(18,48)(28,53.7)(36,51.8) )
E_U1_U2_E58         U1_U2_N18865474 U1_U2_N18865741 VALUE {
+  IF(V(U1_U2_N18865474, VOUT1_0)>0, -V(U1_U2_N18865474, VOUT1_0), 0) }
G_U1_U2_G29         U1_U2_N18865127 U1_U2_GATE1 U1_U2_N18866160 0 1
C_U1_U2_C66         U1_U2_N18865860 0  1u IC=1 TC=0,0 
X_U1_U2_U206         N298546 U1_U2_N18865175 D_D
X_U1_U2_U193         U1_U2_N18865449 N298546 D_D1
X_U1_U2_U212         U1_U2_SW_ON1 U1_U2_N18864979 ONE_SHOT PARAMS:  T=20k  
C_U1_U2_C71         0 U1_U2_N18866605  1f IC=0 TC=0,0 
E_U1_U2_E61         U1_U2_N18865802 GND U1_U2_RAMP1 0 1
X_U1_U2_U209         U1_ALL_OK1 U1_U2_N18865369 U1_U2_VO_GLTH1 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_U2_V105         VOUT1_0 U1_U2_N18865449 0.6
R_U1_U2_R74         U1_U2_N18865967 U1_ALL_OK1  100 TC=0,0 
E_U1_U2_E57         U1_U2_RISING1 0 TABLE { V(PWR_PAD_INT, 0) } 
+ ( (0, 0) (3,90u) (6,249u) (8, 275u)(13.5, 356u)(18, 433.6u)(28, 523.7u)(36,
+  586.7u) )
X_U1_U2_U198         U1_U2_N18866758 U1_U2_N18865860 U1_U2_N18866786
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_U2_R82         U1_U2_N18866602 U1_U2_N18866605  1u TC=0,0 
X_U1_U2_U223         STANDBY_1 U1_U2_N18866010 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_U2_ABM62         U1_U2_N188660461 0 VALUE { IF(V(U1_U2_SW_OFF1)<0.5 &
+  V(U1_U2_SW_ON1)>0.5, LIMIT((V(U1_U2_RAMP1)-V(OUT1_INT))*0.25m,0,200u), 0)    }
V_U1_U2_V110         N298546 U1_U2_N188658451 45
V_U1_U2_V109         U1_U2_N18865175 GND 65
E_U1_U2_GAIN15         U1_U2_N18865342 0 VALUE {48 * V(U1_U2_VO_GLTH1)}
V_U1_U2_V103         U1_U2_N18865146 0 0.1
G_U1_U2_ABM3I3         0 U1_U2_RAMP1 VALUE { IF(V(U1_U2_SW_ON1)<0.5 &
+  V(U1_U2_SW_OFF1)<0.5,   
+ +V(U1_U2_FALLING1),  
+ +IF(V(U1_U2_SW_ON1)>0.5 & V(U1_U2_ABV_VT1)>0.5, V(U1_U2_RISING1), -4u))  }
X_U1_U2_F5    U1_U2_N18865802 U1_U2_N18865474 N298546 GND DRIVER1_U1_U2_F5 
X_U1_U2_U188         U1_U2_GATE_DRV_N1 U1_U2_N18865860 U1_U2_N18866479 0 RVAR
+  PARAMS:  RREF=1
X_U1_U2_U185         OUT1_INT U1_U2_N18865146 U1_U2_N18865018 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U1_U2_ABM2I4         U1_U2_GATE1 U1_U2_OUT1 VALUE {
+  LIMIT((V(U1_VLIM1)-V(U1_VLIM_TH))*100m, 0,1m)    }
X_U1_U2_U211         VOUT1_0 U1_U2_N18865747 D_D
G_U1_U2_G30         U1_U2_OUT1 U1_U2_GATE1 U1_U2_N18866605 0 1
E_U1_U2_E55         U1_U2_VGS1 0 VALUE { V(U1_U2_N18865835, U1_U2_OUT1) }
X_U1_U2_U197         U1_U2_N18866786 U1_U2_LIMIT1 U1_U2_SW_OFF1 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_F3    U1_U2_N18865111 U1_U2_N18865364 U1_U2_N18864933 U1_U2_VCL_TH1
+  DRIVER1_U1_U2_F3 
R_U1_U2_R79         U1_U2_VCL_TH1 GND  6k TC=0,0 
X_U1_U2_U186         U1_U2_N18864979 U1_U2_N18865018 U1_U2_N18865000
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_U2_R76         U1_U2_OUT1 U1_U2_GATE1  300K TC=0,0 
X_U1_U2_U216         U1_U2_OUT1 U1_U2_GATE1 D_D
X_U1_U2_S14    U1_U2_EN2_OK 0 VOUT1_0 GND DRIVER1_U1_U2_S14 
G_U1_U2_ABMII44         U1_U2_GATE1 U1_U2_OUT1 VALUE { IF(V(U1_U2_SW_OFF1)>0.5
+  & V(U1_U2_VGS1)>1m,50u,0)    }
X_U1_U2_U187         U1_U2_N18865860 U1_U2_GATE_DRV_N1 D_D1
V_U1_U2_V104         U1_U2_N18865127 U1_U2_OUT1 1
C_U1_U2_Cgs11         U1_U2_N18865835 U1_U2_OUT1  672p IC=0 
X_U1_U2_S12    U1_U2_LIMIT1 0 U1_U2_RAMP1 0 DRIVER1_U1_U2_S12 
X_U1_U2_H13    U1_U2_N18864933 U1_U2_N18865111 I_SENSE_1 0 DRIVER1_U1_U2_H13 
X_U1_U2_U210         U1_ALL_OK1 U1_U2_N18865660 U1_U2_N18865640 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_U208         U1_U2_N18865860 U1_U2_N18865660 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_U202         U1_U2_N18865331 U1_U2_GATE_DRV_N1 U1_U2_ABV_VT1
+  U1_U2_N18865369 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U1_U2_C70         0 U1_U2_B4_VT1  1p IC=0 TC=0,0 
E_U1_U2_ABM61         U1_U2_N18865792 0 VALUE { V(PWR_PAD_INT)    }
L_U1_U2_L4         U1_U2_N18866617 GND  0.01nH  
E_U1_U2_ABM63         U1_U2_N18865560 0 VALUE { IF(V(U1_U2_RAMPCLAMP1)<0.5 &
+  V(U1_U2_SW_ON1)>0.5, 1, 0)    }
X_U1_U2_U222         UVLO_OK EN1_OK U1_U2_N18866010 U1_U2_N18865967
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_U2_E56         U1_U2_FALLING1 0 TABLE { V(PWR_PAD_INT, 0) } 
+ ( (0, 0) (3,-144u) (6,-332u) (8, -345.6u)(13.5, -444u)(18, -566u)(28,
+  -738.6u)(36, -812u) )
R_R19         ILIM1 N726198  1m TC=0,0 
R_R4         SEL1 GND  1MEG TC=0,0 
E_E2         EN1_INT 0 EN1 GND 1
X_U5_U31         DIAG_EN_OK U5_N232548 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U5_C28         U5_N234689 0  1n  TC=0,0 
X_U5_U49         U5_N239391 U5_STDBY_DONE U5_N239695 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U18         U5_N229337 U5_N229254 ONE_SHOT PARAMS:  T=1.1k  
X_U5_U15         U5_N227618 U5_N222837 ONE_SHOT PARAMS:  T=1.1k  
C_U5_C27         U5_N247244 0  1n  TC=0,0 
X_U5_U47         U5_N235225 U5_N235331 U5_N16847452 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U36         UVLO_OK U5_N242181 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U16         U5_N16842875 U5_STDBY_DONE ONE_SHOT PARAMS:  T=1.1k  
X_U5_U216         STANDBY_1 U5_N16875248 STDBY_DLY_1 U5_STDBY_DLY_B1
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U5_ABM2I1         0 U5_N16842875 VALUE { IF(V(U5_N16896770)>0.5, -1,
+  IF(V(STANDBY_1)>0.5, 25n, 0))    }
X_U5_U48         U5_STDBY_DONE U5_DIAG U5_N227778 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U45         U5_N223047 U5_N247244 U5_N235331 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U30         EN1_OK U5_N231225 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U55         U5_N16847452 U5_N16848053 STANDBY_1 U5_STANDBY_B1
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_U46         U5_N234689 U5_N223047 U5_N235225 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U44         U5_N232548 U5_N222411 U5_N223047 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U54         U5_N16859416 U5_RST_DLY U5_N16880824 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U33         0 U5_N16842875 D_D
X_U5_U57         U5_N16880824 U5_N242181 U5_N16896770 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U42         UVLO_OK U5_N231225 U5_N231225 U5_N222411 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U38         U5_DIAG U5_N227778 U5_N227618 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U32         U5_N222837 U5_OFF_ALL U5_DIAG_ST U5_DIAG_ST_B1
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_U56         U5_STDBY_DONE U5_RST_DLY U5_N16848053 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U217         U5_N16875271 U5_N16875248 ONE_SHOT PARAMS:  T=1.1k  
X_U5_U41         UVLO_OK U5_N239391 U5_ALL_OK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U5_R16         U5_N249389 U5_N234689  {1.1u/(0.693*1n)} TC=0,0 
X_U5_U35         U5_N222411 DIAG_EN_OK U5_DIAG AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U37         STANDBY_1 U5_N16848053 U5_N16859416 U5_QQB
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_U43         EN1_OK EN1_OK U5_N239391 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U220         U5_ALL_OK U5_N16875271 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U5_R15         U5_DIAG_ST U5_N247244  {1.5u/(0.693*1n)} TC=0,0 
X_U5_U51         EN1_OK EN1_OK DIAG_EN_OK U5_N242709 NOR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U5_C29         U5_N16842875 0  1n  TC=0,0 
X_U5_U53         U5_DIAG_ST U5_N249389 U5_RST_DLY OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U52         U5_N242181 U5_N242709 U5_OFF_ALL OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U50         U5_ALL_OK U5_N239695 U5_N229337 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U39         U5_N229254 U5_OFF_ALL U5_N249389 U5_QQB_1 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_R17         ILIM2 VBB_1  1G TC=0,0 
V_V110         N723976 0 1
.PARAM  ksns=2000 icl_float=14 foldback=0 no_of_foldback=7 kcl=50 ron=35m
+  fix_cl_value=42 fixed_cl=0
.ENDS   TPS2HB35CQPWPRQ1_TRANS
*$
.subckt CURLIM_OPENLD1_U6_U1_S5 1 2 3 4  
S_U6_U1_S5         3 4 1 2 _U6_U1_S5
RS_U6_U1_S5         1 2 1G
.MODEL         _U6_U1_S5 VSWITCH Roff=1e7 Ron=1m Voff=0.1V Von=0.9V
.ends CURLIM_OPENLD1_U6_U1_S5
*$
.subckt CURNT_FOLDBK1_U6_U4_S6 1 2 3 4  
S_U6_U4_S6         3 4 1 2 _U6_U4_S6
RS_U6_U4_S6         1 2 1G
.MODEL         _U6_U4_S6 VSWITCH Roff=1E7 Ron=1m Voff=0.1V Von=0.9V
.ends CURNT_FOLDBK1_U6_U4_S6
*$
.subckt CURNT_FOLDBK1_U6_U4_S4 1 2 3 4  
S_U6_U4_S4         3 4 1 2 _U6_U4_S4
RS_U6_U4_S4         1 2 1G
.MODEL         _U6_U4_S4 VSWITCH Roff=1e7 Ron=1m Voff=0.1V Von=0.9V
.ends CURNT_FOLDBK1_U6_U4_S4
*$
.subckt DRIVER1_U6_U2_F4 1 2 3 4  
F_U6_U2_F4         3 4 VF_U6_U2_F4 1
VF_U6_U2_F4         1 2 0V
.ends DRIVER1_U6_U2_F4
*$
.subckt DRIVER1_U6_U2_S13 1 2 3 4  
S_U6_U2_S13         3 4 1 2 _U6_U2_S13
RS_U6_U2_S13         1 2 1G
.MODEL         _U6_U2_S13 VSWITCH Roff=1e5 Ron=1u Voff=0.1 Von=0.9
.ends DRIVER1_U6_U2_S13
*$
.subckt DRIVER1_U6_U2_F5 1 2 3 4  
F_U6_U2_F5         3 4 VF_U6_U2_F5 1
VF_U6_U2_F5         1 2 0V
.ends DRIVER1_U6_U2_F5
*$
.subckt DRIVER1_U6_U2_F3 1 2 3 4  
F_U6_U2_F3         3 4 VF_U6_U2_F3 25u
VF_U6_U2_F3         1 2 0V
.ends DRIVER1_U6_U2_F3
*$
.subckt DRIVER1_U6_U2_S14 1 2 3 4  
S_U6_U2_S14         3 4 1 2 _U6_U2_S14
RS_U6_U2_S14         1 2 1G
.MODEL         _U6_U2_S14 VSWITCH Roff=1e7 Ron=10K Voff=0.1 Von=0.9
.ends DRIVER1_U6_U2_S14
*$
.subckt DRIVER1_U6_U2_S12 1 2 3 4  
S_U6_U2_S12         3 4 1 2 _U6_U2_S12
RS_U6_U2_S12         1 2 1G
.MODEL         _U6_U2_S12 VSWITCH Roff=1e7 Ron=1m Voff=0.1 Von=0.9
.ends DRIVER1_U6_U2_S12
*$
.subckt DRIVER1_U6_U2_H13 1 2 3 4  
H_U6_U2_H13         3 4 VH_U6_U2_H13 1
VH_U6_U2_H13         1 2 0V
.ends DRIVER1_U6_U2_H13
*$
.subckt TPS2HB35CQPWPRQ1_TRANS_H2 1 2 3 4  
H_H2         3 4 VH_H2 {{KCL}*1000}
VH_H2         1 2 0V
.PARAM kcl=50  
.ends TPS2HB35CQPWPRQ1_TRANS_H2
*$
.subckt MUX_U3_S1 1 2 3 4  
S_U3_S1         3 4 1 2 _U3_S1
RS_U3_S1         1 2 1G
.MODEL         _U3_S1 VSWITCH Roff=1G Ron=1m Voff=0.4 Von=0.6
.ends MUX_U3_S1
*$
.subckt MUX_U3_S4 1 2 3 4  
S_U3_S4         3 4 1 2 _U3_S4
RS_U3_S4         1 2 1G
.MODEL         _U3_S4 VSWITCH Roff=1G Ron=1m Voff=0.4 Von=0.6
.ends MUX_U3_S4
*$
.subckt MUX_U3_S5 1 2 3 4  
S_U3_S5         3 4 1 2 _U3_S5
RS_U3_S5         1 2 1G
.MODEL         _U3_S5 VSWITCH Roff=1G Ron=1m Voff=0.4 Von=0.6
.ends MUX_U3_S5
*$
.subckt MUX_U3_S3 1 2 3 4  
S_U3_S3         3 4 1 2 _U3_S3
RS_U3_S3         1 2 1G
.MODEL         _U3_S3 VSWITCH Roff=1G Ron=1m Voff=0.4 Von=0.6
.ends MUX_U3_S3
*$
.subckt TPS2HB35CQPWPRQ1_TRANS_H3 1 2 3 4  
H_H3         3 4 VH_H3 {{KCL}*1000}
VH_H3         1 2 0V
.PARAM kcl=50 
.ends TPS2HB35CQPWPRQ1_TRANS_H3
*$
.subckt CURLIM_OPENLD1_U1_U1_S5 1 2 3 4  
S_U1_U1_S5         3 4 1 2 _U1_U1_S5
RS_U1_U1_S5         1 2 1G
.MODEL         _U1_U1_S5 VSWITCH Roff=1e7 Ron=1m Voff=0.1V Von=0.9V
.ends CURLIM_OPENLD1_U1_U1_S5
*$
.subckt CURNT_FOLDBK1_U1_U4_S6 1 2 3 4  
S_U1_U4_S6         3 4 1 2 _U1_U4_S6
RS_U1_U4_S6         1 2 1G
.MODEL         _U1_U4_S6 VSWITCH Roff=1E7 Ron=1m Voff=0.1V Von=0.9V
.ends CURNT_FOLDBK1_U1_U4_S6
*$
.subckt CURNT_FOLDBK1_U1_U4_S4 1 2 3 4  
S_U1_U4_S4         3 4 1 2 _U1_U4_S4
RS_U1_U4_S4         1 2 1G
.MODEL         _U1_U4_S4 VSWITCH Roff=1e7 Ron=1m Voff=0.1V Von=0.9V
.ends CURNT_FOLDBK1_U1_U4_S4
*$
.subckt DRIVER1_U1_U2_F4 1 2 3 4  
F_U1_U2_F4         3 4 VF_U1_U2_F4 1
VF_U1_U2_F4         1 2 0V
.ends DRIVER1_U1_U2_F4
*$
.subckt DRIVER1_U1_U2_S13 1 2 3 4  
S_U1_U2_S13         3 4 1 2 _U1_U2_S13
RS_U1_U2_S13         1 2 1G
.MODEL         _U1_U2_S13 VSWITCH Roff=1e5 Ron=1u Voff=0.1 Von=0.9
.ends DRIVER1_U1_U2_S13
*$
.subckt DRIVER1_U1_U2_F5 1 2 3 4  
F_U1_U2_F5         3 4 VF_U1_U2_F5 1
VF_U1_U2_F5         1 2 0V
.ends DRIVER1_U1_U2_F5
*$
.subckt DRIVER1_U1_U2_F3 1 2 3 4  
F_U1_U2_F3         3 4 VF_U1_U2_F3 25u
VF_U1_U2_F3         1 2 0V
.ends DRIVER1_U1_U2_F3
*$
.subckt DRIVER1_U1_U2_S14 1 2 3 4  
S_U1_U2_S14         3 4 1 2 _U1_U2_S14
RS_U1_U2_S14         1 2 1G
.MODEL         _U1_U2_S14 VSWITCH Roff=1e7 Ron=10K Voff=0.1 Von=0.9
.ends DRIVER1_U1_U2_S14
*$
.subckt DRIVER1_U1_U2_S12 1 2 3 4  
S_U1_U2_S12         3 4 1 2 _U1_U2_S12
RS_U1_U2_S12         1 2 1G
.MODEL         _U1_U2_S12 VSWITCH Roff=1e7 Ron=1m Voff=0.1 Von=0.9
.ends DRIVER1_U1_U2_S12
*$
.subckt DRIVER1_U1_U2_H13 1 2 3 4  
H_U1_U2_H13         3 4 VH_U1_U2_H13 1
VH_U1_U2_H13         1 2 0V
.ends DRIVER1_U1_U2_H13
*$
.model NMOS01_TPS2HB08 nmos
+ vto=2.02
+ kp=156250
+ lambda=0.001
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.443}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.subckt d_d1 1 2
d1 1 2 dd1
.model dd1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ends d_d1
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.subckt srlatchshp_basic_gen s r q qb params: vdd=1 vss=0 vthresh=0.5 
gq 0 qint value = {if(v(s) > {vthresh},5,if(v(r)>{vthresh},-5, 0))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
rqq qqqd1 q 1
eqb qb 0 value = {1-v(q)} 
cdummy1 q 0 1n 
cdummy2 qb 0 1n 
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ends srlatchshp_basic_gen
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.subckt one_shot in out
+ params:  t=100
s_s1         meas 0 reset2 0 s1
e_abm1         ch 0 value { if( v(in)>0.5 | v(out)>0.5,1,0)    }
r_r2         reset2 reset  0.1  
e_abm3         out 0 value { if( v(meas)<0.5 & v(ch)>0.5,1,0)    }
r_r1         meas ch  {t} 
c_c2         0 reset2  1.4427n  
c_c1         0 meas  1.4427n  
e_abm2         reset 0 value { if(v(ch)<0.5,1,0)    }
.model s1 vswitch
+ roff=1e+009
+ ron=1
+ voff=0.25
+ von=0.75
.ends one_shot
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.subckt d_d 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ends d_d
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.subckt srlatchrhp_basic_gen s r q qb params: vdd=1 vss=0 vthresh=0.5 
gq 0 qint value = {if(v(r) > {vthresh},-5,if(v(s)>{vthresh},5, 0))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
rqq qqqd1 q 1
eqb qb 0 value = {1-v(q)} 
cdummy1 q 0 1n 
cdummy2 qb 0 1n
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ends srlatchrhp_basic_gen
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT RVAR 101 102 201 202 PARAMS: RREF=1
rin 201 202 1G
r 301 0 {rref}
fcopy 0 301 vsense 1
eout 101 106 poly(2) 201 202 301 0 0 0 0 0 1
vsense 106 102 0
.ENDS RVAR
*$
.subckt asymmetric_delay inp  out params: rising_edge_delay=1 vthresh=0.5
+  falling_edge_delay=1 vdd=1 vss=0
e_abm3         inp1 0 value { if(v(inp) > {vthresh}, {vdd} , {vss})    }
e_abm1         yin4 0 value { if(v(yin3) > {vthresh}, {vdd} , {vss})    }
e_abm2         yin2 0 value { if(v(yin1) > {vthresh}, {vdd} , {vss})    }
r_rint         inp1 yin1  1  
c_cint         yin1 0  {1.443*rising_edge_delay} 
d_d10         yin1 inp1 d_d1
r_r1         yin4 out  1  
r_rout         yin2 yin3  1  
c_cout         yin3 0 {1.443*falling_edge_delay} 
c_c1         0 out  1n   
d_d11        yin2 yin3 d_d1
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.005
+ n=0.1
.ends asymmetric_delay
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.model SMCJ33A D(IS=.1u RS=0.2 CJO=80000p M=1.3 VJ=0.4 ISR=.008u N=1.05 
+IKF=1m BV=34.3 NBV=20 IBV=10u TT=4n EG=.84 TRS1=.1m) 
*$