- #riscv
- # Five Stage Pipeline
	- **instruction fetch** (IF)
	- **instruction decode** (ID)
	- **instruction execute** (EX)
	- **memory access** (MEM)
	- **write back** (WB)
-