m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_excess/simulation/modelsim
vbcd_excess
Z1 !s110 1696916277
!i10b 1
!s100 HY2b6eR_Mo^UzX<ZFk43j3
I1c?zjTLOcP>]a]acKkaZN2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1696916104
Z4 8C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_excess/bcd_excess.v
Z5 FC:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_excess/bcd_excess.v
L0 1
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1696916277.000000
Z8 !s107 C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_excess/bcd_excess.v|
Z9 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_excess|C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_excess/bcd_excess.v|
!i113 1
Z10 o-vlog01compat -work work
Z11 !s92 -vlog01compat -work work +incdir+C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_excess
Z12 tCvgOpt 0
vbcd_excess3_test
R1
!i10b 1
!s100 _V<9fZ;?PVLX]9=DaKOdB2
IT838G1o:AV1J_IaZ[lz?F1
R2
R0
w1696916073
8C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_excess/bcd_excess3_test.v
FC:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_excess/bcd_excess3_test.v
L0 1
R6
r1
!s85 0
31
R7
!s107 C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_excess/bcd_excess3_test.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_excess|C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_excess/bcd_excess3_test.v|
!i113 1
R10
R11
R12
vmux21
R1
!i10b 1
!s100 ;TjDYM[bnAJK34ZCX?K1i0
IQf0f6[D:N0kR>?Kfhhgbg1
R2
R0
R3
R4
R5
L0 38
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
