Analysis & Synthesis report for g14_rotor_stepper_test_bed
Tue Mar 29 15:50:07 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |g14_rotor_stepper_test_bed|g14_rotor_stepper:rotor_stepper_fsm|state
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Source assignments for sld_signaltap:auto_signaltap_0
 14. Parameter Settings for User Entity Instance: pulse_generator:pulse_gen|LPM_COUNTER:down_counter
 15. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 16. Port Connectivity Checks: "g14_counter_with_load:right_counter"
 17. Port Connectivity Checks: "g14_counter_with_load:middle_counter"
 18. Port Connectivity Checks: "g14_counter_with_load:left_counter"
 19. Port Connectivity Checks: "g14_5_bit_comparator:right_comparator"
 20. Port Connectivity Checks: "g14_5_bit_comparator:middle_comparator"
 21. SignalTap II Logic Analyzer Settings
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Connections to In-System Debugging Instance "auto_signaltap_0"
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Mar 29 15:50:07 2016       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; g14_rotor_stepper_test_bed                  ;
; Top-level Entity Name           ; g14_rotor_stepper_test_bed                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 698                                         ;
; Total pins                      ; 23                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 3,072                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                             ;
+---------------------------------------------------------------------------------+----------------------------+----------------------------+
; Option                                                                          ; Setting                    ; Default Value              ;
+---------------------------------------------------------------------------------+----------------------------+----------------------------+
; Device                                                                          ; 5CSEMA5F31C6               ;                            ;
; Top-level entity name                                                           ; g14_rotor_stepper_test_bed ; g14_rotor_stepper_test_bed ;
; Family name                                                                     ; Cyclone V                  ; Cyclone V                  ;
; Use smart compilation                                                           ; Off                        ; Off                        ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                         ; On                         ;
; Enable compact report table                                                     ; Off                        ; Off                        ;
; Restructure Multiplexers                                                        ; Auto                       ; Auto                       ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                        ; Off                        ;
; Create Debugging Nodes for IP Cores                                             ; Off                        ; Off                        ;
; Preserve fewer node names                                                       ; On                         ; On                         ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                        ; Off                        ;
; Verilog Version                                                                 ; Verilog_2001               ; Verilog_2001               ;
; VHDL Version                                                                    ; VHDL_1993                  ; VHDL_1993                  ;
; State Machine Processing                                                        ; Auto                       ; Auto                       ;
; Safe State Machine                                                              ; Off                        ; Off                        ;
; Extract Verilog State Machines                                                  ; On                         ; On                         ;
; Extract VHDL State Machines                                                     ; On                         ; On                         ;
; Ignore Verilog initial constructs                                               ; Off                        ; Off                        ;
; Iteration limit for constant Verilog loops                                      ; 5000                       ; 5000                       ;
; Iteration limit for non-constant Verilog loops                                  ; 250                        ; 250                        ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                         ; On                         ;
; Infer RAMs from Raw Logic                                                       ; On                         ; On                         ;
; Parallel Synthesis                                                              ; On                         ; On                         ;
; DSP Block Balancing                                                             ; Auto                       ; Auto                       ;
; NOT Gate Push-Back                                                              ; On                         ; On                         ;
; Power-Up Don't Care                                                             ; On                         ; On                         ;
; Remove Redundant Logic Cells                                                    ; Off                        ; Off                        ;
; Remove Duplicate Registers                                                      ; On                         ; On                         ;
; Ignore CARRY Buffers                                                            ; Off                        ; Off                        ;
; Ignore CASCADE Buffers                                                          ; Off                        ; Off                        ;
; Ignore GLOBAL Buffers                                                           ; Off                        ; Off                        ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                        ; Off                        ;
; Ignore LCELL Buffers                                                            ; Off                        ; Off                        ;
; Ignore SOFT Buffers                                                             ; On                         ; On                         ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                        ; Off                        ;
; Optimization Technique                                                          ; Balanced                   ; Balanced                   ;
; Carry Chain Length                                                              ; 70                         ; 70                         ;
; Auto Carry Chains                                                               ; On                         ; On                         ;
; Auto Open-Drain Pins                                                            ; On                         ; On                         ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                        ; Off                        ;
; Auto ROM Replacement                                                            ; On                         ; On                         ;
; Auto RAM Replacement                                                            ; On                         ; On                         ;
; Auto DSP Block Replacement                                                      ; On                         ; On                         ;
; Auto Shift Register Replacement                                                 ; Auto                       ; Auto                       ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                       ; Auto                       ;
; Auto Clock Enable Replacement                                                   ; On                         ; On                         ;
; Strict RAM Replacement                                                          ; Off                        ; Off                        ;
; Allow Synchronous Control Signals                                               ; On                         ; On                         ;
; Force Use of Synchronous Clear Signals                                          ; Off                        ; Off                        ;
; Auto Resource Sharing                                                           ; Off                        ; Off                        ;
; Allow Any RAM Size For Recognition                                              ; Off                        ; Off                        ;
; Allow Any ROM Size For Recognition                                              ; Off                        ; Off                        ;
; Allow Any Shift Register Size For Recognition                                   ; Off                        ; Off                        ;
; Use LogicLock Constraints during Resource Balancing                             ; On                         ; On                         ;
; Ignore translate_off and synthesis_off directives                               ; Off                        ; Off                        ;
; Timing-Driven Synthesis                                                         ; On                         ; On                         ;
; Report Parameter Settings                                                       ; On                         ; On                         ;
; Report Source Assignments                                                       ; On                         ; On                         ;
; Report Connectivity Checks                                                      ; On                         ; On                         ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                        ; Off                        ;
; Synchronization Register Chain Length                                           ; 3                          ; 3                          ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation         ; Normal compilation         ;
; HDL message level                                                               ; Level2                     ; Level2                     ;
; Suppress Register Optimization Related Messages                                 ; Off                        ; Off                        ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                       ; 5000                       ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                       ; 5000                       ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                        ; 100                        ;
; Clock MUX Protection                                                            ; On                         ; On                         ;
; Auto Gated Clock Conversion                                                     ; Off                        ; Off                        ;
; Block Design Naming                                                             ; Auto                       ; Auto                       ;
; SDC constraint protection                                                       ; Off                        ; Off                        ;
; Synthesis Effort                                                                ; Auto                       ; Auto                       ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                         ; On                         ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                        ; Off                        ;
; Analysis & Synthesis Message Level                                              ; Medium                     ; Medium                     ;
; Disable Register Merging Across Hierarchies                                     ; Auto                       ; Auto                       ;
; Resource Aware Inference For Block RAM                                          ; On                         ; On                         ;
; Synthesis Seed                                                                  ; 1                          ; 1                          ;
; Automatic Parallel Synthesis                                                    ; On                         ; On                         ;
; Partial Reconfiguration Bitstream ID                                            ; Off                        ; Off                        ;
+---------------------------------------------------------------------------------+----------------------------+----------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                               ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; g14_rotor_stepper_test_bed.vhd                                     ; yes             ; User VHDL File                               ; C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper_test_bed.vhd                                     ;             ;
; g14_7_segment_decoder.vhd                                          ; yes             ; User VHDL File                               ; C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_7_segment_decoder.vhd                                          ;             ;
; g14_rotor_stepper.vhd                                              ; yes             ; User VHDL File                               ; C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper.vhd                                              ;             ;
; pulse_generator.vhd                                                ; yes             ; User VHDL File                               ; C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/pulse_generator.vhd                                                ;             ;
; g14_5_bit_comparator.vhd                                           ; yes             ; User VHDL File                               ; C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_5_bit_comparator.vhd                                           ;             ;
; g14_counter_with_load.vhd                                          ; yes             ; User VHDL File                               ; C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_counter_with_load.vhd                                          ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                        ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                         ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                        ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/cmpconst.inc                                                                           ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                        ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/dffeea.inc                                                                             ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                ;             ;
; aglobal151.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                                         ;             ;
; db/cntr_f2l.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/cntr_f2l.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                      ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                 ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                    ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                       ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                          ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                           ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                         ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                  ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                            ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                          ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                                                                             ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                                                                             ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                                                                           ;             ;
; db/altsyncram_s484.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/altsyncram_s484.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.tdf                                                                           ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                         ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                            ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                    ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.inc                                                                         ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                            ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/muxlut.inc                                                                             ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/bypassff.inc                                                                           ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altshift.inc                                                                           ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                         ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/declut.inc                                                                             ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/decode_vnf.tdf                                                  ;             ;
; db/cntr_19i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/cntr_19i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                      ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                            ; altera_sld  ;
; db/ip/sld1dff2761/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/ip/sld1dff2761/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                       ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 407                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 410                      ;
;     -- 7 input functions                    ; 1                        ;
;     -- 6 input functions                    ; 76                       ;
;     -- 5 input functions                    ; 111                      ;
;     -- 4 input functions                    ; 44                       ;
;     -- <=3 input functions                  ; 178                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 698                      ;
;                                             ;                          ;
; I/O pins                                    ; 23                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 3072                     ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 408                      ;
; Total fan-out                               ; 4410                     ;
; Average fan-out                             ; 3.72                     ;
+---------------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                    ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |g14_rotor_stepper_test_bed                                                                                                             ; 410 (2)           ; 698 (0)      ; 3072              ; 0          ; 23   ; 0            ; |g14_rotor_stepper_test_bed                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |g14_5_bit_comparator:middle_comparator|                                                                                             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|g14_5_bit_comparator:middle_comparator                                                                                                                                                                                                                                                                                                     ; work         ;
;    |g14_5_bit_comparator:right_comparator|                                                                                              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|g14_5_bit_comparator:right_comparator                                                                                                                                                                                                                                                                                                      ; work         ;
;    |g14_7_segment_decoder:left_led_out|                                                                                                 ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|g14_7_segment_decoder:left_led_out                                                                                                                                                                                                                                                                                                         ; work         ;
;    |g14_7_segment_decoder:middle_led_out|                                                                                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|g14_7_segment_decoder:middle_led_out                                                                                                                                                                                                                                                                                                       ; work         ;
;    |g14_7_segment_decoder:right_led_out|                                                                                                ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|g14_7_segment_decoder:right_led_out                                                                                                                                                                                                                                                                                                        ; work         ;
;    |g14_counter_with_load:left_counter|                                                                                                 ; 6 (6)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|g14_counter_with_load:left_counter                                                                                                                                                                                                                                                                                                         ; work         ;
;    |g14_counter_with_load:middle_counter|                                                                                               ; 5 (5)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|g14_counter_with_load:middle_counter                                                                                                                                                                                                                                                                                                       ; work         ;
;    |g14_counter_with_load:right_counter|                                                                                                ; 5 (5)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|g14_counter_with_load:right_counter                                                                                                                                                                                                                                                                                                        ; work         ;
;    |g14_rotor_stepper:rotor_stepper_fsm|                                                                                                ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|g14_rotor_stepper:rotor_stepper_fsm                                                                                                                                                                                                                                                                                                        ; work         ;
;    |pulse_generator:pulse_gen|                                                                                                          ; 32 (5)            ; 25 (0)       ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|pulse_generator:pulse_gen                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |lpm_counter:down_counter|                                                                                                        ; 27 (0)            ; 25 (0)       ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|pulse_generator:pulse_gen|lpm_counter:down_counter                                                                                                                                                                                                                                                                                         ; work         ;
;          |cntr_f2l:auto_generated|                                                                                                      ; 27 (27)           ; 25 (25)      ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|pulse_generator:pulse_gen|lpm_counter:down_counter|cntr_f2l:auto_generated                                                                                                                                                                                                                                                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 90 (1)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 89 (0)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 89 (0)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 89 (1)            ; 90 (5)       ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88 (0)            ; 85 (0)       ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88 (55)           ; 85 (57)      ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 237 (2)           ; 560 (48)     ; 3072              ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 235 (0)           ; 512 (0)      ; 3072              ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 235 (67)          ; 512 (170)    ; 3072              ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)             ; 46 (46)      ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 3072              ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; work         ;
;                |altsyncram_s484:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 3072              ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s484:auto_generated                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)           ; 44 (44)      ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 31 (1)            ; 136 (1)      ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 24 (0)            ; 120 (0)      ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 72 (72)      ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 24 (0)            ; 48 (0)       ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 6 (6)             ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 36 (11)           ; 71 (0)       ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; work         ;
;                   |cntr_19i:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_19i:auto_generated                                                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)             ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |g14_rotor_stepper_test_bed|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s484:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |g14_rotor_stepper_test_bed|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |g14_rotor_stepper_test_bed|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |g14_rotor_stepper_test_bed|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |g14_rotor_stepper_test_bed|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |g14_rotor_stepper_test_bed|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |g14_rotor_stepper_test_bed|g14_rotor_stepper:rotor_stepper_fsm|state            ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Name     ; state.s7 ; state.s6 ; state.s5 ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.s0 ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; state.s0 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.s1 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.s2 ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.s3 ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.s4 ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.s5 ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s6 ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s7 ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 698   ;
; Number of registers using Synchronous Clear  ; 98    ;
; Number of registers using Synchronous Load   ; 157   ;
; Number of registers using Asynchronous Clear ; 247   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 354   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; g14_counter_with_load:left_counter|temp_count[3]                                                                                                                                                                                                                                                                                ; 13      ;
; g14_counter_with_load:middle_counter|temp_count[1]                                                                                                                                                                                                                                                                              ; 13      ;
; g14_counter_with_load:middle_counter|temp_count[2]                                                                                                                                                                                                                                                                              ; 12      ;
; g14_counter_with_load:right_counter|temp_count[1]                                                                                                                                                                                                                                                                               ; 13      ;
; g14_counter_with_load:right_counter|temp_count[0]                                                                                                                                                                                                                                                                               ; 13      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 16                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulse_generator:pulse_gen|LPM_COUNTER:down_counter ;
+------------------------+-------------------+----------------------------------------------------+
; Parameter Name         ; Value             ; Type                                               ;
+------------------------+-------------------+----------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                     ;
; LPM_WIDTH              ; 25                ; Signed Integer                                     ;
; LPM_DIRECTION          ; DOWN              ; Untyped                                            ;
; LPM_MODULUS            ; 25000000          ; Signed Integer                                     ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                            ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                            ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                            ;
; DEVICE_FAMILY          ; Cyclone V         ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                            ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                 ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                 ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                            ;
; LABWIDE_SCLR           ; ON                ; Untyped                                            ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                            ;
; CBXI_PARAMETER         ; cntr_f2l          ; Untyped                                            ;
+------------------------+-------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                  ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                         ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                               ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 24                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 24                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                             ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                           ; Untyped        ;
; sld_segment_size                                ; 128                                                                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 93                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 24                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                             ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Port Connectivity Checks: "g14_counter_with_load:right_counter" ;
+------------------+-------+----------+---------------------------+
; Port             ; Type  ; Severity ; Details                   ;
+------------------+-------+----------+---------------------------+
; load_value[1..0] ; Input ; Info     ; Stuck at VCC              ;
; load_value[4..2] ; Input ; Info     ; Stuck at GND              ;
; reset            ; Input ; Info     ; Stuck at GND              ;
+------------------+-------+----------+---------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "g14_counter_with_load:middle_counter" ;
+------------------+-------+----------+----------------------------+
; Port             ; Type  ; Severity ; Details                    ;
+------------------+-------+----------+----------------------------+
; load_value[2..1] ; Input ; Info     ; Stuck at VCC               ;
; load_value[4..3] ; Input ; Info     ; Stuck at GND               ;
; load_value[0]    ; Input ; Info     ; Stuck at GND               ;
; reset            ; Input ; Info     ; Stuck at GND               ;
+------------------+-------+----------+----------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "g14_counter_with_load:left_counter" ;
+------------------+-------+----------+--------------------------+
; Port             ; Type  ; Severity ; Details                  ;
+------------------+-------+----------+--------------------------+
; load_value[2..0] ; Input ; Info     ; Stuck at GND             ;
; load_value[4]    ; Input ; Info     ; Stuck at GND             ;
; load_value[3]    ; Input ; Info     ; Stuck at VCC             ;
; reset            ; Input ; Info     ; Stuck at GND             ;
+------------------+-------+----------+--------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "g14_5_bit_comparator:right_comparator" ;
+-------------+-------+----------+----------------------------------+
; Port        ; Type  ; Severity ; Details                          ;
+-------------+-------+----------+----------------------------------+
; comp1[4..3] ; Input ; Info     ; Stuck at GND                     ;
; comp1[1..0] ; Input ; Info     ; Stuck at GND                     ;
; comp1[2]    ; Input ; Info     ; Stuck at VCC                     ;
+-------------+-------+----------+----------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "g14_5_bit_comparator:middle_comparator" ;
+-------------+-------+----------+-----------------------------------+
; Port        ; Type  ; Severity ; Details                           ;
+-------------+-------+----------+-----------------------------------+
; comp1[2..1] ; Input ; Info     ; Stuck at GND                      ;
; comp1[4]    ; Input ; Info     ; Stuck at GND                      ;
; comp1[3]    ; Input ; Info     ; Stuck at VCC                      ;
; comp1[0]    ; Input ; Info     ; Stuck at VCC                      ;
+-------------+-------+----------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 24                  ; 24               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 48                          ;
;     ENA CLR           ; 15                          ;
;     SLD               ; 25                          ;
;     plain             ; 8                           ;
; arriav_lcell_comb     ; 82                          ;
;     arith             ; 26                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 25                          ;
;     normal            ; 56                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 7                           ;
;         5 data inputs ; 38                          ;
;         6 data inputs ; 4                           ;
; boundary_port         ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 4.50                        ;
; Average LUT depth     ; 2.40                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                  ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                          ; Details                                                                                                                                                        ;
+-------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clock                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clock                                                      ; N/A                                                                                                                                                            ;
; g14_counter_with_load:left_counter|count[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g14_counter_with_load:left_counter|temp_count[0]           ; N/A                                                                                                                                                            ;
; g14_counter_with_load:left_counter|count[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g14_counter_with_load:left_counter|temp_count[0]           ; N/A                                                                                                                                                            ;
; g14_counter_with_load:left_counter|count[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g14_counter_with_load:left_counter|temp_count[1]           ; N/A                                                                                                                                                            ;
; g14_counter_with_load:left_counter|count[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g14_counter_with_load:left_counter|temp_count[1]           ; N/A                                                                                                                                                            ;
; g14_counter_with_load:left_counter|count[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g14_counter_with_load:left_counter|temp_count[2]           ; N/A                                                                                                                                                            ;
; g14_counter_with_load:left_counter|count[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g14_counter_with_load:left_counter|temp_count[2]           ; N/A                                                                                                                                                            ;
; g14_counter_with_load:left_counter|count[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g14_counter_with_load:left_counter|temp_count[3]~_wirecell ; N/A                                                                                                                                                            ;
; g14_counter_with_load:left_counter|count[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g14_counter_with_load:left_counter|temp_count[3]~_wirecell ; N/A                                                                                                                                                            ;
; g14_counter_with_load:left_counter|count[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g14_counter_with_load:left_counter|temp_count[4]           ; N/A                                                                                                                                                            ;
; g14_counter_with_load:left_counter|count[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g14_counter_with_load:left_counter|temp_count[4]           ; N/A                                                                                                                                                            ;
; g14_counter_with_load:left_counter|enable             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g14_rotor_stepper:rotor_stepper_fsm|state.s6               ; N/A                                                                                                                                                            ;
; g14_counter_with_load:left_counter|enable             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g14_rotor_stepper:rotor_stepper_fsm|state.s6               ; N/A                                                                                                                                                            ;
; g14_counter_with_load:left_counter|load               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g14_rotor_stepper:rotor_stepper_fsm|state.s0~_wirecell     ; N/A                                                                                                                                                            ;
; g14_counter_with_load:left_counter|load               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; g14_rotor_stepper:rotor_stepper_fsm|state.s0~_wirecell     ; N/A                                                                                                                                                            ;
; g14_rotor_stepper:rotor_stepper_fsm|current_state.s0  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|current_state.s0  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|current_state.s1  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|current_state.s1  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|current_state.s2  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|current_state.s2  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|current_state.s3  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|current_state.s3  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|current_state.s4  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|current_state.s4  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|current_state.s5  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|current_state.s5  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|current_state.s6  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|current_state.s6  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|current_state.s7  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|current_state.s7  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|keypress          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pulse_generator:pulse_gen|Equal0~4                         ; N/A                                                                                                                                                            ;
; g14_rotor_stepper:rotor_stepper_fsm|keypress          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pulse_generator:pulse_gen|Equal0~4                         ; N/A                                                                                                                                                            ;
; g14_rotor_stepper:rotor_stepper_fsm|next_state.s1_231 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|next_state.s1_231 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|next_state.s2_221 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|next_state.s2_221 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|next_state.s3_211 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|next_state.s3_211 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|next_state.s4_201 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|next_state.s4_201 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|next_state.s5_191 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|next_state.s5_191 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|next_state.s6_181 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|next_state.s6_181 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|next_state.s7_171 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; g14_rotor_stepper:rotor_stepper_fsm|next_state.s7_171 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pulse_generator:pulse_gen|epulse                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pulse_generator:pulse_gen|Equal0~4                         ; N/A                                                                                                                                                            ;
; pulse_generator:pulse_gen|epulse                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pulse_generator:pulse_gen|Equal0~4                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                        ; N/A                                                                                                                                                            ;
+-------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Tue Mar 29 15:49:30 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off g14_rotor_stepper_test_bed -c g14_rotor_stepper_test_bed
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file g14_rotor_stepper_test_bed.vhd
    Info (12022): Found design unit 1: g14_rotor_stepper_test_bed-behaviour File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper_test_bed.vhd Line: 18
    Info (12023): Found entity 1: g14_rotor_stepper_test_bed File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper_test_bed.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file g14_7_segment_decoder.vhd
    Info (12022): Found design unit 1: g14_7_segment_decoder-behaviour File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_7_segment_decoder.vhd Line: 19
    Info (12023): Found entity 1: g14_7_segment_decoder File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_7_segment_decoder.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file g14_rotor_stepper.vhd
    Info (12022): Found design unit 1: g14_rotor_stepper-rotor_step File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper.vhd Line: 20
    Info (12023): Found entity 1: g14_rotor_stepper File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file pulse_generator.vhd
    Info (12022): Found design unit 1: pulse_generator-gen File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/pulse_generator.vhd Line: 16
    Info (12023): Found entity 1: pulse_generator File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/pulse_generator.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file g14_5_bit_comparator.vhd
    Info (12022): Found design unit 1: g14_5_bit_comparator-behaviour File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_5_bit_comparator.vhd Line: 14
    Info (12023): Found entity 1: g14_5_bit_comparator File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_5_bit_comparator.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file g14_counter_with_load.vhd
    Info (12022): Found design unit 1: g14_counter_with_load-counter File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_counter_with_load.vhd Line: 22
    Info (12023): Found entity 1: g14_counter_with_load File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_counter_with_load.vhd Line: 11
Info (12127): Elaborating entity "g14_rotor_stepper_test_bed" for the top level hierarchy
Info (12128): Elaborating entity "pulse_generator" for hierarchy "pulse_generator:pulse_gen" File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper_test_bed.vhd Line: 98
Warning (10492): VHDL Process Statement warning at pulse_generator.vhd(40): signal "counter_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/pulse_generator.vhd Line: 40
Info (12128): Elaborating entity "LPM_COUNTER" for hierarchy "pulse_generator:pulse_gen|LPM_COUNTER:down_counter" File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/pulse_generator.vhd Line: 23
Info (12130): Elaborated megafunction instantiation "pulse_generator:pulse_gen|LPM_COUNTER:down_counter" File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/pulse_generator.vhd Line: 23
Info (12133): Instantiated megafunction "pulse_generator:pulse_gen|LPM_COUNTER:down_counter" with the following parameter: File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/pulse_generator.vhd Line: 23
    Info (12134): Parameter "LPM_WIDTH" = "25"
    Info (12134): Parameter "LPM_MODULUS" = "25000000"
    Info (12134): Parameter "LPM_DIRECTION" = "DOWN"
    Info (12134): Parameter "LPM_AVALUE" = "UNUSED"
    Info (12134): Parameter "LPM_SVALUE" = "UNUSED"
    Info (12134): Parameter "LPM_PORT_UPDOWN" = "PORT_CONNECTIVITY"
    Info (12134): Parameter "LPM_PVALUE" = "UNUSED"
    Info (12134): Parameter "LPM_TYPE" = "LPM_COUNTER"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_f2l.tdf
    Info (12023): Found entity 1: cntr_f2l File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/cntr_f2l.tdf Line: 26
Info (12128): Elaborating entity "cntr_f2l" for hierarchy "pulse_generator:pulse_gen|LPM_COUNTER:down_counter|cntr_f2l:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "g14_5_bit_comparator" for hierarchy "g14_5_bit_comparator:middle_comparator" File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper_test_bed.vhd Line: 103
Info (12128): Elaborating entity "g14_rotor_stepper" for hierarchy "g14_rotor_stepper:rotor_stepper_fsm" File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper_test_bed.vhd Line: 115
Info (12128): Elaborating entity "g14_counter_with_load" for hierarchy "g14_counter_with_load:left_counter" File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper_test_bed.vhd Line: 127
Warning (10492): VHDL Process Statement warning at g14_counter_with_load.vhd(33): signal "load_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_counter_with_load.vhd Line: 33
Info (12128): Elaborating entity "g14_7_segment_decoder" for hierarchy "g14_7_segment_decoder:left_led_out" File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper_test_bed.vhd Line: 154
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s484.tdf
    Info (12023): Found entity 1: altsyncram_s484 File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/altsyncram_s484.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf
    Info (12023): Found entity 1: cntr_19i File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/cntr_19i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.03.29.15:49:58 Progress: Loading sld1dff2761/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1dff2761/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/ip/sld1dff2761/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 92
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13000): Registers with preset signals will power-up high File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_counter_with_load.vhd Line: 29
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register g14_counter_with_load:left_counter|temp_count[3] will power up to High File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_counter_with_load.vhd Line: 29
    Critical Warning (18010): Register g14_counter_with_load:middle_counter|temp_count[1] will power up to High File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_counter_with_load.vhd Line: 29
    Critical Warning (18010): Register g14_counter_with_load:middle_counter|temp_count[2] will power up to High File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_counter_with_load.vhd Line: 29
    Critical Warning (18010): Register g14_counter_with_load:right_counter|temp_count[1] will power up to High File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_counter_with_load.vhd Line: 29
    Critical Warning (18010): Register g14_counter_with_load:right_counter|temp_count[0] will power up to High File: C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_counter_with_load.vhd Line: 29
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 51 of its 81 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 30 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 928 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 22 output pins
    Info (21061): Implemented 876 logic cells
    Info (21064): Implemented 24 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 953 megabytes
    Info: Processing ended: Tue Mar 29 15:50:07 2016
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:01:21


