xst -intstyle ise -ifn "D:/study/DDandCA/Verilog/adder/adder.xst" -ofn "D:/study/DDandCA/Verilog/adder/adder.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim adder.ngc adder_synthesis.v 
