/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2019 Rockchip Electronics Co. Ltd.
 * Author: Finley Xiao <finley.xiao@rock-chips.com>
 */

#ifndef _DT_BINDINGS_CLK_ROCKCHIP_RV1109_H
#define _DT_BINDINGS_CLK_ROCKCHIP_RV1109_H

/* core clocks */
#define PLL_APLL		1
#define PLL_DPLL		2
#define PLL_CPLL		3
#define PLL_HPLL		4
#define ARMCLK			5

/* sclk (special clocks) */
#define USB480M			10
#define CLK_CORE_CPUPVTM	11
#define CLK_CPUPVTM		12
#define CLK_CPU_TSADC		13
#define CLK_CPU_TSADCPHY	14
#define CLK_NPU			15
#define CLK_NPU_DIV		16
#define CLK_NPU_NP5		17
#define CLK_CORE_NPU		18
#define CLK_CORE_NPUPVTM	19
#define CLK_NPUPVTM		20
#define CLK_NPU_TSADC		21
#define CLK_NPU_TSADCPHY	22
#define CLK_VENC_CORE		23
#define CLK_VDEC_CORE		24
#define CLK_VDEC_CA		25
#define CLK_VDEC_HEVC_CA	26
#define CLK_ISP			27
#define CLK_MIPICSI_OUT_DIV	28
#define CLK_MIPICSI_OUT_FRACDIV	29
#define CLK_MIPICSI_OUT_MUX	30
#define CLK_MIPICSI_OUT		31
#define CLK_CIF_OUT_DIV		32
#define CLK_CIF_OUT_FRACDIV	33
#define CLK_CIF_OUT_MUX		34
#define CLK_CIF_OUT		35
#define CLK_RGA_CORE		36
#define CLK_IEP_CORE		37
#define CLK_ISPP		38
#define CCLKIN_SDCARD		39
#define CCLKIN_SDIO		40
#define CCLKIN_EMMC		41
#define CLK_NANDC		42
#define SCLK_SFC		43
#define CLK_USBHOST_UTMI_OHCI	44
#define CLK_USBOTG_REF		45
#define CLK_GMAC_DIV		46
#define CLK_GMAC_REF		47
#define CLK_GMAC_TX		48
#define CLK_GMAC_RX		49
#define CLK_GMAC_ETHERNET_OUT	50
#define CLK_GMAC_PTPREF		51
#define CLK_DDR			52
#define CLK_DDR_MON		53
#define TMCLK_DDR_MON		54
#define CLK_SCR1		55
#define CLK_SCR1_RTC		56
#define CLK_SCR1_JTAG		57
#define SCLK_UART0_DIV		58
#define SCLK_UART0_FRAC		59
#define SCLK_UART0_MUX		60
#define SCLK_UART0		61
#define SCLK_UART2_DIV		62
#define SCLK_UART2_FRAC		63
#define SCLK_UART2_MUX		64
#define SCLK_UART2		65
#define SCLK_UART3_DIV		66
#define SCLK_UART3_FRAC		67
#define SCLK_UART3_MUX		68
#define SCLK_UART3		69
#define SCLK_UART4_DIV		70
#define SCLK_UART4_FRAC		71
#define SCLK_UART4_MUX		72
#define SCLK_UART4		73
#define SCLK_UART5_DIV		74
#define SCLK_UART5_FRAC		75
#define SCLK_UART5_MUX		76
#define SCLK_UART5		77
#define CLK_I2C1		78
#define CLK_I2C3		79
#define CLK_I2C4		80
#define CLK_I2C5		81
#define CLK_SPI1		82
#define CLK_PWM2		83
#define DBCLK_GPIO1		84
#define DBCLK_GPIO2		85
#define DBCLK_GPIO3		86
#define DBCLK_GPIO4		87
#define CLK_SARADC		88
#define CLK_TIMER0		89
#define CLK_TIMER1		90
#define CLK_TIMER2		91
#define CLK_TIMER3		92
#define CLK_TIMER4		93
#define CLK_TIMER5		94
#define CLK_STIMER0		95
#define CLK_STIMER1		96
#define CLK_CRYPT_CORE		97
#define CLK_CRYPT_PKA		98
#define MCLK_I2S8CH_TX_DIV	99
#define MCLK_I2S8CH_TX_FRACDIV	100
#define MCLK_I2S8CH_TX_MUX	101
#define MCLK_I2S8CH_RX_DIV	102
#define MCLK_I2S8CH_RX_FRACDIV	103
#define MCLK_I2S8CH_RX_MUX	104
#define MCLK_I2S8CH_TX_SRC	105
#define MCLK_I2S8CH_RX_SRC	106
#define MCLK_I2S8CH_TX		107
#define MCLK_I2S8CH_RX		108
#define MCLK_I2S8CH_TX_OUT2IO	109
#define MCLK_I2S8CH_RX_OUT2IO	110
#define MCLK_I2S2CH0_DIV	111
#define MCLK_I2S2CH0_FRACDIV	112
#define MCLK_I2S2CH0_MUX	113
#define MCLK_I2S2CH0		114
#define MCLK_I2S2CH0_OUT2IO	115
#define MCLK_I2S2CH1_DIV	116
#define MCLK_I2S2CH1_FRACDIV	117
#define MCLK_I2S2CH1_MUX	118
#define MCLK_I2S2CH1		119
#define MCLK_I2S2CH1_OUT2IO	120
#define MCLK_PDM		121
#define SCLK_ADUPWM_DIV		122
#define SCLK_AUDPWM_FRACDIV	123
#define SCLK_AUDPWM_MUX		124
#define CLK_ACDCDIG_ADC		125
#define CLK_ACDCDIG_DAC		126
#define CLK_ACDCDIG_I2C		127

/* dclk */
#define DCLK_CIF		140
#define DCLK_CIFLITE		141
#define DCLK_VOP_DIV		142
#define DCLK_VOP_FRACDIV	143
#define DCLK_VOP_MUX		144
#define DCLK_VOP		145
#define DCLK_DECOM		146

/* aclk */
#define ACLK_PDNPU_DIV		160
#define ACLK_PDNPU_NP5		161
#define ACLK_PDNPU		162
#define ACLK_PDNPU_NIU		163
#define ACLK_NPU		164
#define ACLK_PDVEPU		165
#define ACLK_PDVEPU_NIU		166
#define ACLK_VENC		167
#define ACLK_PDVDEC_NIU		168
#define ACLK_PDVDEC		169
#define ACLK_VDEC		170
#define ACLK_PDJPEG		171
#define ACLK_PDJPEG_NIU		172
#define ACLK_JPEG		173
#define ACLK_PDVI		174
#define ACLK_PDVI_NIU		175
#define ACLK_ISP		176
#define ACLK_CIF		177
#define ACLK_CIFLITE		178
#define ACLK_PDVO		179
#define ACLK_PDVO_NIU		180
#define ACLK_RGA		181
#define ACLK_VOP		182
#define ACLK_IEP		183
#define ACLK_PDISPP		184
#define ACLK_PDISPP_NIU		185
#define ACLK_ISPP		186
#define ACLK_PDPHP		187
#define ACLK_PDPHPMID		188
#define ACLK_PDPHPMID_NIU	189
#define ACLK_PDUSB		190
#define ACLK_PDUSB_NIU		191
#define ACLK_USBOTG		192
#define ACLK_PDGMAC		193
#define ACLK_PDGMAC_NIU		194
#define ACLK_GMAC		195
#define ACLK_PDBUS_PRE		196
#define ACLK_PDBUS		197
#define ACLK_PDBUS_HOLD_NIU1	198
#define ACLK_PDBUS_NIU1		199
#define ACLK_PDBUS_NIU2		200
#define ACLK_PDBUS_NIU3		201
#define ACLK_DMAC		202
#define ACLK_DCF		203
#define ACLK_SPINLOCK		204
#define ACLK_PDCRYPT		205
#define ACLK_PDCRYPT_NIU	206

/* hclk */
#define HCLK_PDNPU_NIU		230
#define HCLK_PDNPU		231
#define HCLK_NPU		232
#define HCLK_PDVEPU		233
#define HCLK_PDVEPU_NIU		234
#define HCLK_VENC		235
#define HCLK_PDVDEC		236
#define HCLK_PDVDEC_NIU		237
#define HCLK_VDEC		238
#define HCLK_PDJPEG		239
#define HCLK_PDJPEG_NIU		240
#define HCLK_JPEG		241
#define HCLK_PDVI		242
#define HCLK_PDVI_NIU		243
#define HCLK_ISP		244
#define HCLK_CIF		245
#define HCLK_CIFLITE		245
#define HCLK_PDVO		246
#define HCLK_PDVO_NIU		247
#define HCLK_RGA		248
#define HCLK_VOP		249
#define HCLK_IEP		250
#define HCLK_PDISPP		251
#define HCLK_PDISPP_NIU		252
#define HCLK_ISPP		253
#define HCLK_PDPHP		254
#define HCLK_PDPHPMID		255
#define HCLK_PDPHPMID_NIU	256
#define HCLK_PDSDCARD		257
#define HCLK_PDSDCARD_NIU	258
#define HCLK_SDCARD		259
#define HCLK_PDSDIO		260
#define HCLK_PDSDIO_NIU		261
#define HCLK_SDIO		262
#define HCLK_PDNVM		263
#define HCLK_PDNVM_NIU		264
#define HCLK_EMMC		265
#define HCLK_NANDC		266
#define HCLK_SFC		267
#define HCLK_SFCXIP		268
#define HCLK_PDUSB		269
#define HCLK_PDUSB_NIU		270
#define HCLK_USBHOST		271
#define HCLK_USBHOST_ARB	272
#define HCLK_PDBUS_PRE		273
#define HCLK_PDBUS		274
#define HCLK_PDBUS_NIU1		275
#define HCLK_PDBUS_NIU2		276
#define HCLK_PDBUS_NIU3		277
#define HCLK_AHBROM		278
#define HCLK_PDCRYPT		279
#define HCLK_PDCRYPT_NIU	280
#define HCLK_PDAUDIO		281
#define HCLK_PDAUDIO_NIU	282
#define HCLK_I2S8CH		283
#define HCLK_I2S2CH0		284
#define HCLK_I2S2CH1		285
#define HCLK_PDM		286
#define HCLK_AUDPWM		287

/* pclk */
#define PCLK_CPUPVTM		300
#define PCLK_CPU_TSADC		301
#define PCLK_PDNPU		302
#define PCLK_PDNPU_NIU		303
#define PCLK_NPUPVTM		304
#define PCLK_NPU_TSADC		305
#define PCLK_PDVI		306
#define PCLK_PDVI_NIU		307
#define PCLK_CSIHOST		308
#define PCLK_PDVO		309
#define PCLK_PDVO_NIU		310
#define PCLK_DSIHOST		311
#define PCLK_PDGMAC		312
#define PCLK_PDGMAC_NIU		313
#define PCLK_GMAC		314
#define PCLK_PDDDR		315
#define PCLK_DDR_MON		316
#define PCLK_PDBUS_PRE		317
#define PCLK_PDBUS		318
#define PCLK_PDBUS_NIU1		319
#define PCLK_DCF		320
#define PCLK_GRF		321
#define PCLK_SGRF		322
#define PCLK_WDT		323
#define PCLK_SWDT		324
#define PCLK_UART0		325
#define PCLK_UART2		326
#define PCLK_UART3		327
#define PCLK_UART4		328
#define PCLK_UART5		329
#define PCLK_I2C1		330
#define PCLK_I2C3		331
#define PCLK_I2C4		332
#define PCLK_I2C5		333
#define PCLK_SPI1		334
#define PCLK_PWM2		335
#define PCLK_GPIO1		336
#define PCLK_GPIO2		337
#define PCLK_GPIO3		338
#define PCLK_GPIO4		339
#define PCLK_SARADC		340
#define PCLK_TIMER		341
#define PCLK_STIMER		342
#define PCLK_DECOM		343
#define PCLK_PDAUDIO_NIU	344
#define PCLK_ACDCDIG		345
#define PCLK_PDTOP		346
#define PCLK_TOPNIU		347
#define PCLK_TOPCRU		348
#define PCLK_TOPGRF		349
#define PCLK_CPUEMADET		350
#define PCLK_DDRPHY		351
#define PCLK_DSIPHY		352
#define PCLK_CSIPHY0		353
#define PCLK_CSIPHY1		354
#define PCLK_USBPHY_HOST	355
#define PCLK_USBPHY_OTG		356

#define CLK_NR_CLKS		(PCLK_USBPHY_OTG + 1)

/* pmu-clocks indices */

#define PLL_GPLL		1

#define CLK_RTC32K		4
#define CLK_XIN24M_DIV		5
#define CLK_WIFI_DIV		6
#define CLK_WIFI		7
#define SCLK_UART1_DIV		8
#define SCLK_UART1_FRACDIV	9
#define SCLK_UART1_MUX		10
#define SCLK_UART1		11
#define CLK_I2C0		12
#define CLK_I2C2		13
#define CLK_SPI0		14
#define DBCLK_GPIO0		15
#define CLK_PWM0		16
#define CLK_PWM1		17
#define CLK_PMUPVTM		18
#define CLK_CORE_PMUPVTM	19
#define CLK_REF12M_DIV		20
#define CLK_USBPHY_OTP_REF	21
#define CLK_USBPHY_HOST_REF	22
#define CLK_REF24M_DIV		23
#define CLK_MIPIDSIPHY_REF	24

#define PCLK_PDPMU		30
#define PCLK_PMU		31
#define PCLK_PDPMU_NIU		32
#define PCLK_PMUMEM		33
#define PCLK_UART1		34
#define PCLK_I2C0		35
#define PCLK_I2C2		35
#define PCLK_SPI0		36
#define PCLK_GPIO0		37
#define PCLK_PWM0		38
#define PCLK_PWM1		39
#define PCLK_PMUSGRF		40
#define PCLK_PMUGRF		41
#define PCLK_PMUCRU		42
#define PCLK_PMUPVTM		43

#define CLKPMU_NR_CLKS		(PCLK_PMUPVTM + 1)

/* soft-reset indices */

/* cru_softrst_con0 */
#define SRST_CORE0_PO		0
#define SRST_CORE1_PO		1
#define SRST_CORE0		2
#define SRST_CORE1		3
#define SRST_CORE0_DBG		4
#define SRST_CORE1_DBG		5
#define SRST_DBG_DAPLITE_P	6
#define SRST_CORE_NIU_A		7
#define SRST_NL2		8
#define SRST_DBG_NIU_P		9
#define SRST_DAPLITE_P		10
#define SRST_PDCORE_NIU_H	11
#define SRST_CPUPVTM_P		12
#define SRST_CPUPVTM		13

/* cru_softrst_con1 */
#define SRST_PDBUS_NIU1_A	16
#define SRST_PDBUS_NIU1_H	17
#define SRST_PDBUS_NIU1_P	18
#define SRST_PDBUS_NIU2_A	19
#define SRST_PDBUS_NIU2_H	20
#define SRST_PDBUS_NIU3_A	21
#define SRST_PDBUS_NIU3_H	22
#define SRST_PDBUS_HOLD_NIU1_A	23
#define SRST_DMAC_A		24
#define SRST_AHBROM_H		25
#define SRST_DCF_A		28
#define SRST_DCF_P		29
#define SRST_SCR1		30
#define SRST_BUSMEM_A		31

/* cru_softrst_con2 */
#define SRST_I2C1_P		32
#define SRST_I2C1		33
#define SRST_I2C3_P		34
#define SRST_I2C3		35
#define SRST_I2C4_P		36
#define SRST_I2C4		37
#define SRST_I2C5_P		38
#define SRST_I2C5		39
#define SRST_SPI1_P		40
#define SRST_SPI1		41
#define SRST_PWM2_P		44
#define SRST_PWM2		45
#define SRST_SPINLOCK_A		46

/* cru_softrst_con3 */
#define SRST_UART0_P		48
#define SRST_UART0		49
#define SRST_UART2_P		50
#define SRST_UART2		51
#define SRST_UART3_P		52
#define SRST_UART3		53
#define SRST_UART4_P		54
#define SRST_UART4		55
#define SRST_UART5_P		56
#define SRST_UART5		57
#define SRST_WDT_P		58
#define SRST_SARADC_P		59
#define SRST_GRF_P		61
#define SRST_TIMER_P		62
#define SRST_MAILBOX_P		63

/* cru_softrst_con4 */
#define SRST_TIMER0		64
#define SRST_TIMER1		65
#define SRST_TIMER2		66
#define SRST_TIMER3		67
#define SRST_TIMER4		68
#define SRST_TIMER5		69
#define SRST_GPIO1_P		72
#define SRST_GPIO1_DB		73
#define SRST_GPIO2_P		74
#define SRST_GPIO2_DB		75
#define SRST_GPIO3_P		76
#define SRST_GPIO3_DB		77
#define SRST_GPIO4_P		78
#define SRST_GPIO4_DB		79

/* cru_softrst_con5 */
#define SRST_CAN_P		80
#define SRST_CAN		81
#define SRST_STIMER_P		82
#define SRST_STIMER0		83
#define SRST_STIMER1		84
#define SRST_DECOM_A		85
#define SRST_DECOM_P		86
#define SRST_DECOM_D		87
#define SRST_PDCRYPT_NIU_A	88
#define SRST_PDCRYPT_NIU_H	89
#define SRST_CRYPTO_A		90
#define SRST_CRYPTO_H		91
#define SRST_CRYPTO_CORE	92
#define SRST_CRYPTO_PKA		93
#define SRST_SWDT_P		94
#define SRST_SGRF_P		95

/* cru_softrst_con6 */
#define SRST_PDAUDIO_NIU_H	96
#define SRST_PDAUDIO_NIU_P	97
#define SRST_I2S8CH_H		98
#define SRST_I2S8CH_TX_M	99
#define SRST_I2S8CH_RX_M	100
#define SRST_I2S2CH0_H		101
#define SRST_I2S2CH0_M		102
#define SRST_I2S2CH1_H		103
#define SRST_I2S2CH1_M		104
#define SRST_PDM_H		105
#define SRST_PDM_M		106
#define SRST_AUDPWM_H		107
#define SRST_AUDPWM_S		108
#define SRST_ACDCDIG_P		109
#define SRST_ACDCDIG		110

/* cru_softrst_con7 */
#define SRST_PDVEPU_NIU_A	112
#define SRST_PDVEPU_NIU_H	113
#define SRST_VENC_A		114
#define SRST_VENC_H		115
#define SRST_VENC_CORE		116
#define SRST_PDVDEC_NIU_A	117
#define SRST_PDVDEC_NIU_H	118
#define SRST_VDEC_A		119
#define SRST_VDEC_H		120
#define SRST_VDEC_CORE		121
#define SRST_VDEC_CA		122
#define SRST_VDEC_HEVC_CA	123
#define SRST_PDJPEG_NIU_A	124
#define SRST_PDJPEG_NIU_H	125
#define SRST_JPEG_A		126
#define SRST_JPEG_H		127

/* cru_softrst_con8 */
#define SRST_PDVO_NIU_A		128
#define SRST_PDVO_NIU_H		129
#define SRST_PDVO_NIU_P		130
#define SRST_RGA_A		131
#define SRST_RGA_H		132
#define SRST_RGA_CORE		133
#define SRST_VOP_A		134
#define SRST_VOP_H		135
#define SRST_VOP_D		136
#define SRST_TXBYTEHS_DSIHOST	137
#define SRST_DSIHOST_P		138
#define SRST_IEP_A		139
#define SRST_IEP_H		140
#define SRST_IEP_CORE		141

/* cru_softrst_con9 */
#define SRST_PDVI_NIU_A		144
#define SRST_PDVI_NIU_H		145
#define SRST_PDVI_NIU_P		146
#define SRST_ISP		147
#define SRST_CIF_A		148
#define SRST_CIF_H		149
#define SRST_CIF_D		150
#define SRST_CIF_P		151
#define SRST_CIF_I		152
#define SRST_CSIHOST_P		153
#define SRST_PDISPP_NIU_A	154
#define SRST_PDISPP_NIU_H	155
#define SRST_ISPP_A		156
#define SRST_ISPP_H		157
#define SRST_ISPP		158

/* cru_softrst_con10 */
#define SRST_PDPHPMID_NIU_A	160
#define SRST_PDPHPMID_NIU_H	161
#define SRST_PDNVM_NIU_H	163
#define SRST_SDCARD_H		164
#define SRST_SDIO_H		165
#define SRST_EMMC_H		166
#define SRST_SFC_H		167
#define SRST_SFCXIP_H		168
#define SRST_SFC_S		169
#define SRST_NANDC_H		170
#define SRST_NANDC_N		171
#define SRST_PDSDCARD_H		173
#define SRST_PDSDIO_H		174

/* cru_softrst_con11 */
#define SRST_PDUSB_NIU_A	176
#define SRST_PDUSB_NIU_H	177
#define SRST_USBHOST_H		178
#define SRST_USBHOST_ARB_H	179
#define SRST_USBHOST_UTMI	180
#define SRST_USBOTG_A		181
#define SRST_USBPHY_OTG_P	182
#define SRST_USBPHY_HOST_P	183
#define SRST_USBPHYOR_OTG	184
#define SRST_USBPHYOR_HOST	185
#define SRST_PDGMAC_NIU_A	188
#define SRST_PDGMAC_NIU_P	189
#define SRST_GMAC_A		190

/* cru_softrst_con12 */
#define SRST_DDR_UPCTL_P	192
#define SRST_DDR_DFICTL_P	193
#define SRST_DDR_MON_P		194
#define SRST_DDR_STANDBY_P	195
#define SRST_DDR_GRF_P		196
#define SRST_DDR_MSCH_P		197
#define SRST_DDR_SPLIT_A	198
#define SRST_DDR_MSCH		199
#define SRST_DDR_UPCTL_A	200
#define SRST_DDR_UPCTL		201
#define SRST_DDR_DFICTL		202
#define SRST_DDR_STANDBY	203
#define SRST_DDRPHY_P		206
#define SRST_DDRPHY		207

/* cru_softrst_con13 */
#define SRST_NPU_A		208
#define SRST_PDNPU_NIU_A	209
#define SRST_NPU_H		210
#define SRST_PDNPU_NIU_H	211
#define SRST_NPUPVTM_P		212
#define SRST_PDNPU_NIU_P	213
#define SRST_NPU		214
#define SRST_NPUPVTM		215

/* cru_softrst_con14 */
#define SRST_TOPNIU_P		224
#define SRST_TOPCRU_P		225
#define SRST_TOPGRF_P		226
#define SRST_CPUEMADET_P	227
#define SRST_CSIPHY0_P		228
#define SRST_CSIPHY1_P		229
#define SRST_DSIPHY_P		230
#define SRST_CPU_TSADC_P	232
#define SRST_CPU_TSADC		233
#define SRST_CPU_TSADCPHY	234
#define SRST_NPU_TSADC_P	235
#define SRST_NPU_TSADC		236
#define SRST_NPU_TSADCPHY	237

#endif
