//    8        3       1       3       1
// wr_data__wr_addr__wr_en__rd_addr__rd_en ;
4    //2h = 010b
1    //3h = 011b
1F    //Fh = 1111b

00_0_1_0_0
01_1_1_0_0
02_2_1_0_0
03_3_1_0_0
04_4_1_0_0


// read only
00_0_0_0_1
00_0_0_1_1
00_0_0_2_1

//clear the memory
00_0_1_0_0
00_1_1_0_0
00_2_1_0_0
00_3_1_0_0
00_4_1_0_0

// write then read one cycle later
00_0_1_0_0
01_1_1_0_1
02_2_1_1_1
03_3_1_2_1
04_4_1_3_1
