	component NiosQsys is
		port (
			clk_clk                  : in  std_logic                    := 'X';             -- clk
			reset_reset_n            : in  std_logic                    := 'X';             -- reset_n
			switch_connection_export : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			leds_connection_export   : out std_logic_vector(3 downto 0)                     -- export
		);
	end component NiosQsys;

