ModuleName shortcutSetting
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b3
LV: 9
RV: 0
Width: 10
Edges
Edge X1: 32 ,Y1: 248 ,X2: 104 ,Y2: 248
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 88 ,Y1: 280 ,X2: 104 ,Y2: 280
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 64 ,Y1: 264 ,X2: 104 ,Y2: 264
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 64 ,Y1: 232 ,X2: 104 ,Y2: 232
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 88 ,Y1: 216 ,X2: 104 ,Y2: 216
End
Branches
End
Wire Name: b22
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 392 ,Y1: 232 ,X2: 472 ,Y2: 232
End
Branches
End
Wire Name: b23
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 392 ,Y1: 248 ,X2: 472 ,Y2: 248
End
Branches
End
Wire Name: b24
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 392 ,Y1: 264 ,X2: 472 ,Y2: 264
End
Branches
End
Wire Name: b28
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 688 ,Y1: 152 ,X2: 768 ,Y2: 152
End
Branches
End
Wire Name: b30
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 688 ,Y1: 136 ,X2: 768 ,Y2: 136
End
Branches
End
Wire Name: b32
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 688 ,Y1: 120 ,X2: 768 ,Y2: 120
End
Branches
End
Wire Name: b26
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 688 ,Y1: 168 ,X2: 768 ,Y2: 168
End
Branches
End
Wire Name: b34
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 688 ,Y1: 104 ,X2: 768 ,Y2: 104
End
Branches
End
Wire Name: b36
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 688 ,Y1: 88 ,X2: 768 ,Y2: 88
End
Branches
End
Wire Name: b37
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 344 ,Y1: 88 ,X2: 472 ,Y2: 88
End
Branches
End
Wire Name: b35
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 344 ,Y1: 104 ,X2: 472 ,Y2: 104
End
Branches
End
Wire Name: b33
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 344 ,Y1: 120 ,X2: 472 ,Y2: 120
End
Branches
End
Wire Name: b29
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 344 ,Y1: 152 ,X2: 472 ,Y2: 152
End
Branches
End
Wire Name: b27
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 344 ,Y1: 168 ,X2: 472 ,Y2: 168
End
Branches
End
Wire Name: b25
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 424 ,Y1: 216 ,X2: 472 ,Y2: 216
Edge X1: 424 ,Y1: 200 ,X2: 424 ,Y2: 216
Edge X1: 272 ,Y1: 200 ,X2: 424 ,Y2: 200
Edge X1: 272 ,Y1: 184 ,X2: 272 ,Y2: 200
Edge X1: 256 ,Y1: 184 ,X2: 272 ,Y2: 184
End
Branches
End
Wire Name: b39
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 288 ,Y1: 192 ,X2: 440 ,Y2: 192
Edge X1: 288 ,Y1: 152 ,X2: 288 ,Y2: 192
Edge X1: 440 ,Y1: 192 ,X2: 440 ,Y2: 200
Edge X1: 440 ,Y1: 200 ,X2: 472 ,Y2: 200
Edge X1: 256 ,Y1: 152 ,X2: 288 ,Y2: 152
End
Branches
End
Wire Name: w23
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 392 ,Y1: 216 ,X2: 408 ,Y2: 216
Edge X1: 408 ,Y1: 216 ,X2: 408 ,Y2: 304
Edge X1: 408 ,Y1: 304 ,X2: 440 ,Y2: 304
End
Branches
End
Wire Name: b31
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 344 ,Y1: 136 ,X2: 472 ,Y2: 136
End
Branches
End
Wire Name: b38
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 304 ,Y1: 184 ,X2: 472 ,Y2: 184
Edge X1: 304 ,Y1: 120 ,X2: 304 ,Y2: 184
Edge X1: 256 ,Y1: 120 ,X2: 304 ,Y2: 120
End
Branches
End
End
Ports
Port Left: 32 Top: 248 ,Orientation: 0
Portname: keypad ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
9
,Width:
10
,RV:
0
Port Left: 88 Top: 216 ,Orientation: 0
Portname: clk ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 64 Top: 232 ,Orientation: 0
Portname: en ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 64 Top: 264 ,Orientation: 0
Portname: rst ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 88 Top: 280 ,Orientation: 0
Portname: sharp ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 440 Top: 304 ,Orientation: 0
Portname: completeSetting ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 768 Top: 88 ,Orientation: 0
Portname: hour_ten_out ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 768 Top: 104 ,Orientation: 0
Portname: hour_one_out ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 768 Top: 120 ,Orientation: 0
Portname: min_ten_out ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 768 Top: 136 ,Orientation: 0
Portname: min_one_out ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 768 Top: 152 ,Orientation: 0
Portname: sec_ten_out ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 768 Top: 168 ,Orientation: 0
Portname: sec_one_out ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 344 Top: 88 ,Orientation: 0
Portname: hour_ten_in ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 344 Top: 104 ,Orientation: 0
Portname: hour_one_in ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 344 Top: 120 ,Orientation: 0
Portname: min_ten_in ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 344 Top: 136 ,Orientation: 0
Portname: min_one_in ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 344 Top: 152 ,Orientation: 0
Portname: sec_ten_in ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 344 Top: 168 ,Orientation: 0
Portname: sec_one_in ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
End
Symbols
Symbol Left: 128 Top: 208
Name: s0
LibraryName: (NoLibraryName)
IpName: select_keypad
SymbolParameters
Parameter Name: fiveSecond ,Type: integer ,Value:
0
Parameter Name: halfMinute ,Type: integer ,Value:
1
Parameter Name: input_wait ,Type: integer ,Value:
3
Parameter Name: oneMinute ,Type: integer ,Value:
2
Parameter Name: set_complete ,Type: integer ,Value:
4
End
Symbol Left: 96 Top: 144
Name: s3
LibraryName: (NoLibraryName)
IpName: allZero
SymbolParameters
End
Symbol Left: 96 Top: 176
Name: s4
LibraryName: (NoLibraryName)
IpName: allZero
SymbolParameters
End
Symbol Left: 496 Top: 80
Name: s1
LibraryName: (NoLibraryName)
IpName: time_adder
SymbolParameters
End
Symbol Left: 96 Top: 112
Name: s5
LibraryName: (NoLibraryName)
IpName: allZero
SymbolParameters
End
End
Texts
End
Links
End
