Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0d77de164ee546e6b29b5935b7debcbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_rv32i_behav xil_defaultlib.tb_rv32i xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/work/251017_RISC_V_MulltiCycle/251017_RISC_V_MulltiCycle.srcs/sources_1/imports/code/MCU.sv:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.immExtend
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.registerEn
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPU_RV32I
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_rv32i
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_rv32i_behav
