# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sw_led.srcs/sources_1/new/sw_led.vhd" \
"../../../../sw_led.srcs/sim_1/new/sw_led_testbench.vhd" \

# Do not sort compile order
nosort
