Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 9.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
**ERROR: (ENCOAX-148):	Could not open shared library libfeoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory

**ERROR: (ENCOAX-148):	OA features will be disabled in this session.


*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2010.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.14-s273_1 (32bit) 02/17/2011 18:35 (Linux 2.6)
@(#)CDS: NanoRoute v09.14-s029 NR110207-1105/USR65-UB (database version 2.30, 112.2.1) {superthreading v1.15}
@(#)CDS: CeltIC v09.14-s097_1 (32bit) 02/08/2011 02:24:38 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 09.14-s001 (32bit) 02/17/2011 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 09.14-s140_1 (32bit) Feb  8 2011 01:13:15 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v09.14-s001
--- Starting "Encounter v09.14-s273_1" on Thu Oct 27 04:55:51 2016 (mem=50.6M) ---
--- Running on coe-ee-cad49.sjsuad.sjsu.edu (x86_64 w/Linux 4.7.7-200.fc24.x86_64+debug) ---
This version was compiled on Thu Feb 17 18:35:02 PST 2011.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
*** Memory pool thread-safe mode activated.
<CMD_INTERNAL> setUIVar rda_Input ui_gndnet gnd
<CMD_INTERNAL> setUIVar rda_Input ui_timingcon_file ../cache_set_assoc_sdc_osu180.sdc
<CMD_INTERNAL> setUIVar rda_Input ui_leffile ../../../lib/tsmc018/lib/osu018_stdcells.lef
<CMD_INTERNAL> setUIVar rda_Input ui_netlist ../cache_set_assoc_gates_osu180.v
<CMD_INTERNAL> setUIVar rda_Input ui_timelib,max ../../../lib/tsmc018/lib/osu018_stdcells.tlf
<CMD_INTERNAL> setUIVar rda_Input ui_io_file cache.io
<CMD_INTERNAL> setUIVar rda_Input ui_topcell lc4_insn_cache
<CMD_INTERNAL> setUIVar rda_Input ui_pwrnet vdd
<CMD> commitConfig

Loading Lef file ../../../lib/tsmc018/lib/osu018_stdcells.lef...
**WARN: (ENCLF-108):	There is no overlap layer defined in any lef file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 800.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Thu Oct 27 04:57:45 2016
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN3 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN4 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN5 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN6 GENERATE
viaInitial ends at Thu Oct 27 04:57:45 2016
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../cache_set_assoc_gates_osu180.v'

*** Memory Usage v0.159.2.9 (Current mem = 280.762M, initial mem = 50.648M) ***
*** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=280.8M) ***
Set top cell to lc4_insn_cache.
Reading max timing library '../../../lib/tsmc018/lib/osu018_stdcells.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
 read 32 cells in library 'osu018_stdcells' 
**WARN: (ENCTS-302):	Min timing libraries are not specified, while max timing libraries are specified in configuration file. This may cause issues in hold analysis. Use rda_Input(ui_timelib) instead of rda_Input(ui_timelib,max) for timing library specification, or use setTimingLibrary command to set min timing libraries. By default max timing libraries will be used for hold analysis.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.31min, fe_mem=280.8M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell lc4_insn_cache ...
*** Netlist is unique.
** info: there are 34 modules.
** info: there are 18511 stdCell insts.

*** Memory Usage v0.159.2.9 (Current mem = 287.051M, initial mem = 50.648M) ***
CTE reading timing constraint file '../cache_set_assoc_sdc_osu180.sdc' ...
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 9 of File ../cache_set_assoc_sdc_osu180.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File ../cache_set_assoc_sdc_osu180.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.0 mem=292.1M) ***
Total number of combinational cells: 26
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4 CLKBUF1
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Reading IO assignment file "cache.io" ...
Horizontal Layer M1 offset = 500 (guessed)
Vertical Layer M2 offset = 400 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 0.1 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
<CMD> fit
<CMD> setDrawView fplan
<CMD> windowSelect 816.618 192.367 788.228 210.617
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.991117344554 0.699985 20.0 20.0 20.0 20.0
Horizontal Layer M1 offset = 500 (guessed)
Vertical Layer M2 offset = 400 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addRing -spacing_bottom 0.5 -width_left 9 -width_bottom 9 -width_top 9 -spacing_top 0.5 -layer_bottom metal1 -stacked_via_top_layer metal6 -width_right 9 -around core -jog_distance 0.8 -offset_bottom 0.8 -layer_top metal1 -threshold 0.8 -offset_left 0.8 -spacing_right 0.5 -spacing_left 0.5 -offset_right 0.8 -offset_top 0.8 -layer_right metal2 -nets {gnd vdd } -stacked_via_bottom_layer metal1 -layer_left metal2

The power planner created 8 wires.
<CMD> addStripe -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 1.0 -padcore_ring_bottom_layer_limit metal1 -number_of_sets 15 -stacked_via_top_layer metal6 -padcore_ring_top_layer_limit metal3 -spacing 0.5 -merge_stripes_value 0.8 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 5 -nets {gnd vdd } -stacked_via_bottom_layer metal1
**WARN: (ENCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
**WARN: (ENCPP-354):	The power planner did not generate Vertical stripe at 22.50 either because the stripe merged with rings, 
	or because stripe could not be connected to any legal targets.
Stripe generation is complete; vias are now being generated.
The power planner created 29 wires.
<CMD> getMultiCpuUsage -localCpu
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 305.8M, InitMEM = 305.8M)
Number of Loop : 0
Start delay calculation (mem=305.785M)...
Delay calculation completed. (cpu=0:00:00.3 real=0:00:01.0 mem=311.145M 0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 311.1M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 1154 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.9) ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=311.8M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=311.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=311.8M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=17357 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=17391 #term=60556 #term/net=3.48, #fixedIo=68, #floatIo=0, #fixedPin=67, #floatPin=0
stdCell: 17357 single + 0 double + 0 multi
Total standard cell length = 76.3416 (mm), area = 0.7634 (mm^2)
Average module density = 0.798.
Density for the design = 0.798.
       = stdcell_area 95427 (763416 um^2) / alloc_area 119589 (956714 um^2).
Pin Density = 0.635.
            = total # of pins 60556 / total Instance area 95427.
Iteration  1: Total net bbox = 1.190e+05 (6.63e+04 5.27e+04)
              Est.  stn bbox = 1.190e+05 (6.63e+04 5.27e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 319.0M
Iteration  2: Total net bbox = 1.190e+05 (6.63e+04 5.27e+04)
              Est.  stn bbox = 1.190e+05 (6.63e+04 5.27e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 319.0M
Iteration  3: Total net bbox = 1.205e+05 (5.71e+04 6.34e+04)
              Est.  stn bbox = 1.205e+05 (5.71e+04 6.34e+04)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 319.0M
Iteration  4: Total net bbox = 8.088e+05 (3.51e+05 4.58e+05)
              Est.  stn bbox = 8.088e+05 (3.51e+05 4.58e+05)
              cpu = 0:00:04.3 real = 0:00:05.0 mem = 319.0M
Iteration  5: Total net bbox = 9.689e+05 (4.41e+05 5.27e+05)
              Est.  stn bbox = 9.689e+05 (4.41e+05 5.27e+05)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 319.0M
Iteration  6: Total net bbox = 9.623e+05 (4.46e+05 5.16e+05)
              Est.  stn bbox = 9.623e+05 (4.46e+05 5.16e+05)
              cpu = 0:00:03.6 real = 0:00:03.0 mem = 319.7M
Iteration  7: Total net bbox = 9.761e+05 (4.52e+05 5.24e+05)
              Est.  stn bbox = 1.362e+06 (6.40e+05 7.22e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 317.2M
Iteration  8: Total net bbox = 9.831e+05 (4.56e+05 5.28e+05)
              Est.  stn bbox = 1.369e+06 (6.43e+05 7.25e+05)
              cpu = 0:00:02.2 real = 0:00:03.0 mem = 315.8M
Iteration  9: Total net bbox = 9.923e+05 (4.54e+05 5.38e+05)
              Est.  stn bbox = 1.387e+06 (6.45e+05 7.43e+05)
              cpu = 0:00:03.3 real = 0:00:03.0 mem = 317.9M
Iteration 10: Total net bbox = 9.980e+05 (4.57e+05 5.41e+05)
              Est.  stn bbox = 1.393e+06 (6.48e+05 7.45e+05)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 316.4M
Iteration 11: Total net bbox = 9.887e+05 (4.43e+05 5.46e+05)
              Est.  stn bbox = 1.382e+06 (6.30e+05 7.51e+05)
              cpu = 0:00:07.4 real = 0:00:07.0 mem = 318.5M
Iteration 12: Total net bbox = 9.919e+05 (4.45e+05 5.47e+05)
              Est.  stn bbox = 1.386e+06 (6.32e+05 7.53e+05)
              cpu = 0:00:02.3 real = 0:00:03.0 mem = 316.7M
Iteration 13: Total net bbox = 1.038e+06 (4.79e+05 5.59e+05)
              Est.  stn bbox = 1.420e+06 (6.66e+05 7.54e+05)
              cpu = 0:00:08.7 real = 0:00:09.0 mem = 319.6M
Iteration 14: Total net bbox = 1.080e+06 (5.09e+05 5.70e+05)
              Est.  stn bbox = 1.465e+06 (6.98e+05 7.66e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 319.6M
*** cost = 1.080e+06 (5.09e+05 5.70e+05) (cpu for global=0:00:38.0) real=0:00:38.0***
Core Placement runtime cpu: 0:00:30.8 real: 0:00:30.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.6, Real Time = 0:00:01.0
move report: preRPlace moves 12846 insts, mean move: 4.10 um, max move: 37.20 um
	max move on inst (tagcmem_reg[58][2]): (908.00, 290.00) --> (915.20, 260.00)
Placement tweakage begins.
wire length = 1.103e+06 = 5.207e+05 H + 5.821e+05 V
wire length = 1.036e+06 = 4.672e+05 H + 5.686e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 10618 insts, mean move: 9.49 um, max move: 69.20 um
	max move on inst (U10723): (697.60, 510.00) --> (736.80, 540.00)
move report: rPlace moves 1024 insts, mean move: 10.31 um, max move: 37.20 um
	max move on inst (U21117): (539.20, 380.00) --> (546.40, 410.00)
move report: overall moves 15142 insts, mean move: 8.38 um, max move: 70.40 um
	max move on inst (U9056): (378.40, 670.00) --> (408.80, 710.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        70.40 um
  inst (U9056) with max move: (378.4, 670) -> (408.8, 710)
  mean    (X+Y) =         8.38 um
Total instances flipped for WireLenOpt: 506
Total instances flipped, including legalization: 1493
Total instances moved : 15142
*** cpu=0:00:02.2   mem=323.8M  mem(used)=4.2M***
Total net length = 1.048e+06 (4.745e+05 5.732e+05) (ext = 3.051e+04)
*** End of Placement (cpu=0:00:40.8, real=0:00:41.0, mem=323.8M) ***
default core: bins with density >  0.75 = 68.6 % ( 83 / 121 )
*** Free Virtual Timing Model ...(mem=322.0M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:42, real = 0: 0:42, mem = 322.0M **
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd -type net -net 1'b1
**ERROR: (ENCDB-1225):	Cannot find net '1'b1' in the design.
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal6 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer metal1 -allowLayerChange 1 -targetViaTopLayer metal6 -crossoverViaTopLayer metal6 -targetViaBottomLayer metal1 -nets { gnd vdd }
*** Begin SPECIAL ROUTE on Thu Oct 27 05:16:39 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/cache_design/syn/PnR
SPECIAL ROUTE ran on machine: coe-ee-cad49.sjsuad.sjsu.edu (Linux 4.7.7-200.fc24.x86_64+debug x86_64 3.50Ghz)

Begin option processing ...
(from .sroute_9183.conf) srouteConnectPowerBump set to false
(from .sroute_9183.conf) routeSelectNet set to "gnd vdd"
(from .sroute_9183.conf) routeSpecial set to true
(from .sroute_9183.conf) srouteCrossoverViaTopLayer set to 6
(from .sroute_9183.conf) srouteFollowCorePinEnd set to 3
(from .sroute_9183.conf) srouteFollowPadPin set to true
(from .sroute_9183.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_9183.conf) sroutePadPinAllPorts set to true
(from .sroute_9183.conf) sroutePreserveExistingRoutes set to true
(from .sroute_9183.conf) srouteTopLayerLimit set to 6
(from .sroute_9183.conf) srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 523.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 16 layers, 6 routing layers, 0 overlap layer
Read in 33 macros, 21 used
Read in 17357 components
  17357 core components: 0 unplaced, 17357 placed, 0 fixed
Read in 68 physical pins
  68 physical pins: 0 unplaced, 0 placed, 68 fixed
Read in 68 nets
Read in 2 special nets, 2 routed
Read in 68 terminals
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1253):	Net vdd does not have standard cells to be routed. Please check net list.
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1253):	Net gnd does not have standard cells to be routed. Please check net list.
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS vdd
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS vdd
CPU time for FollowPin 0 seconds
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS gnd
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS gnd
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 214
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 107
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 527.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 68 io pins ...
 Updating DB with 9 via definition ...

sroute post-processing starts at Thu Oct 27 05:16:40 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Thu Oct 27 05:16:40 2016

sroute post-processing starts at Thu Oct 27 05:16:40 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Thu Oct 27 05:16:40 2016
**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.03 megs
sroute: Total Peak Memory used = 322.03 megs
<CMD> selectWire 20.0000 39.7000 1088.8000 40.3000 1 vdd
<CMD> setNanoRouteMode -routeAllowPowerGroundPin true
<CMD> addCTSCellList CLKBUF1
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList CLKBUF1
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList CLKBUF1 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=0(ohm) viaCap=0(ff)

**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=0(ohm) viaCap=0(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=330.8M) ***
*** End createClockTreeSpec (cpu=0:00:00.3, real=0:00:00.0, mem=330.8M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=0(ohm) viaCap=0(ff)

**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=0(ohm) viaCap=0(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=330.8M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...

changeClockStatus Option :  -all -fixedBuffers 
*** Changed status on (3720) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.1, real=0:00:00.0, mem=330.8M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...

deleteClockTree Option :  -all 
*** Removed (0) buffers and (0) inverters in Clock clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 330.789M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=330.8M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...


ckSynthesis Option :  -report clock_report/clock.report -forceReconvergent -breakLoop 
***** Allocate Placement Memory Finished (MEM: 330.789M)

Start to trace clock trees ...
*** Begin Tracer (mem=330.8M) ***
Tracing Clock clk ...
*** End Tracer (mem=330.8M) ***
***** Allocate Obstruction Memory  Finished (MEM: 330.789M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          disabled
Check root input transition                       :          disabled
Check pin capacitance                             :          disabled
Check multiple path through MUX                   :          disabled
Check gating depth                                :          disabled
Check placement near clock pins                   :          disabled
Check route blockages over clock pins             :          disabled
Report FIXED, DontUse and DontTouch               :          disabled
clock gating checks                               :          disabled
MacroModel checks                                 :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Clock gating location check
   Allowed clock gate detour                      :          1160(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
4) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          44.7(ps) (derived from CLKBUF1)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0(disabled)
Check root input transition                       :          0(disabled)
Check pin capacitance                             :          0(disabled)
Check multiple path through MUX                   :          0(disabled)
Check gating depth                                :          0(disabled)
Check placement near clock pins                   :          0(disabled)
Check route blockages over clock pins             :          0(disabled)
Report FIXED, DontUse and DontTouch               :          0(disabled)
clock gating checks                               :          0(disabled)
MacroModel checks                                 :          0(disabled)


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          disabled
Check route layer follows preference              :          disabled
Check route follows guide                         :          disabled
clock gating checks                               :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          48(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          25% (default)
   Minimum length to check threshold              :          48(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          1160(um) (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          44.7(ps) (derived from CLKBUF1)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          27.500000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clk) Structure
Max. Skew           : 176(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKBUF1) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 3720
Nr.          Rising  Sync Pins  : 3720
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (3720-leaf) (mem=330.8M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Phase 1 (2) Starts......
Phase 2 Starts......
Total 3 topdown clustering. 
Trig. Edge Skew=57[1320,1377*] trVio=B88(35924)ps N3720 B527 G1 A527(527.0) L[6,6] C1/2 score=188148 cpu=0:00:13.0 mem=338M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:13.5, real=0:00:14.0, mem=337.7M)
Memory increase =7M



**** CK_START: Update Database (mem=337.7M)
527 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=338.1M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:02.2, Real Time = 0:00:02.0
move report: preRPlace moves 8271 insts, mean move: 10.49 um, max move: 126.40 um
	max move on inst (clk__L5_I71): (338.40, 310.00) --> (232.00, 290.00)
move report: rPlace moves 374 insts, mean move: 12.81 um, max move: 37.20 um
	max move on inst (U18670): (766.40, 220.00) --> (773.60, 250.00)
move report: overall moves 8364 insts, mean move: 10.79 um, max move: 126.40 um
	max move on inst (clk__L5_I71): (338.40, 310.00) --> (232.00, 290.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       126.40 um
  inst (clk__L5_I71) with max move: (338.4, 310) -> (232, 290)
  mean    (X+Y) =        10.79 um
Total instances flipped for legalization: 3
Total instances moved : 8364
*** cpu=0:00:02.2   mem=336.0M  mem(used)=1.3M***
***** Refine Placement Finished (CPU Time: 0:00:02.2  MEM: 335.953M)

#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3720
Nr. of Buffer                  : 527
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): cmem_reg[71][7]/CLK 1392.6(ps)
Min trig. edge delay at sink(R): tagcmem_reg[22][4]/CLK 1324.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1324.2~1392.6(ps)      0~10(ps)            
Fall Phase Delay               : 1343.2~1409.6(ps)      0~10(ps)            
Trig. Edge Skew                : 68.4(ps)               176(ps)             
Rise Skew                      : 68.4(ps)               
Fall Skew                      : 66.4(ps)               
Max. Rise Buffer Tran.         : 291.8(ps)              200(ps)             
Max. Fall Buffer Tran.         : 242.2(ps)              200(ps)             
Max. Rise Sink Tran.           : 181.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 152.1(ps)              200(ps)             
Min. Rise Buffer Tran.         : 51.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 46.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 136(ps)                0(ps)               
Min. Fall Sink Tran.           : 115(ps)                0(ps)               


Clock Analysis (CPU Time 0:00:00.1)



globalDetailRoute

#Start globalDetailRoute on Thu Oct 27 05:18:59 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 335.00 (Mb)
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.650.
#Using automatically generated G-grids.
#
#Data preparation is done on Thu Oct 27 05:19:00 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Oct 27 05:19:00 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       12882      80.48%
#  Metal 2        V       12882       6.77%
#  Metal 3        H       12882       0.00%
#  Metal 4        V       12882       0.00%
#  Metal 5        H       12882       0.00%
#  Metal 6        V       12882       0.00%
#  ------------------------------------------
#  Total                  77292      14.54%
#
#  528 nets (2.95%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 346.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 348.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 349.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 349.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 528
#Total wire length = 76322 um.
#Total half perimeter of net bounding box = 68896 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 848 um.
#Total wire length on LAYER metal3 = 40822 um.
#Total wire length on LAYER metal4 = 34652 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 10057
#Up-Via Summary (total 10057):
#           
#-----------------------
#  Metal 1         3699
#  Metal 2         3628
#  Metal 3         2730
#-----------------------
#                 10057 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.00 (Mb)
#Total memory = 348.00 (Mb)
#Peak memory = 377.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 1.7% of the total area was rechecked for DRC, and 95.6% required routing.
#    number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 353.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 353.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 528
#Total wire length = 78501 um.
#Total half perimeter of net bounding box = 68896 um.
#Total wire length on LAYER metal1 = 672 um.
#Total wire length on LAYER metal2 = 3220 um.
#Total wire length on LAYER metal3 = 35560 um.
#Total wire length on LAYER metal4 = 39048 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 13866
#Up-Via Summary (total 13866):
#           
#-----------------------
#  Metal 1         5097
#  Metal 2         4502
#  Metal 3         4267
#-----------------------
#                 13866 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 2.00 (Mb)
#Total memory = 350.00 (Mb)
#Peak memory = 377.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 14.00 (Mb)
#Total memory = 349.00 (Mb)
#Peak memory = 377.00 (Mb)
#Number of warnings = 7
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Oct 27 05:19:07 2016
#
*** Look For Un-Routed Clock Tree Net ***
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M4_M3' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.

#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3720
Nr. of Buffer                  : 527
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): cmem_reg[81][12]/CLK 1427.9(ps)
Min trig. edge delay at sink(R): tagcmem_reg[48][9]/CLK 1355.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1355.1~1427.9(ps)      0~10(ps)            
Fall Phase Delay               : 1373.8~1445.2(ps)      0~10(ps)            
Trig. Edge Skew                : 72.8(ps)               176(ps)             
Rise Skew                      : 72.8(ps)               
Fall Skew                      : 71.4(ps)               
Max. Rise Buffer Tran.         : 293.7(ps)              200(ps)             
Max. Fall Buffer Tran.         : 243.7(ps)              200(ps)             
Max. Rise Sink Tran.           : 180.6(ps)              200(ps)             
Max. Fall Sink Tran.           : 151.5(ps)              200(ps)             
Min. Rise Buffer Tran.         : 51.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 46.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 136.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 115.1(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'clk' ...

Calculating clk-route-only downstream delay for clock tree 'clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=349.1M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=349.1M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3720
Nr. of Buffer                  : 527
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): cmem_reg[81][12]/CLK 1427.9(ps)
Min trig. edge delay at sink(R): tagcmem_reg[48][9]/CLK 1355.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1355.1~1427.9(ps)      0~10(ps)            
Fall Phase Delay               : 1373.8~1445.2(ps)      0~10(ps)            
Trig. Edge Skew                : 72.8(ps)               176(ps)             
Rise Skew                      : 72.8(ps)               
Fall Skew                      : 71.4(ps)               
Max. Rise Buffer Tran.         : 293.7(ps)              200(ps)             
Max. Fall Buffer Tran.         : 243.7(ps)              200(ps)             
Max. Rise Sink Tran.           : 180.6(ps)              200(ps)             
Max. Fall Sink Tran.           : 151.5(ps)              200(ps)             
Min. Rise Buffer Tran.         : 51.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 46.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 136.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 115.1(ps)              0(ps)               


Clock clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide lc4_insn_cache.rguide ....
Clock Analysis (CPU Time 0:00:00.1)



#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0(disabled)
Check route layer follows preference              :          0(disabled)
Check route follows guide                         :          0(disabled)
clock gating checks                               :          0(disabled)

*** End ckSynthesis (cpu=0:00:23.6, real=0:00:24.0, mem=349.1M) ***
<clockDesign CMD> timeDesign -postCTS -outDir clock_report
*** Starting trialRoute (mem=349.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 528
There are 528 nets with 1 extra space.
routingBox: (0 0) (1109500 1100000)
coreBox:    (20000 20000) (1089500 1080000)
There are 528 prerouted nets with extraSpace.
Number of multi-gpin terms=1400, multi-gpins=2800, moved blk term=0/0

Phase 1a route (0:00:00.1 349.1M):
Est net length = 1.375e+06um = 6.514e+05H + 7.237e+05V
Usage: (36.6%H 40.3%V) = (8.801e+05um 1.479e+06um) = (219591 147939)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 134 = 14 (0.05% H) + 120 (0.40% V)

Phase 1b route (0:00:00.1 349.1M):
Usage: (36.5%H 40.3%V) = (8.782e+05um 1.479e+06um) = (219112 147940)
Overflow: 24 = 1 (0.00% H) + 23 (0.08% V)

Phase 1c route (0:00:00.1 349.1M):
Usage: (36.4%H 40.3%V) = (8.761e+05um 1.480e+06um) = (218596 148013)
Overflow: 21 = 0 (0.00% H) + 21 (0.07% V)

Phase 1d route (0:00:00.1 349.1M):
Usage: (36.4%H 40.3%V) = (8.762e+05um 1.480e+06um) = (218613 148029)
Overflow: 5 = 0 (0.00% H) + 5 (0.02% V)

Phase 1e route (0:00:00.0 349.1M):
Usage: (36.4%H 40.3%V) = (8.761e+05um 1.480e+06um) = (218599 148036)
Overflow: 4 = 0 (0.00% H) + 4 (0.01% V)

Phase 1f route (0:00:00.0 349.1M):
Usage: (36.4%H 40.3%V) = (8.761e+05um 1.480e+06um) = (218602 148037)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	5	 0.02%	135	 0.45%
  1:	18	 0.06%	471	 1.57%
  2:	65	 0.22%	961	 3.20%
  3:	198	 0.66%	1689	 5.62%
  4:	430	 1.43%	3028	10.08%
  5:	731	 2.43%	3094	10.30%
  6:	1067	 3.55%	3288	10.95%
  7:	1405	 4.68%	3339	11.12%
  8:	1838	 6.12%	4728	15.74%
  9:	2064	 6.87%	3079	10.25%
 10:	2326	 7.75%	1470	 4.90%
 11:	2452	 8.17%	884	 2.94%
 12:	2468	 8.22%	662	 2.20%
 13:	2424	 8.07%	2063	 6.87%
 14:	2156	 7.18%	974	 3.24%
 15:	1989	 6.62%	153	 0.51%
 16:	1607	 5.35%	8	 0.03%
 17:	1351	 4.50%	0	 0.00%
 18:	1327	 4.42%	1	 0.00%
 19:	846	 2.82%	0	 0.00%
 20:	3263	10.87%	2	 0.01%


Global route (cpu=0.3s real=0.0s 349.1M)
Phase 1l route (0:00:00.5 349.1M):
There are 528 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (38.3%H 43.4%V) = (9.222e+05um 1.592e+06um) = (230089 159168)
Overflow: 374 = 5 (0.02% H) + 369 (1.23% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	4	 0.01%
 -3:	0	 0.00%	12	 0.04%
 -2:	1	 0.00%	79	 0.26%
 -1:	4	 0.01%	228	 0.76%
--------------------------------------
  0:	26	 0.09%	542	 1.80%
  1:	85	 0.28%	867	 2.89%
  2:	193	 0.64%	1393	 4.64%
  3:	362	 1.21%	2087	 6.95%
  4:	664	 2.21%	2688	 8.95%
  5:	881	 2.93%	2916	 9.71%
  6:	1288	 4.29%	2937	 9.78%
  7:	1507	 5.02%	2958	 9.85%
  8:	1946	 6.48%	4298	14.31%
  9:	2002	 6.67%	2926	 9.74%
 10:	2313	 7.70%	1398	 4.66%
 11:	2317	 7.72%	848	 2.82%
 12:	2288	 7.62%	659	 2.19%
 13:	2283	 7.60%	2059	 6.86%
 14:	2030	 6.76%	972	 3.24%
 15:	1832	 6.10%	149	 0.50%
 16:	1462	 4.87%	7	 0.02%
 17:	1214	 4.04%	0	 0.00%
 18:	1272	 4.24%	1	 0.00%
 19:	820	 2.73%	0	 0.00%
 20:	3240	10.79%	2	 0.01%


**WARN: (ENCTR-7120):	The difference of congestion estimation from trialRoute 0.623% and predicted congestion estimation for nanoRoute 7.146% is too large.
	TrialRoute may under-estimate the congestion and nanoRoute may find the design hard to route.
	This can happen sometimes because of different ways of calculating congestions from the same routes.

*** Completed Phase 1 route (0:00:00.9 349.1M) ***


Total length: 1.537e+06um, number of vias: 148160
M1(H) length: 6.724e+02um, number of vias: 61866
M2(V) length: 2.918e+05um, number of vias: 54760
M3(H) length: 4.780e+05um, number of vias: 24329
M4(V) length: 4.494e+05um, number of vias: 5268
M5(H) length: 2.119e+05um, number of vias: 1937
M6(V) length: 1.053e+05um
*** Completed Phase 2 route (0:00:00.6 350.0M) ***

*** Finished all Phases (cpu=0:00:01.6 mem=350.0M) ***
Peak Memory Usage was 349.1M 
*** Finished trialRoute (cpu=0:00:01.6 mem=350.0M) ***

Extraction called for design 'lc4_insn_cache' of instances=17884 and nets=17921 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lc4_insn_cache.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 349.961M)
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M5_M4' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M6_M5' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -7.136  | -4.779  | -7.136  | -3.612  | -4.508  |   N/A   |
|           TNS (ns):|-15418.5 |-11972.0 |-13800.5 |-108.806 |-138.371 |   N/A   |
|    Violating Paths:|  3634   |  3601   |  3473   |   33    |   33    |   N/A   |
|          All Paths:|  3753   |  3720   |  3720   |   33    |   33    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    187 (187)     |   -2.676   |    187 (187)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.407%
Routing Overflow: 0.02% H and 1.23% V
------------------------------------------------------------
Reported timing to dir clock_report
Total CPU time: 3.75 sec
Total Real time: 4.0 sec
Total Memory Usage: 359.199219 Mbytes
<CMD> trialRoute -maxRouteLayer 6
*** Starting trialRoute (mem=359.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -maxRouteLayer 6 -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 528
There are 528 nets with 1 extra space.
routingBox: (0 0) (1109500 1100000)
coreBox:    (20000 20000) (1089500 1080000)
There are 528 prerouted nets with extraSpace.
Number of multi-gpin terms=1400, multi-gpins=2800, moved blk term=0/0

Phase 1a route (0:00:00.1 361.7M):
Est net length = 1.375e+06um = 6.514e+05H + 7.237e+05V
Usage: (36.6%H 40.3%V) = (8.801e+05um 1.479e+06um) = (219591 147939)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 134 = 14 (0.05% H) + 120 (0.40% V)

Phase 1b route (0:00:00.1 363.0M):
Usage: (36.5%H 40.3%V) = (8.782e+05um 1.479e+06um) = (219112 147940)
Overflow: 24 = 1 (0.00% H) + 23 (0.08% V)

Phase 1c route (0:00:00.1 363.0M):
Usage: (36.4%H 40.3%V) = (8.761e+05um 1.480e+06um) = (218596 148013)
Overflow: 21 = 0 (0.00% H) + 21 (0.07% V)

Phase 1d route (0:00:00.1 363.0M):
Usage: (36.4%H 40.3%V) = (8.762e+05um 1.480e+06um) = (218613 148029)
Overflow: 5 = 0 (0.00% H) + 5 (0.02% V)

Phase 1e route (0:00:00.0 363.7M):
Usage: (36.4%H 40.3%V) = (8.761e+05um 1.480e+06um) = (218599 148036)
Overflow: 4 = 0 (0.00% H) + 4 (0.01% V)

Phase 1f route (0:00:00.1 363.7M):
Usage: (36.4%H 40.3%V) = (8.761e+05um 1.480e+06um) = (218602 148037)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	5	 0.02%	135	 0.45%
  1:	18	 0.06%	471	 1.57%
  2:	65	 0.22%	961	 3.20%
  3:	198	 0.66%	1689	 5.62%
  4:	430	 1.43%	3028	10.08%
  5:	731	 2.43%	3094	10.30%
  6:	1067	 3.55%	3288	10.95%
  7:	1405	 4.68%	3339	11.12%
  8:	1838	 6.12%	4728	15.74%
  9:	2064	 6.87%	3079	10.25%
 10:	2326	 7.75%	1470	 4.90%
 11:	2452	 8.17%	884	 2.94%
 12:	2468	 8.22%	662	 2.20%
 13:	2424	 8.07%	2063	 6.87%
 14:	2156	 7.18%	974	 3.24%
 15:	1989	 6.62%	153	 0.51%
 16:	1607	 5.35%	8	 0.03%
 17:	1351	 4.50%	0	 0.00%
 18:	1327	 4.42%	1	 0.00%
 19:	846	 2.82%	0	 0.00%
 20:	3263	10.87%	2	 0.01%


Global route (cpu=0.4s real=0.0s 362.4M)
Phase 1l route (0:00:00.6 361.6M):
There are 528 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (38.3%H 43.4%V) = (9.222e+05um 1.592e+06um) = (230089 159168)
Overflow: 374 = 5 (0.02% H) + 369 (1.23% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	4	 0.01%
 -3:	0	 0.00%	12	 0.04%
 -2:	1	 0.00%	79	 0.26%
 -1:	4	 0.01%	228	 0.76%
--------------------------------------
  0:	26	 0.09%	542	 1.80%
  1:	85	 0.28%	867	 2.89%
  2:	193	 0.64%	1393	 4.64%
  3:	362	 1.21%	2087	 6.95%
  4:	664	 2.21%	2688	 8.95%
  5:	881	 2.93%	2916	 9.71%
  6:	1288	 4.29%	2937	 9.78%
  7:	1507	 5.02%	2958	 9.85%
  8:	1946	 6.48%	4298	14.31%
  9:	2002	 6.67%	2926	 9.74%
 10:	2313	 7.70%	1398	 4.66%
 11:	2317	 7.72%	848	 2.82%
 12:	2288	 7.62%	659	 2.19%
 13:	2283	 7.60%	2059	 6.86%
 14:	2030	 6.76%	972	 3.24%
 15:	1832	 6.10%	149	 0.50%
 16:	1462	 4.87%	7	 0.02%
 17:	1214	 4.04%	0	 0.00%
 18:	1272	 4.24%	1	 0.00%
 19:	820	 2.73%	0	 0.00%
 20:	3240	10.79%	2	 0.01%


**WARN: (ENCTR-7120):	The difference of congestion estimation from trialRoute 0.623% and predicted congestion estimation for nanoRoute 7.146% is too large.
	TrialRoute may under-estimate the congestion and nanoRoute may find the design hard to route.
	This can happen sometimes because of different ways of calculating congestions from the same routes.

*** Completed Phase 1 route (0:00:01.2 359.6M) ***


Total length: 1.537e+06um, number of vias: 148160
M1(H) length: 6.724e+02um, number of vias: 61866
M2(V) length: 2.918e+05um, number of vias: 54760
M3(H) length: 4.780e+05um, number of vias: 24329
M4(V) length: 4.494e+05um, number of vias: 5268
M5(H) length: 2.119e+05um, number of vias: 1937
M6(V) length: 1.053e+05um
*** Completed Phase 2 route (0:00:00.7 359.2M) ***

*** Finished all Phases (cpu=0:00:01.9 mem=359.2M) ***
Peak Memory Usage was 366.4M 
*** Finished trialRoute (cpu=0:00:02.0 mem=359.2M) ***

<CMD> setDrawView place
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Begin checking placement ... (start mem=352.7M, init mem=352.7M)
*info: Placed = 13637
*info: Unplaced = 0
Placement Density:83.41%(801360/960784)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=352.7M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (528) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=352.7M) ***

globalDetailRoute

#Start globalDetailRoute on Thu Oct 27 05:21:41 2016
#
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Thu Oct 27 05:21:41 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Oct 27 05:21:41 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       12882      80.48%
#  Metal 2        V       12882       6.77%
#  Metal 3        H       12882       0.00%
#  Metal 4        V       12882       0.00%
#  Metal 5        H       12882       0.00%
#  Metal 6        V       12882       0.00%
#  ------------------------------------------
#  Total                  77292      14.54%
#
#  528 nets (2.95%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 363.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 364.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 379.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 380.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 380.00 (Mb)
#
#start global routing iteration 5...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 381.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2   1064(8.80%)     36(0.30%)      1(0.01%)   (9.10%)
#   Metal 3    250(1.94%)      0(0.00%)      0(0.00%)   (1.94%)
#   Metal 4      1(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 5      1(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 6      1(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#  ------------------------------------------------------------
#     Total   1317(1.90%)     36(0.05%)      1(0.00%)   (1.96%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 528
#Total wire length = 1554920 um.
#Total half perimeter of net bounding box = 1311734 um.
#Total wire length on LAYER metal1 = 838 um.
#Total wire length on LAYER metal2 = 281424 um.
#Total wire length on LAYER metal3 = 430172 um.
#Total wire length on LAYER metal4 = 390535 um.
#Total wire length on LAYER metal5 = 292529 um.
#Total wire length on LAYER metal6 = 159421 um.
#Total number of vias = 125215
#Up-Via Summary (total 125215):
#           
#-----------------------
#  Metal 1        51312
#  Metal 2        43658
#  Metal 3        19755
#  Metal 4         7615
#  Metal 5         2875
#-----------------------
#                125215 
#
#Max overcon = 5 tracks.
#Total overcon = 1.96%.
#Worst layer Gcell overcon rate = 1.94%.
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 4.00 (Mb)
#Total memory = 364.00 (Mb)
#Peak memory = 388.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 257
#cpu time = 00:00:28, elapsed time = 00:00:28, memory = 372.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 118
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 372.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 89
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 372.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 76
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 372.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 77
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 372.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 74
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 372.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 89
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 372.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 76
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 372.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 76
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 372.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 74
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 372.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 79
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 372.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 73
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 372.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 73
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 372.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 72
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 372.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 70
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 372.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 52
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 372.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 29
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 372.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 31
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 372.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 28
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 372.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 29
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 372.00 (Mb)
#start 20th optimization iteration ...
#    number of violations = 27
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 372.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 528
#Total wire length = 1543248 um.
#Total half perimeter of net bounding box = 1311734 um.
#Total wire length on LAYER metal1 = 27142 um.
#Total wire length on LAYER metal2 = 292199 um.
#Total wire length on LAYER metal3 = 422538 um.
#Total wire length on LAYER metal4 = 369518 um.
#Total wire length on LAYER metal5 = 275305 um.
#Total wire length on LAYER metal6 = 156545 um.
#Total number of vias = 163087
#Up-Via Summary (total 163087):
#           
#-----------------------
#  Metal 1        59953
#  Metal 2        63693
#  Metal 3        26489
#  Metal 4         9958
#  Metal 5         2994
#-----------------------
#                163087 
#
#Total number of DRC violations = 27
#Total number of violations on LAYER metal1 = 19
#Total number of violations on LAYER metal2 = 8
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:01:02
#Elapsed time = 00:01:03
#Increased memory = 4.00 (Mb)
#Total memory = 368.00 (Mb)
#Peak memory = 407.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 27
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 368.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 26
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 364.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 25
#cpu time = 00:00:13, elapsed time = 00:00:14, memory = 364.00 (Mb)
#start 4th post routing optimization iteration ...
#    number of DRC violations = 24
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 364.00 (Mb)
#start 5th post routing optimization iteration ...
#    number of DRC violations = 23
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 364.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:57
#Elapsed time = 00:01:01
#Increased memory = -4.00 (Mb)
#Total memory = 364.00 (Mb)
#Peak memory = 407.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 528
#Total wire length = 1542211 um.
#Total half perimeter of net bounding box = 1311734 um.
#Total wire length on LAYER metal1 = 27102 um.
#Total wire length on LAYER metal2 = 295438 um.
#Total wire length on LAYER metal3 = 425075 um.
#Total wire length on LAYER metal4 = 367430 um.
#Total wire length on LAYER metal5 = 271889 um.
#Total wire length on LAYER metal6 = 155277 um.
#Total number of vias = 162598
#Up-Via Summary (total 162598):
#           
#-----------------------
#  Metal 1        59942
#  Metal 2        63771
#  Metal 3        26179
#  Metal 4         9755
#  Metal 5         2951
#-----------------------
#                162598 
#
#Total number of DRC violations = 23
#Total number of violations on LAYER metal1 = 15
#Total number of violations on LAYER metal2 = 8
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:02:00
#Elapsed time = 00:02:04
#Increased memory = 0.00 (Mb)
#Total memory = 364.00 (Mb)
#Peak memory = 407.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:02:10
#Elapsed time = 00:02:14
#Increased memory = 12.00 (Mb)
#Total memory = 364.00 (Mb)
#Peak memory = 407.00 (Mb)
#Number of warnings = 7
#Total number of warnings = 14
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Oct 27 05:23:55 2016
#
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Oct 27 05:25:39 2016

Design Name: lc4_insn_cache
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1109.5000, 1100.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 05:25:39 **** Processed 5000 nets (Total 17921)
**** 05:25:39 **** Processed 10000 nets (Total 17921)
**** 05:25:40 **** Processed 15000 nets (Total 17921)

VC Elapsed Time: 0:00:01.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Oct 27 05:25:40 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.6  MEM: 0.000M)

<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix lc4_insn_cache_postRoute -outDir timingReports
Extraction called for design 'lc4_insn_cache' of instances=17884 and nets=17921 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lc4_insn_cache.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lc4_insn_cache_6TLYQj_9183.rcdb.d  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 364.1M)
Creating parasitic data file './lc4_insn_cache_6TLYQj_9183.rcdb.d/header.seq' for storing RC.
Extracted 10.001% (CPU Time= 0:00:00.1  MEM= 364.1M)
Extracted 20.0012% (CPU Time= 0:00:00.2  MEM= 364.1M)
Extracted 30.0014% (CPU Time= 0:00:00.3  MEM= 364.1M)
Extracted 40.0009% (CPU Time= 0:00:00.4  MEM= 364.1M)
Extracted 50.0011% (CPU Time= 0:00:00.4  MEM= 364.1M)
Extracted 60.0013% (CPU Time= 0:00:00.5  MEM= 364.1M)
Extracted 70.0008% (CPU Time= 0:00:00.6  MEM= 364.1M)
Extracted 80.001% (CPU Time= 0:00:00.7  MEM= 364.1M)
Extracted 90.0012% (CPU Time= 0:00:00.7  MEM= 364.1M)
Extracted 100% (CPU Time= 0:00:00.9  MEM= 364.1M)
Nr. Extracted Resistors     : 301268
Nr. Extracted Ground Cap.   : 319168
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lc4_insn_cache_6TLYQj_9183.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 364.141M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -9.848  | -5.726  | -9.848  | -4.390  | -5.593  |   N/A   |
|           TNS (ns):|-21585.4 |-14883.6 |-20366.6 |-129.094 |-168.786 |   N/A   |
|    Violating Paths:|  3634   |  3601   |  3473   |   33    |   33    |   N/A   |
|          All Paths:|  3753   |  3720   |  3720   |   33    |   33    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    199 (199)     |   -3.055   |    199 (199)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.407%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 3.1 sec
Total Real time: 3.0 sec
Total Memory Usage: 370.105469 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix lc4_insn_cache_postRoutehold -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
Extraction called for design 'lc4_insn_cache' of instances=17884 and nets=17921 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lc4_insn_cache.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lc4_insn_cache_6TLYQj_9183.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 370.1M)
Creating parasitic data file './lc4_insn_cache_6TLYQj_9183.rcdb.d/header.seq' for storing RC.
Extracted 10.001% (CPU Time= 0:00:00.2  MEM= 370.1M)
Extracted 20.0012% (CPU Time= 0:00:00.2  MEM= 370.1M)
Extracted 30.0014% (CPU Time= 0:00:00.3  MEM= 370.1M)
Extracted 40.0009% (CPU Time= 0:00:00.4  MEM= 370.1M)
Extracted 50.0011% (CPU Time= 0:00:00.4  MEM= 370.1M)
Extracted 60.0013% (CPU Time= 0:00:00.5  MEM= 370.1M)
Extracted 70.0008% (CPU Time= 0:00:00.6  MEM= 370.1M)
Extracted 80.001% (CPU Time= 0:00:00.8  MEM= 370.1M)
Extracted 90.0012% (CPU Time= 0:00:00.8  MEM= 370.1M)
Extracted 100% (CPU Time= 0:00:01.0  MEM= 370.1M)
Nr. Extracted Resistors     : 301268
Nr. Extracted Ground Cap.   : 319168
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lc4_insn_cache_6TLYQj_9183.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:02.0  MEM: 370.105M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.141  | -0.061  | -1.141  |  2.093  |  0.805  |   N/A   |
|           TNS (ns):|-839.642 | -5.754  |-834.370 |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|  1823   |   570   |  1424   |    0    |    0    |   N/A   |
|          All Paths:|  3753   |  3720   |  3720   |   33    |   33    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 83.407%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 3.09 sec
Total Real time: 4.0 sec
Total Memory Usage: 370.238281 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 370.2M **
#Created 34 library cell signatures
#Created 17921 NETS and 0 SPECIALNETS signatures
#Created 17885 instance signatures
Begin checking placement ... (start mem=371.2M, init mem=370.2M)
*info: Placed = 13637
*info: Unplaced = 0
Placement Density:83.41%(801360/960784)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=370.2M)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Deleting the dont_use list
Extraction called for design 'lc4_insn_cache' of instances=17884 and nets=17921 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lc4_insn_cache.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lc4_insn_cache_6TLYQj_9183.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 370.1M)
Creating parasitic data file './lc4_insn_cache_6TLYQj_9183.rcdb.d/header.seq' for storing RC.
Extracted 10.001% (CPU Time= 0:00:00.2  MEM= 370.1M)
Extracted 20.0012% (CPU Time= 0:00:00.2  MEM= 370.1M)
Extracted 30.0014% (CPU Time= 0:00:00.3  MEM= 370.1M)
Extracted 40.0009% (CPU Time= 0:00:00.4  MEM= 370.1M)
Extracted 50.0011% (CPU Time= 0:00:00.5  MEM= 370.1M)
Extracted 60.0013% (CPU Time= 0:00:00.5  MEM= 370.1M)
Extracted 70.0008% (CPU Time= 0:00:00.6  MEM= 370.1M)
Extracted 80.001% (CPU Time= 0:00:00.7  MEM= 370.1M)
Extracted 90.0012% (CPU Time= 0:00:00.8  MEM= 370.1M)
Extracted 100% (CPU Time= 0:00:00.9  MEM= 370.1M)
Nr. Extracted Resistors     : 301268
Nr. Extracted Ground Cap.   : 319168
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lc4_insn_cache_6TLYQj_9183.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:02.0  MEM: 370.105M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 370.1M, InitMEM = 370.1M)
Number of Loop : 0
Start delay calculation (mem=370.105M)...
delayCal using detail RC...
Opening parasitic data file './lc4_insn_cache_6TLYQj_9183.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 370.1M)
Closing parasitic data file './lc4_insn_cache_6TLYQj_9183.rcdb.d/header.seq'. 17918 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.9 real=0:00:01.0 mem=370.105M 0)
*** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 370.1M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -9.848  |
|           TNS (ns):|-21585.4 |
|    Violating Paths:|  3634   |
|          All Paths:|  3753   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    199 (199)     |   -3.055   |    199 (199)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.407%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 370.1M **
*info: Start fixing DRV (Mem = 370.11M) ...
*info: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (370.1M)
*info: 528 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.834069
Start fixing design rules ... (0:00:00.1 370.4M)
Topological Sorting (CPU = 0:00:00.0, MEM = 374.4M, InitMEM = 374.4M)
Number of Loop : 0
Done fixing design rule (0:00:37.4 377.0M)

Summary:
233 buffers added on 233 nets (with 1 driver resized)

Density after buffering = 0.841529
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.9, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:01.0   mem=377.7M  mem(used)=0.7M***
*** Completed dpFixDRCViolation (0:00:38.5 377.7M)

End  of fixDrcViolation iteration 1.
*** Starting dpFixDRCViolation (377.7M)
*info: 528 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
Start fixing design rules ... (0:00:00.1 377.7M)
Done fixing design rule (0:00:00.3 377.7M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.841529
*** Completed dpFixDRCViolation (0:00:00.3 377.7M)

*info:
*info: Completed fixing DRV (CPU Time = 0:00:39, Mem = 377.72M).

------------------------------------------------------------
     Summary (cpu=0.65min real=0.65min mem=377.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.295  |
|           TNS (ns):|-11140.3 |
|    Violating Paths:|  3634   |
|          All Paths:|  3753   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.153%
------------------------------------------------------------
**optDesign ... cpu = 0:00:42, real = 0:00:42, mem = 377.7M **
*** Timing NOT met, worst failing slack is -4.295
*** Check timing (0:00:00.0)
*** Timing NOT met, worst failing slack is -4.295
*** Check timing (0:00:00.0)
Info: 528 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=377.7M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 84.153%
total 17624 net, 0 ipo_ignored
total 57302 term, 0 ipo_ignored
total 14397 comb inst, 527 fixed, 0 dont_touch, 0 no_footp
total 3720 seq inst, 3720 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -4.295ns, TNS = -11140.345ns (cpu=0:00:00.5 mem=384.2M)

Iter 0 ...

Collected 13857 nets for fixing
Evaluate 758(114) resize, Select 44 cand. (cpu=0:00:01.7 mem=384.4M)

Commit 22 cand, 8 upSize, 0 downSize, 14 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.7 mem=384.4M)

Calc. DC (cpu=0:00:01.8 mem=384.4M) ***

Estimated WNS = -4.072ns, TNS = -10995.270ns (cpu=0:00:02.0 mem=384.4M)

Iter 1 ...

Collected 13655 nets for fixing
Evaluate 751(78) resize, Select 19 cand. (cpu=0:00:03.1 mem=384.4M)

Commit 9 cand, 2 upSize, 3 downSize, 4 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:03.1 mem=384.4M)

Calc. DC (cpu=0:00:03.2 mem=384.4M) ***

Estimated WNS = -4.062ns, TNS = -10955.843ns (cpu=0:00:03.4 mem=384.4M)

Iter 2 ...

Collected 13655 nets for fixing
Evaluate 761(80) resize, Select 23 cand. (cpu=0:00:04.5 mem=384.4M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:04.5 mem=384.4M)

Calc. DC (cpu=0:00:04.5 mem=384.4M) ***

Estimated WNS = -4.062ns, TNS = -10955.843ns (cpu=0:00:04.7 mem=384.4M)

Calc. DC (cpu=0:00:04.7 mem=384.4M) ***
*summary:     31 instances changed cell type
density after = 84.166%

*** Finish Post Route Setup Fixing (cpu=0:00:04.8 mem=377.7M) ***

Info: 528 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=377.7M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 84.166%
total 17624 net, 0 ipo_ignored
total 57302 term, 0 ipo_ignored
total 14397 comb inst, 527 fixed, 0 dont_touch, 0 no_footp
total 3720 seq inst, 3720 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -4.062ns, TNS = -10955.843ns (cpu=0:00:00.4 mem=384.5M)

Iter 0 ...

Collected 13655 nets for fixing
Evaluate 761(80) resize, Select 23 cand. (cpu=0:00:01.5 mem=384.7M)
Evaluate 30(893) addBuf, Select 12 cand. (cpu=0:00:05.3 mem=384.7M)
Evaluate 87(87) delBuf, Select 0 cand. (cpu=0:00:05.7 mem=384.7M)

Commit 4 cand, 0 upSize, 0 downSize, 0 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:05.7 mem=384.7M)

Calc. DC (cpu=0:00:05.7 mem=384.7M) ***

Estimated WNS = -3.876ns, TNS = -10577.089ns (cpu=0:00:06.0 mem=384.7M)

Iter 1 ...

Collected 13618 nets for fixing
Evaluate 755(64) resize, Select 11 cand. (cpu=0:00:07.0 mem=384.9M)
Evaluate 33(400) addBuf, Select 11 cand. (cpu=0:00:08.9 mem=384.9M)
Evaluate 96(96) delBuf, Select 0 cand. (cpu=0:00:09.2 mem=384.9M)

Commit 9 cand, 0 upSize, 2 downSize, 3 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:09.2 mem=384.8M)

Calc. DC (cpu=0:00:09.3 mem=384.8M) ***

Estimated WNS = -3.697ns, TNS = -10144.899ns (cpu=0:00:09.6 mem=384.8M)

Iter 2 ...

Collected 13620 nets for fixing
Evaluate 750(69) resize, Select 26 cand. (cpu=0:00:10.8 mem=385.0M)
Evaluate 31(849) addBuf, Select 11 cand. (cpu=0:00:14.1 mem=385.0M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:14.5 mem=385.0M)

Commit 7 cand, 1 upSize, 0 downSize, 2 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:14.5 mem=385.0M)

Calc. DC (cpu=0:00:14.6 mem=384.9M) ***

Estimated WNS = -3.678ns, TNS = -10059.300ns (cpu=0:00:14.8 mem=384.9M)

Iter 3 ...

Collected 13624 nets for fixing
Evaluate 752(81) resize, Select 14 cand. (cpu=0:00:16.1 mem=385.0M)
Evaluate 31(322) addBuf, Select 11 cand. (cpu=0:00:17.5 mem=385.0M)
Evaluate 101(101) delBuf, Select 2 cand. (cpu=0:00:17.9 mem=385.0M)

Commit 12 cand, 2 upSize, 1 downSize, 3 sameSize, 4 addBuf, 2 delBuf, 0 pinSwap (cpu=0:00:17.9 mem=385.0M)

Calc. DC (cpu=0:00:18.0 mem=385.0M) ***

Estimated WNS = -3.252ns, TNS = -8619.123ns (cpu=0:00:18.2 mem=385.0M)

Iter 4 ...

Collected 13626 nets for fixing
Evaluate 753(61) resize, Select 24 cand. (cpu=0:00:19.2 mem=385.1M)
Evaluate 32(724) addBuf, Select 10 cand. (cpu=0:00:22.2 mem=385.1M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:22.6 mem=385.1M)

Commit 7 cand, 1 upSize, 0 downSize, 2 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:22.6 mem=385.1M)

Calc. DC (cpu=0:00:22.8 mem=385.1M) ***

Estimated WNS = -3.027ns, TNS = -8057.479ns (cpu=0:00:23.0 mem=385.1M)

Iter 5 ...

Collected 13613 nets for fixing
Evaluate 756(66) resize, Select 18 cand. (cpu=0:00:24.0 mem=385.2M)
Evaluate 34(289) addBuf, Select 8 cand. (cpu=0:00:25.1 mem=385.2M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:25.5 mem=385.2M)

Commit 11 cand, 6 upSize, 2 downSize, 1 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:25.5 mem=385.2M)

Calc. DC (cpu=0:00:25.6 mem=385.2M) ***

Estimated WNS = -2.953ns, TNS = -7832.780ns (cpu=0:00:25.9 mem=385.2M)

Iter 6 ...

Collected 13573 nets for fixing
Evaluate 750(88) resize, Select 28 cand. (cpu=0:00:27.1 mem=385.3M)
Evaluate 34(632) addBuf, Select 12 cand. (cpu=0:00:29.1 mem=385.3M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:29.5 mem=385.3M)

Commit 7 cand, 3 upSize, 0 downSize, 0 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:29.5 mem=385.3M)

Calc. DC (cpu=0:00:29.7 mem=385.3M) ***

Estimated WNS = -2.829ns, TNS = -7495.412ns (cpu=0:00:29.9 mem=385.3M)

Iter 7 ...

Collected 13540 nets for fixing
Evaluate 757(76) resize, Select 16 cand. (cpu=0:00:31.1 mem=385.4M)
Evaluate 38(423) addBuf, Select 11 cand. (cpu=0:00:32.4 mem=385.4M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:32.8 mem=385.4M)

Commit 10 cand, 1 upSize, 3 downSize, 2 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:32.8 mem=385.4M)

Calc. DC (cpu=0:00:32.9 mem=385.4M) ***

Estimated WNS = -2.724ns, TNS = -7181.604ns (cpu=0:00:33.2 mem=385.4M)

Iter 8 ...

Collected 13515 nets for fixing
Evaluate 762(95) resize, Select 25 cand. (cpu=0:00:34.4 mem=385.5M)
Evaluate 38(726) addBuf, Select 14 cand. (cpu=0:00:36.2 mem=385.5M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:36.6 mem=385.5M)

Commit 8 cand, 4 upSize, 0 downSize, 0 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:36.6 mem=385.4M)

Calc. DC (cpu=0:00:36.7 mem=385.4M) ***

Estimated WNS = -2.647ns, TNS = -7105.276ns (cpu=0:00:37.0 mem=385.4M)

Iter 9 ...

Collected 13549 nets for fixing
Evaluate 750(66) resize, Select 8 cand. (cpu=0:00:38.0 mem=385.6M)
Evaluate 33(367) addBuf, Select 8 cand. (cpu=0:00:39.5 mem=385.6M)
Evaluate 102(102) delBuf, Select 0 cand. (cpu=0:00:39.9 mem=385.6M)

Commit 8 cand, 2 upSize, 2 downSize, 0 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:39.9 mem=385.5M)

Calc. DC (cpu=0:00:40.0 mem=385.5M) ***

Estimated WNS = -2.609ns, TNS = -7028.752ns (cpu=0:00:40.2 mem=385.5M)

Iter 10 ...

Collected 13542 nets for fixing
Evaluate 771(73) resize, Select 25 cand. (cpu=0:00:41.2 mem=385.6M)
Evaluate 34(624) addBuf, Select 10 cand. (cpu=0:00:42.9 mem=385.6M)
Evaluate 101(101) delBuf, Select 2 cand. (cpu=0:00:43.3 mem=385.6M)

Commit 8 cand, 1 upSize, 0 downSize, 1 sameSize, 4 addBuf, 2 delBuf, 0 pinSwap (cpu=0:00:43.3 mem=385.6M)

Calc. DC (cpu=0:00:43.3 mem=385.6M) ***

Estimated WNS = -2.604ns, TNS = -6977.570ns (cpu=0:00:43.6 mem=385.6M)

Iter 11 ...

Collected 13544 nets for fixing
Evaluate 750(84) resize, Select 7 cand. (cpu=0:00:44.7 mem=385.7M)
Evaluate 36(329) addBuf, Select 7 cand. (cpu=0:00:45.7 mem=385.7M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:46.1 mem=385.7M)

Commit 7 cand, 3 upSize, 1 downSize, 0 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:46.1 mem=385.7M)

Calc. DC (cpu=0:00:46.2 mem=385.7M) ***

Estimated WNS = -2.587ns, TNS = -6913.218ns (cpu=0:00:46.4 mem=385.7M)

Iter 12 ...

Collected 13518 nets for fixing
Evaluate 760(80) resize, Select 21 cand. (cpu=0:00:47.4 mem=385.8M)
Evaluate 34(764) addBuf, Select 11 cand. (cpu=0:00:49.4 mem=385.8M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:49.9 mem=385.8M)

Commit 7 cand, 2 upSize, 2 downSize, 0 sameSize, 2 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:49.9 mem=385.8M)

Calc. DC (cpu=0:00:50.0 mem=385.8M) ***

Estimated WNS = -2.508ns, TNS = -6785.401ns (cpu=0:00:50.2 mem=385.8M)

Iter 13 ...

Collected 13440 nets for fixing
Evaluate 751(71) resize, Select 12 cand. (cpu=0:00:51.1 mem=385.8M)
Evaluate 34(341) addBuf, Select 6 cand. (cpu=0:00:52.1 mem=385.9M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:52.5 mem=385.9M)

Commit 10 cand, 1 upSize, 2 downSize, 4 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:52.5 mem=385.8M)

Calc. DC (cpu=0:00:52.6 mem=385.8M) ***

Estimated WNS = -2.456ns, TNS = -6723.268ns (cpu=0:00:52.8 mem=385.8M)

Iter 14 ...

Collected 13424 nets for fixing
Evaluate 762(87) resize, Select 24 cand. (cpu=0:00:54.0 mem=385.9M)
Evaluate 32(614) addBuf, Select 9 cand. (cpu=0:00:56.4 mem=385.9M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:56.8 mem=385.9M)

Commit 6 cand, 3 upSize, 0 downSize, 1 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:56.8 mem=385.9M)

Calc. DC (cpu=0:00:56.9 mem=385.9M) ***

Estimated WNS = -2.435ns, TNS = -6708.104ns (cpu=0:00:57.1 mem=385.9M)
*summary:     64 instances changed cell type
density after = 84.374%

*** Finish Post Route Setup Fixing (cpu=0:00:57.1 mem=385.0M) ***

*** Timing NOT met, worst failing slack is -2.435
*** Check timing (0:00:00.0)
Info: 528 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=385.0M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 84.374%
total 17671 net, 0 ipo_ignored
total 57396 term, 0 ipo_ignored
total 14444 comb inst, 527 fixed, 0 dont_touch, 0 no_footp
total 3720 seq inst, 3720 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -2.435ns, TNS = -6708.104ns (cpu=0:00:00.4 mem=385.0M)

Iter 0 ...

Collected 13425 nets for fixing
Evaluate 777(82) resize, Select 19 cand. (cpu=0:00:01.4 mem=385.1M)

Commit 3 cand, 2 upSize, 0 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.4 mem=385.1M)

Calc. DC (cpu=0:00:01.4 mem=385.1M) ***

Estimated WNS = -2.435ns, TNS = -6707.310ns (cpu=0:00:01.6 mem=385.1M)

Iter 1 ...

Collected 13425 nets for fixing
Evaluate 751(130) resize, Select 10 cand. (cpu=0:00:02.8 mem=385.2M)

Commit 5 cand, 2 upSize, 2 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.8 mem=385.2M)

Calc. DC (cpu=0:00:02.9 mem=385.1M) ***

Estimated WNS = -2.431ns, TNS = -6683.249ns (cpu=0:00:03.2 mem=385.1M)

Iter 2 ...

Collected 13088 nets for fixing
Evaluate 758(71) resize, Select 16 cand. (cpu=0:00:04.0 mem=385.1M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:04.0 mem=385.1M)

Calc. DC (cpu=0:00:04.0 mem=385.1M) ***

Estimated WNS = -2.431ns, TNS = -6683.249ns (cpu=0:00:04.2 mem=385.1M)

Calc. DC (cpu=0:00:04.2 mem=385.1M) ***
*summary:      8 instances changed cell type
density after = 84.377%

*** Finish Post Route Setup Fixing (cpu=0:00:04.2 mem=385.0M) ***

Info: 528 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=385.0M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 84.377%
total 17671 net, 0 ipo_ignored
total 57396 term, 0 ipo_ignored
total 14444 comb inst, 527 fixed, 0 dont_touch, 0 no_footp
total 3720 seq inst, 3720 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -2.431ns, TNS = -6683.249ns (cpu=0:00:00.4 mem=385.0M)

Iter 0 ...

Collected 13088 nets for fixing
Evaluate 758(71) resize, Select 16 cand. (cpu=0:00:01.3 mem=385.1M)
Evaluate 34(722) addBuf, Select 12 cand. (cpu=0:00:03.3 mem=385.1M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:03.7 mem=385.1M)

Commit 5 cand, 0 upSize, 0 downSize, 0 sameSize, 4 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:03.7 mem=385.1M)

Calc. DC (cpu=0:00:03.7 mem=385.1M) ***

Estimated WNS = -2.391ns, TNS = -6530.958ns (cpu=0:00:03.9 mem=385.1M)

Iter 1 ...

Collected 13087 nets for fixing
Evaluate 750(84) resize, Select 9 cand. (cpu=0:00:04.9 mem=385.2M)
Evaluate 37(318) addBuf, Select 5 cand. (cpu=0:00:05.6 mem=385.2M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:06.0 mem=385.2M)

Commit 6 cand, 0 upSize, 1 downSize, 3 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:06.0 mem=385.1M)

Calc. DC (cpu=0:00:06.1 mem=385.1M) ***

Estimated WNS = -2.389ns, TNS = -6465.840ns (cpu=0:00:06.4 mem=385.1M)

Iter 2 ...

Collected 13095 nets for fixing
Evaluate 756(94) resize, Select 21 cand. (cpu=0:00:07.4 mem=385.3M)
Evaluate 36(835) addBuf, Select 12 cand. (cpu=0:00:09.5 mem=385.3M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:09.9 mem=385.3M)

Commit 5 cand, 1 upSize, 0 downSize, 0 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:09.9 mem=385.2M)

Calc. DC (cpu=0:00:10.0 mem=385.2M) ***

Estimated WNS = -2.366ns, TNS = -6426.931ns (cpu=0:00:10.3 mem=385.2M)

Iter 3 ...

Collected 13006 nets for fixing
Evaluate 750(87) resize, Select 12 cand. (cpu=0:00:11.2 mem=385.4M)
Evaluate 26(355) addBuf, Select 9 cand. (cpu=0:00:12.6 mem=385.4M)
Evaluate 101(101) delBuf, Select 2 cand. (cpu=0:00:13.0 mem=385.4M)

Commit 9 cand, 0 upSize, 2 downSize, 2 sameSize, 4 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:13.1 mem=385.4M)

Calc. DC (cpu=0:00:13.1 mem=385.4M) ***

Estimated WNS = -2.201ns, TNS = -5888.827ns (cpu=0:00:13.4 mem=385.4M)

Iter 4 ...

Collected 12989 nets for fixing
Evaluate 752(121) resize, Select 37 cand. (cpu=0:00:14.9 mem=385.5M)
Evaluate 34(676) addBuf, Select 8 cand. (cpu=0:00:16.6 mem=385.5M)
Evaluate 101(101) delBuf, Select 2 cand. (cpu=0:00:17.0 mem=385.5M)

Commit 13 cand, 3 upSize, 4 downSize, 2 sameSize, 3 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:17.0 mem=385.4M)

Calc. DC (cpu=0:00:17.1 mem=385.4M) ***

Estimated WNS = -2.178ns, TNS = -5787.926ns (cpu=0:00:17.4 mem=385.4M)

Iter 5 ...

Collected 12974 nets for fixing
Evaluate 753(110) resize, Select 29 cand. (cpu=0:00:18.9 mem=385.6M)
Evaluate 26(242) addBuf, Select 10 cand. (cpu=0:00:19.8 mem=385.6M)
Evaluate 101(101) delBuf, Select 2 cand. (cpu=0:00:20.2 mem=385.6M)

Commit 15 cand, 1 upSize, 6 downSize, 2 sameSize, 4 addBuf, 2 delBuf, 0 pinSwap (cpu=0:00:20.2 mem=385.5M)

Calc. DC (cpu=0:00:20.4 mem=385.6M) ***

Estimated WNS = -2.135ns, TNS = -5796.519ns (cpu=0:00:20.6 mem=385.6M)

Iter 6 ...

Collected 13042 nets for fixing
Evaluate 752(50) resize, Select 17 cand. (cpu=0:00:21.6 mem=385.7M)
Evaluate 35(528) addBuf, Select 6 cand. (cpu=0:00:23.6 mem=385.7M)
Evaluate 101(101) delBuf, Select 2 cand. (cpu=0:00:24.0 mem=385.7M)

Commit 6 cand, 1 upSize, 0 downSize, 0 sameSize, 3 addBuf, 2 delBuf, 0 pinSwap (cpu=0:00:24.0 mem=385.6M)

Calc. DC (cpu=0:00:24.1 mem=385.6M) ***

Estimated WNS = -2.092ns, TNS = -5724.763ns (cpu=0:00:24.4 mem=385.6M)

Iter 7 ...

Collected 12994 nets for fixing
Evaluate 761(51) resize, Select 8 cand. (cpu=0:00:25.2 mem=385.8M)
Evaluate 37(278) addBuf, Select 5 cand. (cpu=0:00:26.0 mem=385.8M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:26.5 mem=385.8M)

Commit 7 cand, 1 upSize, 1 downSize, 2 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:26.5 mem=385.8M)

Calc. DC (cpu=0:00:26.5 mem=385.8M) ***

Estimated WNS = -2.066ns, TNS = -5663.919ns (cpu=0:00:26.8 mem=385.8M)

Iter 8 ...

Collected 12997 nets for fixing
Evaluate 752(66) resize, Select 20 cand. (cpu=0:00:27.8 mem=385.9M)
Evaluate 36(581) addBuf, Select 5 cand. (cpu=0:00:29.1 mem=385.9M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:29.5 mem=385.9M)

Commit 5 cand, 2 upSize, 0 downSize, 0 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:29.5 mem=385.9M)

Calc. DC (cpu=0:00:29.5 mem=385.9M) ***

Estimated WNS = -2.050ns, TNS = -5608.357ns (cpu=0:00:29.8 mem=385.9M)

Iter 9 ...

Collected 13000 nets for fixing
Evaluate 768(61) resize, Select 14 cand. (cpu=0:00:30.7 mem=386.0M)
Evaluate 34(295) addBuf, Select 5 cand. (cpu=0:00:31.4 mem=386.0M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:31.8 mem=386.0M)

Commit 8 cand, 1 upSize, 3 downSize, 2 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:31.8 mem=386.0M)

Calc. DC (cpu=0:00:32.0 mem=385.9M) ***

Estimated WNS = -2.026ns, TNS = -5530.903ns (cpu=0:00:32.2 mem=385.9M)

Iter 10 ...

Collected 12976 nets for fixing
Evaluate 751(84) resize, Select 30 cand. (cpu=0:00:33.3 mem=386.0M)
Evaluate 34(575) addBuf, Select 7 cand. (cpu=0:00:34.6 mem=386.0M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:35.0 mem=386.0M)

Commit 9 cand, 4 upSize, 1 downSize, 1 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:35.0 mem=386.0M)

Calc. DC (cpu=0:00:35.1 mem=386.0M) ***

Estimated WNS = -2.023ns, TNS = -5519.346ns (cpu=0:00:35.3 mem=386.0M)

Iter 11 ...

Collected 12944 nets for fixing
Evaluate 763(81) resize, Select 17 cand. (cpu=0:00:36.3 mem=386.1M)
Evaluate 35(268) addBuf, Select 5 cand. (cpu=0:00:37.1 mem=386.1M)
Evaluate 101(101) delBuf, Select 2 cand. (cpu=0:00:37.5 mem=386.1M)

Commit 9 cand, 2 upSize, 3 downSize, 2 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:37.5 mem=386.1M)

Calc. DC (cpu=0:00:37.6 mem=386.1M) ***

Estimated WNS = -1.998ns, TNS = -5415.798ns (cpu=0:00:37.8 mem=386.1M)

Iter 12 ...

Collected 12922 nets for fixing
Evaluate 753(55) resize, Select 24 cand. (cpu=0:00:38.7 mem=386.2M)
Evaluate 33(475) addBuf, Select 6 cand. (cpu=0:00:40.0 mem=386.2M)
Evaluate 102(102) delBuf, Select 0 cand. (cpu=0:00:40.4 mem=386.2M)

Commit 5 cand, 2 upSize, 1 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:40.4 mem=386.2M)

Calc. DC (cpu=0:00:40.5 mem=386.2M) ***

Estimated WNS = -1.967ns, TNS = -5374.501ns (cpu=0:00:40.7 mem=386.2M)

Iter 13 ...

Collected 12924 nets for fixing
Evaluate 750(82) resize, Select 10 cand. (cpu=0:00:41.8 mem=386.3M)
Evaluate 38(311) addBuf, Select 5 cand. (cpu=0:00:42.4 mem=386.3M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:42.9 mem=386.3M)

Commit 8 cand, 1 upSize, 2 downSize, 1 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:42.9 mem=386.2M)

Calc. DC (cpu=0:00:43.0 mem=386.3M) ***

Estimated WNS = -1.944ns, TNS = -5368.107ns (cpu=0:00:43.2 mem=386.3M)

Iter 14 ...

Collected 12927 nets for fixing
Evaluate 766(93) resize, Select 26 cand. (cpu=0:00:44.4 mem=386.4M)
Evaluate 33(541) addBuf, Select 5 cand. (cpu=0:00:45.6 mem=386.4M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:46.1 mem=386.4M)

Commit 7 cand, 2 upSize, 2 downSize, 0 sameSize, 2 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:46.1 mem=386.4M)

Calc. DC (cpu=0:00:46.2 mem=386.4M) ***

Estimated WNS = -1.938ns, TNS = -5353.588ns (cpu=0:00:46.4 mem=386.4M)
*summary:     64 instances changed cell type
density after = 84.479%

*** Finish Post Route Setup Fixing (cpu=0:00:46.5 mem=386.4M) ***

*** Timing NOT met, worst failing slack is -1.938
*** Check timing (0:00:00.0)
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.9, Real Time = 0:00:00.0
move report: preRPlace moves 336 insts, mean move: 4.66 um, max move: 36.40 um
	max move on inst (U13491): (921.60, 790.00) --> (948.00, 780.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 336 insts, mean move: 4.66 um, max move: 36.40 um
	max move on inst (U13491): (921.60, 790.00) --> (948.00, 780.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        36.40 um
  inst (U13491) with max move: (921.6, 790) -> (948, 780)
  mean    (X+Y) =         4.66 um
Total instances moved : 336
*** cpu=0:00:00.9   mem=386.4M  mem(used)=0.0M***
Total net length = 1.266e+06 (5.950e+05 6.709e+05) (ext = 2.819e+04)
default core: bins with density >  0.75 = 19.8 % ( 24 / 121 )

------------------------------------------------------------
     Summary (cpu=1.90min real=1.92min mem=386.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.938  |
|           TNS (ns):| -5353.6 |
|    Violating Paths:|  3634   |
|          All Paths:|  3753   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.479%
------------------------------------------------------------
**optDesign ... cpu = 0:02:36, real = 0:02:37, mem = 386.4M **
*** Timing NOT met, worst failing slack is -1.938
*** Check timing (0:00:00.1)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -1.938
*** Check timing (0:00:00.3)
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Thu Oct 27 05:34:41 2016
#
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#Loading the last recorded routing design signature
#Created 3901 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 568
#  Number of instances deleted (including moved) = 251
#  Number of instances resized = 129
#  Number of instances with different orientation = 6
#  Number of instances with pin swaps = 1
#  Total number of placement changes (moved instances are counted twice) = 954
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (805.250 515.000) on metal1 for NET FE_OFCN0_n12108. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (516.450 675.000) on metal1 for NET FE_OFCN100_n16858. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (566.850 695.000) on metal1 for NET FE_OFCN101_n16974. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (116.400 885.000) on metal1 for NET FE_OFCN102_n17701. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (537.250 715.000) on metal1 for NET FE_OFCN103_n17703. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (222.800 695.000) on metal1 for NET FE_OFCN104_n17707. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (37.200 695.000) on metal1 for NET FE_OFCN105_n17705. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (570.050 555.000) on metal1 for NET FE_OFCN106_n17691. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (530.850 625.000) on metal1 for NET FE_OFCN107_n17610. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (184.450 595.000) on metal1 for NET FE_OFCN108_n17687. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (396.450 525.000) on metal1 for NET FE_OFCN109_n17605. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN D at (1014.850 633.800) on metal1 for NET FE_OFCN10_n12989. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN D at (1022.750 613.800) on metal1 for NET FE_OFCN10_n12989. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN D at (1020.350 606.200) on metal1 for NET FE_OFCN10_n12989. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN D at (1021.950 626.200) on metal1 for NET FE_OFCN10_n12989. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (907.600 545.000) on metal1 for NET FE_OFCN10_n12989. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (546.000 815.000) on metal1 for NET FE_OFCN110_n17636. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (354.850 785.000) on metal1 for NET FE_OFCN111_n9038. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (846.800 435.000) on metal1 for NET FE_OFCN112_n15977. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN Y at (818.000 485.000) on metal1 for NET FE_OFCN113_n15974. The NET is considered partially routed.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) Some WIRE segments on routed NET cmem\[25\]\[3\] are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET cmem\[48\]\[16\] are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET n10850 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET n16196 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET n16336 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET n8158 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET n9602 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tagcmem\[50\]\[9\] are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tagcmem\[51\]\[6\] are dangling and deleted.
#4826 routed nets are extracted.
#    1271 (6.97%) extracted nets are partially routed.
#13406 routed nets are imported.
#3 (0.02%) nets are without wires.
#3 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 18238.
#Number of eco nets is 1271
#
#Start data preparation...
#
#Data preparation is done on Thu Oct 27 05:34:43 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Oct 27 05:34:43 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       12882      81.23%
#  Metal 2        V       12882       6.77%
#  Metal 3        H       12882       0.00%
#  Metal 4        V       12882       0.00%
#  Metal 5        H       12882       0.00%
#  Metal 6        V       12882       0.00%
#  ------------------------------------------
#  Total                  77292      14.67%
#
#  528 nets (2.90%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 394.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 394.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 398.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 398.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-6)         (7-9)       (10-13)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1    553(10.3%)      1(0.02%)      0(0.00%)      0(0.00%)   (10.4%)
#   Metal 2   1753(14.5%)    283(2.34%)     17(0.14%)      3(0.02%)   (17.0%)
#   Metal 3   1404(10.9%)    242(1.88%)     11(0.09%)      2(0.02%)   (12.9%)
#   Metal 4     33(0.26%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.26%)
#   Metal 5     26(0.20%)      1(0.01%)      0(0.00%)      0(0.00%)   (0.21%)
#   Metal 6      1(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#  --------------------------------------------------------------------------
#     Total   3770(5.47%)    527(0.76%)     28(0.04%)      5(0.01%)   (6.28%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 13
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 528
#Total wire length = 1550602 um.
#Total half perimeter of net bounding box = 1352400 um.
#Total wire length on LAYER metal1 = 26795 um.
#Total wire length on LAYER metal2 = 298633 um.
#Total wire length on LAYER metal3 = 429494 um.
#Total wire length on LAYER metal4 = 368776 um.
#Total wire length on LAYER metal5 = 271728 um.
#Total wire length on LAYER metal6 = 155176 um.
#Total number of vias = 163475
#Up-Via Summary (total 163475):
#           
#-----------------------
#  Metal 1        60327
#  Metal 2        64105
#  Metal 3        26307
#  Metal 4         9785
#  Metal 5         2951
#-----------------------
#                163475 
#
#Max overcon = 13 tracks.
#Total overcon = 6.28%.
#Worst layer Gcell overcon rate = 12.88%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.00 (Mb)
#Total memory = 394.00 (Mb)
#Peak memory = 426.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 45.7% required routing.
#    number of violations = 409
#17.0% of the total area is being checked for drcs
#17.0% of the total area was checked
#    number of violations = 998
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 394.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 79
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 394.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 39
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 394.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 29
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 394.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 28
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 394.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 29
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 394.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 26
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 394.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 27
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 394.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 26
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 394.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 26
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 394.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 27
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 394.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 27
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 394.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 26
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 394.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 28
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 394.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 26
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 394.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 28
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 394.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 24
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 394.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 25
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 394.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 27
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 394.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 26
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 394.00 (Mb)
#start 20th optimization iteration ...
#    number of violations = 24
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 394.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 528
#Total wire length = 1550490 um.
#Total half perimeter of net bounding box = 1352400 um.
#Total wire length on LAYER metal1 = 26156 um.
#Total wire length on LAYER metal2 = 297898 um.
#Total wire length on LAYER metal3 = 429396 um.
#Total wire length on LAYER metal4 = 369610 um.
#Total wire length on LAYER metal5 = 272257 um.
#Total wire length on LAYER metal6 = 155173 um.
#Total number of vias = 164594
#Up-Via Summary (total 164594):
#           
#-----------------------
#  Metal 1        60548
#  Metal 2        64614
#  Metal 3        26587
#  Metal 4         9887
#  Metal 5         2958
#-----------------------
#                164594 
#
#Total number of DRC violations = 24
#Total number of violations on LAYER metal1 = 16
#Total number of violations on LAYER metal2 = 8
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:00:27
#Elapsed time = 00:00:27
#Increased memory = 0.00 (Mb)
#Total memory = 394.00 (Mb)
#Peak memory = 426.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 24
#cpu time = 00:00:10, elapsed time = 00:00:11, memory = 394.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 24
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 394.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 24
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 394.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:29
#Elapsed time = 00:00:30
#Increased memory = 0.00 (Mb)
#Total memory = 394.00 (Mb)
#Peak memory = 426.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 528
#Total wire length = 1550490 um.
#Total half perimeter of net bounding box = 1352400 um.
#Total wire length on LAYER metal1 = 26156 um.
#Total wire length on LAYER metal2 = 297898 um.
#Total wire length on LAYER metal3 = 429396 um.
#Total wire length on LAYER metal4 = 369610 um.
#Total wire length on LAYER metal5 = 272257 um.
#Total wire length on LAYER metal6 = 155173 um.
#Total number of vias = 164594
#Up-Via Summary (total 164594):
#           
#-----------------------
#  Metal 1        60548
#  Metal 2        64614
#  Metal 3        26587
#  Metal 4         9887
#  Metal 5         2958
#-----------------------
#                164594 
#
#Total number of DRC violations = 24
#Total number of violations on LAYER metal1 = 16
#Total number of violations on LAYER metal2 = 8
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:56
#Elapsed time = 00:00:57
#Increased memory = 0.00 (Mb)
#Total memory = 394.00 (Mb)
#Peak memory = 426.00 (Mb)
#Updating routing design signature
#Created 34 library cell signatures
#Created 18238 NETS and 0 SPECIALNETS signatures
#Created 18202 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:58
#Elapsed time = 00:00:59
#Increased memory = 15.00 (Mb)
#Total memory = 401.00 (Mb)
#Peak memory = 426.00 (Mb)
#Number of warnings = 37
#Total number of warnings = 51
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Oct 27 05:35:40 2016
#
**optDesign ... cpu = 0:03:35, real = 0:03:36, mem = 401.7M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'lc4_insn_cache' of instances=18201 and nets=18238 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lc4_insn_cache.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lc4_insn_cache_6TLYQj_9183.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 401.7M)
Creating parasitic data file './lc4_insn_cache_6TLYQj_9183.rcdb.d/header.seq' for storing RC.
Extracted 10.0012% (CPU Time= 0:00:00.2  MEM= 401.7M)
Extracted 20.001% (CPU Time= 0:00:00.2  MEM= 401.7M)
Extracted 30.0008% (CPU Time= 0:00:00.3  MEM= 401.7M)
Extracted 40.0013% (CPU Time= 0:00:00.4  MEM= 401.7M)
Extracted 50.0011% (CPU Time= 0:00:00.4  MEM= 401.7M)
Extracted 60.0009% (CPU Time= 0:00:00.5  MEM= 401.7M)
Extracted 70.0014% (CPU Time= 0:00:00.5  MEM= 401.7M)
Extracted 80.0012% (CPU Time= 0:00:00.6  MEM= 401.7M)
Extracted 90.0009% (CPU Time= 0:00:00.7  MEM= 401.7M)
Extracted 100% (CPU Time= 0:00:00.8  MEM= 401.7M)
Nr. Extracted Resistors     : 305191
Nr. Extracted Ground Cap.   : 323406
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lc4_insn_cache_6TLYQj_9183.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:02.0  MEM: 401.707M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 401.7M, InitMEM = 401.7M)
Number of Loop : 0
Start delay calculation (mem=401.707M)...
delayCal using detail RC...
Opening parasitic data file './lc4_insn_cache_6TLYQj_9183.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 401.7M)
Closing parasitic data file './lc4_insn_cache_6TLYQj_9183.rcdb.d/header.seq'. 18235 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.0 real=0:00:01.0 mem=401.707M 0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 401.7M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:37, real = 0:03:39, mem = 401.7M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.944  | -1.944  | -1.819  | -1.497  | -1.876  |   N/A   |
|           TNS (ns):| -5377.3 | -5307.6 |-157.634 | -46.300 | -58.824 |   N/A   |
|    Violating Paths:|  3634   |  3601   |   183   |   33    |   33    |   N/A   |
|          All Paths:|  3753   |  3720   |  3720   |   33    |   33    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.479%
------------------------------------------------------------
**optDesign ... cpu = 0:03:38, real = 0:03:40, mem = 401.7M **
*** Finished optDesign ***

*** Memory Usage v0.159.2.9 (Current mem = 401.707M, initial mem = 50.648M) ***
--- Ending "Encounter" (totcpu=0:10:25, real=0:40:40, mem=401.7M) ---
