
---------- Begin Simulation Statistics ----------
final_tick                               1433439915500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61356                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702968                       # Number of bytes of host memory used
host_op_rate                                    61520                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25526.93                       # Real time elapsed on the host
host_tick_rate                               56154025                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1566222928                       # Number of instructions simulated
sim_ops                                    1570426697                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.433440                       # Number of seconds simulated
sim_ticks                                1433439915500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.237082                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              190946329                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           224017910                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12859538                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        291917878                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          30273962                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       30937469                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          663507                       # Number of indirect misses.
system.cpu0.branchPred.lookups              378727742                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2276356                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100279                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8305278                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 343026575                       # Number of branches committed
system.cpu0.commit.bw_lim_events             51549337                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309776                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      161991882                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1408187651                       # Number of instructions committed
system.cpu0.commit.committedOps            1410291234                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2468486107                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.571318                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.418366                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1836686223     74.41%     74.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    364191210     14.75%     89.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     90556475      3.67%     92.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     77237945      3.13%     95.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     31672534      1.28%     97.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8342450      0.34%     97.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5273374      0.21%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2976559      0.12%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     51549337      2.09%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2468486107                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            29098554                       # Number of function calls committed.
system.cpu0.commit.int_insts               1363649441                       # Number of committed integer instructions.
system.cpu0.commit.loads                    423705702                       # Number of loads committed
system.cpu0.commit.membars                    4203751                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203757      0.30%      0.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       798541535     56.62%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       12622000      0.89%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3672708      0.26%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      425805973     30.19%     88.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     165445211     11.73%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1410291234                       # Class of committed instruction
system.cpu0.commit.refs                     591251212                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1408187651                       # Number of Instructions Simulated
system.cpu0.committedOps                   1410291234                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.029545                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.029545                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            527454650                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4566595                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           187668308                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1593168302                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               839627528                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1109766429                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8321647                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             15199955                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9237068                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  378727742                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                281459768                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1637634359                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4523935                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1625252443                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 212                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          657                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               25752020                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.132516                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         843896006                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         221220291                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.568672                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2494407322                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.652402                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.880533                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1321798185     52.99%     52.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               875643729     35.10%     88.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               184193548      7.38%     95.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                86846316      3.48%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12276587      0.49%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                10322014      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1221496      0.05%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2102185      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3262      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2494407322                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      363572852                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8430549                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               362058602                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.542940                       # Inst execution rate
system.cpu0.iew.exec_refs                   678088483                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 200145179                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              405820108                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            476951098                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106299                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5143140                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           205176566                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1572229652                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            477943304                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8289808                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1551712100                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1564819                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             17693216                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8321647                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             22030467                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       980369                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        36106667                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        30858                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        17200                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8458227                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     53245396                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     37631055                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         17200                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       541826                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7888723                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                678355958                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1537698492                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.849697                       # average fanout of values written-back
system.cpu0.iew.wb_producers                576396734                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.538037                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1537819538                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1916136053                       # number of integer regfile reads
system.cpu0.int_regfile_writes              989825582                       # number of integer regfile writes
system.cpu0.ipc                              0.492721                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.492721                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205727      0.27%      0.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            860029717     55.13%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            12624791      0.81%     56.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3673619      0.24%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           481259124     30.85%     87.29% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          198208880     12.71%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1560001909                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5207817                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003338                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 936491     17.98%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  1987      0.04%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 838545     16.10%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     34.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2804710     53.86%     87.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               626080     12.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1561003944                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5619961246                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1537698441                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1734184884                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1565919272                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1560001909                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310380                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      161938409                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           342396                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           604                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     36691637                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2494407322                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.625400                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.847792                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1377848729     55.24%     55.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          775529478     31.09%     86.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          274892129     11.02%     97.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43837623      1.76%     99.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           14650033      0.59%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2802806      0.11%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3681373      0.15%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             848304      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             316847      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2494407322                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.545841                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         22289981                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        11715538                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           476951098                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          205176566                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1892                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2857980174                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10163454                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              445150191                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            911014845                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              15985995                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               849460762                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              32708808                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                49729                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1964286670                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1588158616                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1027497863                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1107995785                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              34101303                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8321647                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             83302285                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               116483006                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1964286626                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        176652                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5928                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 36134647                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5925                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3989195771                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3170538892                       # The number of ROB writes
system.cpu0.timesIdled                       26521887                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1859                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.857478                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               24781259                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            30648073                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2842896                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33006253                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2162473                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2175005                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           12532                       # Number of indirect misses.
system.cpu1.branchPred.lookups               41835074                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       148588                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100007                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1929159                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34318125                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6240057                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300702                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17913849                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           158035277                       # Number of instructions committed
system.cpu1.commit.committedOps             160135463                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    554355694                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.288868                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.091415                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    489440690     88.29%     88.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     32837976      5.92%     94.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     12953058      2.34%     96.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      5956567      1.07%     97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3084284      0.56%     98.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2301530      0.42%     98.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1034296      0.19%     98.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       507236      0.09%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6240057      1.13%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    554355694                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3697304                       # Number of function calls committed.
system.cpu1.commit.int_insts                152828495                       # Number of committed integer instructions.
system.cpu1.commit.loads                     38893943                       # Number of loads committed
system.cpu1.commit.membars                    4200136                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200136      2.62%      2.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98357354     61.42%     64.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         265371      0.17%     64.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          526963      0.33%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40993950     25.60%     90.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      15791677      9.86%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        160135463                       # Class of committed instruction
system.cpu1.commit.refs                      56785639                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  158035277                       # Number of Instructions Simulated
system.cpu1.committedOps                    160135463                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.562111                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.562111                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            415375430                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               930238                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            23360856                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             185307215                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                42376924                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 92817681                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1930417                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2299650                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5538553                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   41835074                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 33091985                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    510444099                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               779619                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     191793966                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                5688310                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.074315                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          44750742                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          26943732                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.340701                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         558039005                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.347457                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.771552                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               429960029     77.05%     77.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                86402358     15.48%     92.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                26191651      4.69%     97.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10362330      1.86%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2286875      0.41%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2140903      0.38%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  694427      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     189      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     243      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           558039005                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        4900230                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2002709                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                37079098                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.306972                       # Inst execution rate
system.cpu1.iew.exec_refs                    61366199                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  18517656                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              339474194                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             43658202                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100703                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1780499                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            19062313                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          178004562                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             42848543                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1635690                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            172806521                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1128516                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9427835                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1930417                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13408135                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       100254                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1442111                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        28347                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1669                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3571                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4764259                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1170617                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1669                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       408703                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1594006                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 93932232                       # num instructions consuming a value
system.cpu1.iew.wb_count                    171504682                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.821468                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 77162328                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.304659                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     171576868                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               218261431                       # number of integer regfile reads
system.cpu1.int_regfile_writes              115779374                       # number of integer regfile writes
system.cpu1.ipc                              0.280732                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.280732                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200238      2.41%      2.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            107327282     61.53%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              265406      0.15%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               527036      0.30%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            45618160     26.15%     90.54% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           16504077      9.46%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             174442211                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4124289                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.023643                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 687708     16.67%     16.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  3137      0.08%     16.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 401233      9.73%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     26.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2465187     59.77%     86.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               567020     13.75%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             174366246                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         911284172                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    171504670                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        195875067                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 171703499                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                174442211                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301063                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17869098                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           236484                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           361                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7645022                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    558039005                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.312599                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.788911                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          447573015     80.20%     80.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           73739432     13.21%     93.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           22917647      4.11%     97.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5652217      1.01%     98.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5490930      0.98%     99.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             996990      0.18%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             901148      0.16%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             585732      0.10%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             181894      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      558039005                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.309878                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14995262                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2864393                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            43658202                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           19062313                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       562939235                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2303925946                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              369687773                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            107576538                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              15341754                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                46178873                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5704066                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                54801                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            231577381                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             182755036                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          123620581                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 93378634                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              24966764                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1930417                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             46833650                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16044043                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       231577369                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29658                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               617                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 30343500                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           618                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   726164689                       # The number of ROB reads
system.cpu1.rob.rob_writes                  359817328                       # The number of ROB writes
system.cpu1.timesIdled                         517755                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         21360358                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 7827                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            21495488                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                662554                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     24193805                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      48270720                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2713405                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       646117                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     78600991                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     12835517                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    157201363                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       13481634                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1433439915500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           20110353                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5490117                       # Transaction distribution
system.membus.trans_dist::CleanEvict         18586683                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              364                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            280                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4082405                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4082403                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      20110357                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           514                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     72463476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               72463476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1899703872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1899703872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              534                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          24193920                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                24193920    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            24193920                       # Request fanout histogram
system.membus.respLayer1.occupancy       125346013623                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         76751078349                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1433439915500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1433439915500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1433439915500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1433439915500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1433439915500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1433439915500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1433439915500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1433439915500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1433439915500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1433439915500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       725961500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   743199096.788842                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        68500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1748545500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1428358185000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5081730500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1433439915500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    249781535                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       249781535                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    249781535                       # number of overall hits
system.cpu0.icache.overall_hits::total      249781535                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31678232                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31678232                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31678232                       # number of overall misses
system.cpu0.icache.overall_misses::total     31678232                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 530332687497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 530332687497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 530332687497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 530332687497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    281459767                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    281459767                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    281459767                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    281459767                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.112550                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.112550                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.112550                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.112550                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 16741.233775                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16741.233775                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 16741.233775                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16741.233775                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2328                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               46                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.608696                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29581680                       # number of writebacks
system.cpu0.icache.writebacks::total         29581680                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2096518                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2096518                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2096518                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2096518                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29581714                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29581714                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29581714                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29581714                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 481186527498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 481186527498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 481186527498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 481186527498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.105101                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.105101                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.105101                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.105101                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16266.350472                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16266.350472                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16266.350472                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16266.350472                       # average overall mshr miss latency
system.cpu0.icache.replacements              29581680                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    249781535                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      249781535                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31678232                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31678232                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 530332687497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 530332687497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    281459767                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    281459767                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.112550                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.112550                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 16741.233775                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16741.233775                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2096518                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2096518                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29581714                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29581714                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 481186527498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 481186527498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.105101                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.105101                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16266.350472                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16266.350472                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1433439915500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999969                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          279363045                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29581680                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.443786                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999969                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        592501246                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       592501246                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1433439915500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    516830857                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       516830857                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    516830857                       # number of overall hits
system.cpu0.dcache.overall_hits::total      516830857                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     80457386                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      80457386                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     80457386                       # number of overall misses
system.cpu0.dcache.overall_misses::total     80457386                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2474404035380                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2474404035380                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2474404035380                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2474404035380                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    597288243                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    597288243                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    597288243                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    597288243                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.134704                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.134704                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.134704                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.134704                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30754.218580                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30754.218580                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30754.218580                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30754.218580                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     26691535                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       111888                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2305985                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1273                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    11.574895                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    87.893166                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     44937263                       # number of writebacks
system.cpu0.dcache.writebacks::total         44937263                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     36435216                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     36435216                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     36435216                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     36435216                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     44022170                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     44022170                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     44022170                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     44022170                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 984211970022                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 984211970022                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 984211970022                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 984211970022                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.073703                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.073703                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.073703                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.073703                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22357.188890                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22357.188890                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22357.188890                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22357.188890                       # average overall mshr miss latency
system.cpu0.dcache.replacements              44937263                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    382355417                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      382355417                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     49491478                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     49491478                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1433908400000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1433908400000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    431846895                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    431846895                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.114604                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.114604                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28972.834475                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28972.834475                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     16191426                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     16191426                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     33300052                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     33300052                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 706904571500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 706904571500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.077111                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.077111                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 21228.332361                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21228.332361                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    134475440                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     134475440                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     30965908                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     30965908                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1040495635380                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1040495635380                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    165441348                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    165441348                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.187172                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.187172                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 33601.328124                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33601.328124                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     20243790                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     20243790                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10722118                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10722118                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 277307398522                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 277307398522                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.064809                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.064809                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25863.117578                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25863.117578                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2172                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2172                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1761                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1761                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11799500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11799500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.447750                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.447750                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6700.454287                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6700.454287                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1752                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1752                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       630500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       630500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002288                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002288                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 70055.555556                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70055.555556                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3707                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3707                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          172                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          172                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       839500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       839500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3879                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3879                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.044341                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044341                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4880.813953                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4880.813953                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          172                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          172                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       667500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       667500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.044341                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044341                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3880.813953                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3880.813953                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1184267                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1184267                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       916012                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       916012                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  93913368500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  93913368500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100279                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100279                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.436138                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.436138                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 102524.168352                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 102524.168352                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       916012                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       916012                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  92997356500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  92997356500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.436138                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.436138                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 101524.168352                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 101524.168352                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1433439915500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999507                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          562959533                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         44937887                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.527503                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           280500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999507                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1243730587                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1243730587                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1433439915500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            27902669                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            38069288                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              641158                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              906271                       # number of demand (read+write) hits
system.l2.demand_hits::total                 67519386                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           27902669                       # number of overall hits
system.l2.overall_hits::.cpu0.data           38069288                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             641158                       # number of overall hits
system.l2.overall_hits::.cpu1.data             906271                       # number of overall hits
system.l2.overall_hits::total                67519386                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1679043                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6867063                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5228                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2527687                       # number of demand (read+write) misses
system.l2.demand_misses::total               11079021                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1679043                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6867063                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5228                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2527687                       # number of overall misses
system.l2.overall_misses::total              11079021                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 136199327000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 574682445000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    475741000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 259863260000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     971220773000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 136199327000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 574682445000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    475741000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 259863260000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    971220773000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29581712                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        44936351                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          646386                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3433958                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             78598407                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29581712                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       44936351                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         646386                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3433958                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            78598407                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.056759                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.152818                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.008088                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.736086                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.140957                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.056759                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.152818                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.008088                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.736086                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.140957                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81117.235830                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83686.787932                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90998.661056                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102806.739917                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87663.050102                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81117.235830                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83686.787932                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90998.661056                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102806.739917                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87663.050102                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  12518698                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5490119                       # number of writebacks
system.l2.writebacks::total                   5490119                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             73                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         644606                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         402952                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1047647                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            73                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        644606                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        402952                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1047647                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1678970                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6222457                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2124735                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10031374                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1678970                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6222457                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2124735                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     14818880                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         24850254                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 119404997000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 467007110001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    422757500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 207868437503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 794703302004                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 119404997000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 467007110001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    422757500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 207868437503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1100686120955                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1895389422959                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.056757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.138473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.008063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.618742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.127628                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.056757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.138473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.008063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.618742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.316167                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71118.005086                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 75051.882239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81112.336915                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97832.641484                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79221.779788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71118.005086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 75051.882239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81112.336915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97832.641484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74275.931849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76272.436610                       # average overall mshr miss latency
system.l2.replacements                       36319826                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14058718                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14058718                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     14058718                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14058718                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     63676415                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         63676415                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     63676415                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     63676415                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     14818880                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       14818880                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1100686120955                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1100686120955                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74275.931849                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74275.931849                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            92                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                105                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       724000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       754500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          104                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              118                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.884615                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.928571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.889831                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7869.565217                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2346.153846                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7185.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           92                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           105                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1853500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       266500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2120000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.884615                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.928571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.889831                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20146.739130                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20190.476190                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data         6100                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4357.142857                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       102500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       141500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20214.285714                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8627279                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           315981                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8943260                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3011323                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1579695                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4591018                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 256843388000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 167667184000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  424510572000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11638602                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1895676                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13534278                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.258736                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.833315                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.339214                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85292.540189                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106138.959736                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92465.455810                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       368735                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       225614                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           594349                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2642588                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1354081                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3996669                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 202243608501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 136287403502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 338531012003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.227054                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.714300                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.295300                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76532.402516                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 100649.372897                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84703.289665                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      27902669                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        641158                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           28543827                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1679043                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5228                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1684271                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 136199327000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    475741000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 136675068000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29581712                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       646386                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30228098                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.056759                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.008088                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.055719                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81117.235830                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90998.661056                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81147.907908                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           73                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            89                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1678970                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5212                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1684182                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 119404997000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    422757500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 119827754500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.056757                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.008063                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.055716                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71118.005086                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81112.336915                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71148.934319                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     29442009                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       590290                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          30032299                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3855740                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       947992                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4803732                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 317839057000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  92196076000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 410035133000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     33297749                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1538282                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      34836031                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.115796                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.616267                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.137896                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82432.699560                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 97254.065435                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85357.620492                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       275871                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       177338                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       453209                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3579869                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       770654                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4350523                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 264763501500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  71581034001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 336344535501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.107511                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.500984                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.124886                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73958.991656                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92883.491166                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77311.287747                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          144                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           96                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               240                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          546                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          424                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             970                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     19394000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     12099500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     31493500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          690                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          520                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1210                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.791304                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.815385                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.801653                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 35520.146520                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 28536.556604                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 32467.525773                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          279                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          182                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          461                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          267                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          242                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          509                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5308995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      4769500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10078495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.386957                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.465385                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.420661                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19883.876404                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19708.677686                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19800.579568                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1433439915500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1433439915500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999954                       # Cycle average of tags in use
system.l2.tags.total_refs                   169447380                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  36320522                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.665334                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.166486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.290398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.909622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.101161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.028239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    26.504048                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.393226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.035787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.139213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.414126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            53                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.828125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.171875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1286999594                       # Number of tag accesses
system.l2.tags.data_accesses               1286999594                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1433439915500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     107454080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     401203264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        333568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     138708608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    900637056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1548336576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    107454080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       333568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     107787648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    351367488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       351367488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1678970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6268801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2167322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     14072454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            24192759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5490117                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5490117                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         74962389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        279888442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           232705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         96766252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    628304714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1080154501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     74962389                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       232705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         75195093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      245121881                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            245121881                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      245121881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        74962389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       279888442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          232705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        96766252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    628304714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1325276381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4649572.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1678970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5395266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2141748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  14040461.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005430723250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       284458                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       284458                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            45590183                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4380326                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    24192760                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5490117                       # Number of write requests accepted
system.mem_ctrls.readBursts                  24192760                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5490117                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 931103                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                840545                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            905092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            900925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            904956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            968021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3693166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4426243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1050065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            940347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            947865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            940966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           951192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1270868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1153582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1936673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           900348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1371348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            276570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            278452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            276616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            276869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            279782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            279219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            281718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            283905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            292873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            289153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           288850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           328624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           385039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           275898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           278437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           277546                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 607823736049                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               116308285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1043979804799                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26129.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44879.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 18602321                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2543468                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              24192760                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5490117                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6730308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 5555573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4772532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2073647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1664179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1240552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  445252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  326540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  225461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   90090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  56420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  37632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  18746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  12469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   7558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  35021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  38337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 116432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 203593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 259518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 289342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 302174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 304991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 306803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 309688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 315576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 327191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 315339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 310003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 302930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 295766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 293810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 296480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6765407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    264.036337                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   180.002653                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   267.217952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1957511     28.93%     28.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2884530     42.64%     71.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       603737      8.92%     80.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       347767      5.14%     85.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       230309      3.40%     89.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        79782      1.18%     90.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        80574      1.19%     91.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        87191      1.29%     92.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       494006      7.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6765407                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       284458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      81.775331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     54.753194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    407.171989                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       284453    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-204799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        284458                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       284458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.345299                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.322286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.909339                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           243373     85.56%     85.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3471      1.22%     86.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            24322      8.55%     95.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8863      3.12%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3187      1.12%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              850      0.30%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              249      0.09%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              119      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               22      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        284458                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1488746048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                59590592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               297571264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1548336640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            351367488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1038.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       207.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1080.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    245.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1433439912500                       # Total gap between requests
system.mem_ctrls.avgGap                      48291.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    107454080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    345297024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       333568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    137071872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    898589504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    297571264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 74962388.613630041480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 240886988.192704617977                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 232704.556635460875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 95624428.005542039871                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 626876295.464788913727                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 207592422.104559451342                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1678970                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6268801                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5212                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2167322                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     14072455                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5490117                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  50306112559                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 217095968799                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    203033323                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 118367071411                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 658007618707                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 34808983234688                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29962.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     34631.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38954.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54614.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46758.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6340298.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          22553068020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11987217165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         67636091880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12613712400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     113153994720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     622971512460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25833338400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       876748935045                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        611.639822                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  61142476466                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  47865480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1324431959034                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          25752023640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13687502400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         98452139100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11656943820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     113153994720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     628538742930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21145144320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       912386490930                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.501385                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  48594192416                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  47865480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1336980243084                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                161                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    14217682543.209877                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   67892947450.367821                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           77     95.06%     95.06% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.23%     96.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.23%     97.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.23%     98.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.23%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        37000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 538811446000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   281807629500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1151632286000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1433439915500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     32433248                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        32433248                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     32433248                       # number of overall hits
system.cpu1.icache.overall_hits::total       32433248                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       658737                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        658737                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       658737                       # number of overall misses
system.cpu1.icache.overall_misses::total       658737                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   9646296500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   9646296500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   9646296500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   9646296500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     33091985                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     33091985                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     33091985                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     33091985                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.019906                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.019906                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.019906                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.019906                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 14643.623328                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14643.623328                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 14643.623328                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14643.623328                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          469                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    78.166667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       646354                       # number of writebacks
system.cpu1.icache.writebacks::total           646354                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        12351                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12351                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        12351                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12351                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       646386                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       646386                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       646386                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       646386                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   8882934000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   8882934000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   8882934000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   8882934000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.019533                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.019533                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.019533                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.019533                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 13742.460387                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13742.460387                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 13742.460387                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13742.460387                       # average overall mshr miss latency
system.cpu1.icache.replacements                646354                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     32433248                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       32433248                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       658737                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       658737                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   9646296500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   9646296500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     33091985                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     33091985                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.019906                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.019906                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 14643.623328                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14643.623328                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        12351                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12351                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       646386                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       646386                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   8882934000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   8882934000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.019533                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.019533                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 13742.460387                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13742.460387                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1433439915500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992405                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           32385001                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           646354                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            50.104124                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        338126500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992405                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999763                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999763                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         66830356                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        66830356                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1433439915500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     44648325                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        44648325                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     44648325                       # number of overall hits
system.cpu1.dcache.overall_hits::total       44648325                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     12217796                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      12217796                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     12217796                       # number of overall misses
system.cpu1.dcache.overall_misses::total     12217796                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1004466215838                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1004466215838                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1004466215838                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1004466215838                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     56866121                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     56866121                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     56866121                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     56866121                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.214852                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.214852                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.214852                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.214852                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82213.372677                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82213.372677                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82213.372677                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82213.372677                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6720688                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       121199                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           117904                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1230                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.001357                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    98.535772                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3434186                       # number of writebacks
system.cpu1.dcache.writebacks::total          3434186                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9560150                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9560150                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9560150                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9560150                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2657646                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2657646                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2657646                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2657646                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 200240660828                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 200240660828                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 200240660828                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 200240660828                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046735                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046735                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046735                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046735                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 75345.121520                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 75345.121520                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 75345.121520                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 75345.121520                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3434186                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     34191557                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       34191557                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6883333                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6883333                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 495406875000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 495406875000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     41074890                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     41074890                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.167580                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.167580                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 71971.946585                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 71971.946585                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5344734                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5344734                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1538599                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1538599                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 101749633500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 101749633500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037458                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037458                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 66131.352939                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66131.352939                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     10456768                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      10456768                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      5334463                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5334463                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 509059340838                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 509059340838                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     15791231                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     15791231                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.337812                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.337812                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 95428.413476                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 95428.413476                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4215416                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4215416                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1119047                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1119047                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  98491027328                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  98491027328                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.070865                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.070865                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 88013.307152                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 88013.307152                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          151                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          151                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6259500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6259500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.317895                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.317895                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41453.642384                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41453.642384                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         9000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         9000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006316                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006316                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          347                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          347                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       504500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       504500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          456                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          456                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.239035                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.239035                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4628.440367                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4628.440367                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       395500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       395500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.239035                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.239035                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3628.440367                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3628.440367                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1322349                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1322349                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       777658                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       777658                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77483195500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77483195500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100007                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100007                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.370312                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.370312                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99636.595393                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99636.595393                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       777658                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       777658                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76705537500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76705537500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.370312                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.370312                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98636.595393                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98636.595393                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1433439915500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.358435                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           49405535                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3435170                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.382268                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        338138000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.358435                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.948701                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.948701                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        121369319                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       121369319                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1433439915500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          65064859                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19548837                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     64540765                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        30829707                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         21871927                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             377                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           281                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            658                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13535150                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13535149                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30228100                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     34836761                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1210                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1210                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     88745104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    134812775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1939126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10304097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             235801102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3786456960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5751911232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     82735360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    439561216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            10060664768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        58193889                       # Total snoops (count)
system.tol2bus.snoopTraffic                 351470272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        136793633                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.123124                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.342653                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              120597190     88.16%     88.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1               15550325     11.37%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 646116      0.47%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          136793633                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       157200165997                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       67423589913                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       45018463617                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5156891836                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         970879392                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1638891496500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1055553                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709072                       # Number of bytes of host memory used
host_op_rate                                  1058517                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1544.58                       # Real time elapsed on the host
host_tick_rate                              133014671                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1630383474                       # Number of instructions simulated
sim_ops                                    1634961703                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.205452                       # Number of seconds simulated
sim_ticks                                205451581000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            79.849594                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5032753                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             6302791                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           828651                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7653321                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            396427                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         455879                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           59452                       # Number of indirect misses.
system.cpu0.branchPred.lookups                9514117                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        33336                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        105388                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           577384                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   6298989                       # Number of branches committed
system.cpu0.commit.bw_lim_events               675023                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         706966                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        8246007                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27166980                       # Number of instructions committed
system.cpu0.commit.committedOps              27425425                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    116192005                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.236035                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.894232                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    102505256     88.22%     88.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8603540      7.40%     95.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1746833      1.50%     97.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1698894      1.46%     98.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       412652      0.36%     98.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       221864      0.19%     99.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       224176      0.19%     99.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       103767      0.09%     99.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       675023      0.58%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    116192005                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2868                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              826560                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26594147                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5460668                       # Number of loads committed
system.cpu0.commit.membars                     422074                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       422704      1.54%      1.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16605215     60.55%     62.09% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         181465      0.66%     62.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           75530      0.28%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           420      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1261      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           210      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          244      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5565582     20.29%     83.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4572061     16.67%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          474      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          243      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27425425                       # Class of committed instruction
system.cpu0.commit.refs                      10138360                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27166980                       # Number of Instructions Simulated
system.cpu0.committedOps                     27425425                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.107903                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.107903                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             65523413                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               253923                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4566272                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              37799029                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                31085800                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 19952765                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                597855                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               585763                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               569264                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    9514117                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4612016                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     79169874                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               330471                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          435                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      43155712                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 910                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          926                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1698514                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.043194                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          37707695                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5429180                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.195924                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         117729097                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.371573                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.857846                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                89213663     75.78%     75.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                21060394     17.89%     93.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3318843      2.82%     96.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1965139      1.67%     98.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1499747      1.27%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  331210      0.28%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   96211      0.08%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   31969      0.03%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  211921      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           117729097                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2499                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1812                       # number of floating regfile writes
system.cpu0.idleCycles                      102538150                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              627451                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 7074337                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.150338                       # Inst execution rate
system.cpu0.iew.exec_refs                    13004049                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4947469                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                2023949                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8283632                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            394526                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           167004                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5184029                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           35585655                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8056580                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           421883                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             33114644                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 15308                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8165232                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                597855                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8166935                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       238526                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           96722                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1323                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          697                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          107                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2822964                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       506338                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           697                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       235208                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        392243                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 18353097                       # num instructions consuming a value
system.cpu0.iew.wb_count                     31888915                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.741158                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 13602545                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.144774                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      31962736                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                43092559                       # number of integer regfile reads
system.cpu0.int_regfile_writes               20370824                       # number of integer regfile writes
system.cpu0.ipc                              0.123336                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.123336                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           442882      1.32%      1.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             19543748     58.28%     59.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              254260      0.76%     60.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                75613      0.23%     60.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 26      0.00%     60.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                420      0.00%     60.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1261      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              4      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                210      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               244      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     60.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8338900     24.87%     85.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4878154     14.55%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            535      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           269      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              33536526                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3050                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6022                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2917                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3054                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     189683                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005656                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  22082     11.64%     11.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    65      0.03%     11.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    108      0.06%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     11.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                126003     66.43%     78.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                41344     21.80%     99.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               78      0.04%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              33280277                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         185058786                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     31885998                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         43743478                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  34594533                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 33536526                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             991122                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        8160238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            72975                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        284156                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4323879                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    117729097                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.284862                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.713424                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           95607906     81.21%     81.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           15033975     12.77%     93.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4198227      3.57%     97.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1958710      1.66%     99.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             621000      0.53%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             171421      0.15%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              92319      0.08%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              29364      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              16175      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      117729097                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.152254                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           662963                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          156860                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8283632                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5184029                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  23159                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2151                       # number of misc regfile writes
system.cpu0.numCycles                       220267247                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   190635966                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               10350202                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16752717                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                166908                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                31952890                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5597957                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                11343                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             47223644                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              36321053                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           23562551                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 19592063                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7036290                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                597855                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             12925940                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 6809846                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2508                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        47221136                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      42310147                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            285175                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2872875                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        290592                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   151014084                       # The number of ROB reads
system.cpu0.rob.rob_writes                   72884382                       # The number of ROB writes
system.cpu0.timesIdled                        1239756                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                19933                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.079645                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5246376                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7082075                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           587160                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7410501                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            843819                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         951475                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          107656                       # Number of indirect misses.
system.cpu1.branchPred.lookups                9604656                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       109179                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         74239                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           419732                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8492589                       # Number of branches committed
system.cpu1.commit.bw_lim_events               825227                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         409321                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        1955483                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            36993566                       # Number of instructions committed
system.cpu1.commit.committedOps              37109581                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     92202911                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.402477                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.111149                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     73414224     79.62%     79.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11380092     12.34%     91.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3160069      3.43%     95.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2008124      2.18%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       749842      0.81%     98.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       311728      0.34%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       250080      0.27%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       103525      0.11%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       825227      0.90%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     92202911                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                     79621                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1497907                       # Number of function calls committed.
system.cpu1.commit.int_insts                 36545020                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6485425                       # Number of loads committed
system.cpu1.commit.membars                     188063                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       206426      0.56%      0.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24028657     64.75%     65.31% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         210848      0.57%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           68326      0.18%     66.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         12242      0.03%     66.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         36726      0.10%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          6121      0.02%     66.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         6121      0.02%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.22% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6547390     17.64%     83.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5968313     16.08%     99.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        12274      0.03%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         6137      0.02%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         37109581                       # Class of committed instruction
system.cpu1.commit.refs                      12534114                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   36993566                       # Number of Instructions Simulated
system.cpu1.committedOps                     37109581                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.375087                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.375087                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             16027591                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               169872                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5111094                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              40124064                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                52218498                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 23827059                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                463840                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               240248                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               256493                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    9604656                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5531980                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     37089528                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               315075                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles         3633                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      41726832                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                 267                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          369                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1262650                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.035204                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          55068359                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6090195                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.152940                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          92793481                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.452125                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.913949                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                64628629     69.65%     69.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                21130171     22.77%     92.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3697164      3.98%     96.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1606625      1.73%     98.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  976896      1.05%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  303970      0.33%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  167677      0.18%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   82368      0.09%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  199981      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            92793481                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    67355                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   49002                       # number of floating regfile writes
system.cpu1.idleCycles                      180037271                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              440589                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 8743805                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.141754                       # Inst execution rate
system.cpu1.iew.exec_refs                    13280933                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6125779                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                 270196                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7032052                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            252824                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           231850                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6204549                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           39062196                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              7155154                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           304093                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             38674729                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                   918                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1682894                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                463840                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1684714                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       119287                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          345969                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1276                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          623                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads           46                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       546627                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       155860                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           623                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       190877                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        249712                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 16305103                       # num instructions consuming a value
system.cpu1.iew.wb_count                     38181926                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.771588                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 12580826                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.139947                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      38241991                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                50586346                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24145031                       # number of integer regfile writes
system.cpu1.ipc                              0.135592                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.135592                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           250064      0.64%      0.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             24993278     64.12%     64.76% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              212894      0.55%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                68461      0.18%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              12242      0.03%     65.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              36726      0.09%     65.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              1      0.00%     65.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               6121      0.02%     65.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              6121      0.02%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             7302788     18.74%     84.38% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6071699     15.58%     99.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          12285      0.03%     99.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          6142      0.02%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              38978822                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                  79638                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             159276                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses        79624                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes             79655                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     285499                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007324                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  11883      4.16%      4.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  3976      1.39%      5.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   3248      1.14%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      6.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                175367     61.42%     68.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                91025     31.88%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              38934619                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         170902590                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     38102302                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         40935773                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  38610129                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 38978822                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             452067                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        1952615                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            25242                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         42746                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       773739                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     92793481                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.420060                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.833041                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           66721925     71.90%     71.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           18265240     19.68%     91.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4584496      4.94%     96.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2019518      2.18%     98.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             762479      0.82%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             278617      0.30%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             103110      0.11%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              40393      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              17703      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       92793481                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.142868                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           291530                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           93680                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7032052                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6204549                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 135379                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 61210                       # number of misc regfile writes
system.cpu1.numCycles                       272830752                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   137999193                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                1989336                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             23299192                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                 11503                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                52766790                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                488132                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  278                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             51394365                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39607559                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           25034839                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 23524064                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6998852                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                463840                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7630606                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1735647                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            67355                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        51327010                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       6418845                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            155930                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1216658                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        155944                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   130037967                       # The number of ROB reads
system.cpu1.rob.rob_writes                   78720885                       # The number of ROB writes
system.cpu1.timesIdled                        2270521                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          7600855                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                34706                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7736715                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                240773                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9047218                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17508816                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       727148                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       563968                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5922026                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4726388                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11867810                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5290356                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 205451581000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8576014                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1106546                       # Transaction distribution
system.membus.trans_dist::WritebackClean            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7366209                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            99400                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          48856                       # Transaction distribution
system.membus.trans_dist::ReadExReq            309323                       # Transaction distribution
system.membus.trans_dist::ReadExResp           306541                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8576018                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2457                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     26391371                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               26391371                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    639302912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               639302912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           121063                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9036054                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9036054    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9036054                       # Request fanout histogram
system.membus.respLayer1.occupancy        46062780492                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             22.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23705673161                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   205451581000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 205451581000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 205451581000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 205451581000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 205451581000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   205451581000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 205451581000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 205451581000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 205451581000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 205451581000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13088                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6544                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    14566206.448655                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3640165.867431                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6544    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     78973000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6544                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   110130326000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  95321255000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 205451581000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3273518                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3273518                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3273518                       # number of overall hits
system.cpu0.icache.overall_hits::total        3273518                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1338494                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1338494                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1338494                       # number of overall misses
system.cpu0.icache.overall_misses::total      1338494                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  84474832993                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  84474832993                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  84474832993                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  84474832993                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4612012                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4612012                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4612012                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4612012                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.290219                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.290219                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.290219                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.290219                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 63111.850328                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 63111.850328                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 63111.850328                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 63111.850328                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        21054                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              437                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.178490                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1219718                       # number of writebacks
system.cpu0.icache.writebacks::total          1219718                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       118629                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       118629                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       118629                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       118629                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1219865                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1219865                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1219865                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1219865                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  76096902994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  76096902994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  76096902994                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  76096902994                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.264497                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.264497                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.264497                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.264497                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 62381.413512                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62381.413512                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 62381.413512                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62381.413512                       # average overall mshr miss latency
system.cpu0.icache.replacements               1219718                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3273518                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3273518                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1338494                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1338494                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  84474832993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  84474832993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4612012                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4612012                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.290219                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.290219                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 63111.850328                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 63111.850328                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       118629                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       118629                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1219865                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1219865                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  76096902994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  76096902994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.264497                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.264497                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 62381.413512                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62381.413512                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 205451581000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998307                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4493584                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1219896                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.683580                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998307                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999947                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999947                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10443888                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10443888                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 205451581000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7304453                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7304453                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7304453                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7304453                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4216921                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4216921                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4216921                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4216921                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 318860265752                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 318860265752                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 318860265752                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 318860265752                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11521374                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11521374                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11521374                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11521374                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.366009                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.366009                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.366009                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.366009                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 75614.474578                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 75614.474578                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 75614.474578                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 75614.474578                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     20605379                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          804                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           318593                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    64.676182                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           67                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1376233                       # number of writebacks
system.cpu0.dcache.writebacks::total          1376233                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2723869                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2723869                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2723869                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2723869                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1493052                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1493052                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1493052                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1493052                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 120249557110                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 120249557110                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 120249557110                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 120249557110                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.129590                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.129590                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.129590                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.129590                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 80539.430047                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80539.430047                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 80539.430047                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80539.430047                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1376232                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5173313                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5173313                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1934696                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1934696                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 150802741500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 150802741500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      7108009                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7108009                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.272185                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.272185                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 77946.479188                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 77946.479188                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       875668                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       875668                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1059028                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1059028                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  86284004000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  86284004000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.148991                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.148991                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 81474.714550                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81474.714550                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2131140                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2131140                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2282225                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2282225                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 168057524252                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 168057524252                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4413365                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4413365                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.517117                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.517117                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 73637.579227                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 73637.579227                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1848201                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1848201                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       434024                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       434024                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  33965553110                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  33965553110                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.098343                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.098343                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 78257.315517                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 78257.315517                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       153797                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       153797                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        22995                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        22995                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   1070010500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   1070010500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       176792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       176792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.130068                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.130068                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 46532.311372                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 46532.311372                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        19752                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        19752                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3243                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3243                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     42898000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     42898000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.018344                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018344                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 13227.875424                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13227.875424                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       138975                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       138975                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        19796                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        19796                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     97951500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     97951500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       158771                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       158771                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.124683                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.124683                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4948.045060                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4948.045060                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        19718                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        19718                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     78239500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     78239500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.124191                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.124191                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3967.922710                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3967.922710                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       167000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       167000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       161000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       161000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        74533                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          74533                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        30855                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        30855                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    461979494                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    461979494                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       105388                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       105388                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.292775                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.292775                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 14972.597440                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 14972.597440                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        30854                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        30854                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    431099494                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    431099494                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.292766                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.292766                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 13972.240034                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 13972.240034                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 205451581000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.589627                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9237921                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1468353                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.291349                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.589627                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.987176                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.987176                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25392971                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25392971                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 205451581000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              475055                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              191050                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              915531                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              164173                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1745809                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             475055                       # number of overall hits
system.l2.overall_hits::.cpu0.data             191050                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             915531                       # number of overall hits
system.l2.overall_hits::.cpu1.data             164173                       # number of overall hits
system.l2.overall_hits::total                 1745809                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            744744                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1174501                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           1254804                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            814685                       # number of demand (read+write) misses
system.l2.demand_misses::total                3988734                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           744744                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1174501                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          1254804                       # number of overall misses
system.l2.overall_misses::.cpu1.data           814685                       # number of overall misses
system.l2.overall_misses::total               3988734                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  68897067500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 115162412999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 112205837994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  72612988487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     368878306980                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  68897067500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 115162412999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 112205837994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  72612988487                       # number of overall miss cycles
system.l2.overall_miss_latency::total    368878306980                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1219799                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1365551                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         2170335                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          978858                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5734543                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1219799                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1365551                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        2170335                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         978858                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5734543                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.610546                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.860093                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.578161                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.832281                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.695563                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.610546                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.860093                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.578161                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.832281                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.695563                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92511.074275                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98052.205148                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89421.007579                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 89130.140468                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92480.046797                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92511.074275                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98052.205148                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89421.007579                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 89130.140468                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92480.046797                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               5597                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       135                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      41.459259                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4640412                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1106542                       # number of writebacks
system.l2.writebacks::total                   1106542                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           7250                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         229715                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1725                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         223295                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              461985                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          7250                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        229715                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1725                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        223295                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             461985                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       737494                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       944786                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      1253079                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       591390                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3526749                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       737494                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       944786                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      1253079                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       591390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6318775                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9845524                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  61109986551                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  85705547130                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst  99565310514                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  47044538500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 293425382695                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  61109986551                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  85705547130                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst  99565310514                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  47044538500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 420358311029                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 713783693724                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.604603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.691872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.577367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.604163                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.615001                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.604603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.691872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.577367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.604163                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.716880                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82861.672842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90714.243363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79456.531084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 79549.093661                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83199.961975                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82861.672842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90714.243363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79456.531084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 79549.093661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 66525.285523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72498.294019                       # average overall mshr miss latency
system.l2.replacements                       12664098                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1241284                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1241284                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            3                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              3                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1241287                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1241287                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      4007083                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4007083                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            7                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              7                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      4007090                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4007090                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6318775                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6318775                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 420358311029                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 420358311029                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 66525.285523                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 66525.285523                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1074                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             208                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1282                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         16621                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          5428                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              22049                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     29096000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     12998000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     42094000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        17695                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         5636                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            23331                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.939305                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.963094                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.945052                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1750.556525                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2394.620486                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1909.111524                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              13                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        16612                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         5424                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         22036                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    332548500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    108655000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    441203500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.938796                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.962385                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.944494                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20018.570913                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20032.264012                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20021.941369                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           178                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           277                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                455                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          583                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         7110                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             7693                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2731500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     16133000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     18864500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          761                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         7387                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           8148                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.766097                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.962502                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.944158                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4685.248714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2269.057665                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2452.164305                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           16                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            18                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          567                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         7108                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         7675                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     11995493                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    141095998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    153091491                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.745072                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.962231                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.941949                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21156.072310                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19850.309229                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19946.774072                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            36374                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            58439                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 94813                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         355287                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         350332                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              705619                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  32494875000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  30592338000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   63087213000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       391661                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       408771                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            800432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.907129                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.857037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.881548                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 91460.917512                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 87323.847094                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89406.907977                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       205161                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       201611                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           406772                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       150126                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       148721                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         298847                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  12515784504                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10914632001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23430416505                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.383306                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.363825                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.373357                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 83368.533792                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 73389.985281                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78402.716122                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        475055                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        915531                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1390586                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       744744                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      1254804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1999548                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  68897067500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 112205837994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 181102905494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1219799                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      2170335                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3390134                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.610546                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.578161                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.589814                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92511.074275                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89421.007579                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90571.922001                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         7250                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1725                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          8975                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       737494                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      1253079                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1990573                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  61109986551                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst  99565310514                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 160675297065                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.604603                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.577367                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.587166                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82861.672842                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79456.531084                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80718.113360                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       154676                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       105734                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            260410                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       819214                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       464353                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1283567                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  82667537999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  42020650487                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 124688188486                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       973890                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       570087                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1543977                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.841177                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.814530                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.831338                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100910.797422                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 90492.901924                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97141.939989                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        24554                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        21684                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        46238                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       794660                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       442669                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1237329                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  73189762626                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  36129906499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 109319669125                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.815965                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.776494                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.801391                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92101.984026                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 81618.334464                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88351.335114                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1101                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           94                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1195                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2415                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          249                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2664                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     12168000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2890000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     15058000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3516                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          343                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3859                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.686860                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.725948                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.690334                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  5038.509317                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 11606.425703                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  5652.402402                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          175                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           69                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          244                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         2240                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          180                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2420                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     43310486                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      3745977                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     47056463                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.637088                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.524781                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.627105                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19335.038393                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20810.983333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19444.819421                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 205451581000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 205451581000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999241                       # Cycle average of tags in use
system.l2.tags.total_refs                    15882089                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12665564                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.253958                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.950220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.949403                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.918360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.724040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.080030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    40.377189                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.249222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.030459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.029974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.042563                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.630894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999988                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 100811788                       # Number of tag accesses
system.l2.tags.data_accesses                100811788                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 205451581000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      47200256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      60749632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst      80197184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      38109888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    342226496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          568483456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     47200256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst     80197184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     127397440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     70818944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        70818944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         737504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         949213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        1253081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         595467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5347289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8882554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1106546                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1106546                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        229739074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        295688316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        390345908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        185493282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1665728218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2766994799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    229739074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    390345908                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        620084982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      344698949                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            344698949                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      344698949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       229739074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       295688316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       390345908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       185493282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1665728218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3111693747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1037732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    737500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    841042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   1253079.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    489977.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5296842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000231377750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        64194                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        64194                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15063378                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             978035                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8882559                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1106553                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8882559                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1106553                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 264119                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 68821                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            139461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            141884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            990285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            463373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            563736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1698068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            457077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            768507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            334718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            552015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           313466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           793228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           474267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           394460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           319362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           214532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             43573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             44649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             53498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             51333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             63966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             73119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             39788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             73275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             80052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           157009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           129259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            38671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            45136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            43753                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 239166636472                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                43092195000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            400762367722                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27750.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46500.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6954881                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  829545                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8882559                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1106553                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1834905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1728294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1629212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  985554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  784540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  554855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  328850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  249765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  187415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  123098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  93607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  72507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  21036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  12263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   6986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  37614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  38491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  38942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  39628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  41865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  50827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  76612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 109258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 120725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  87121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  75322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  75113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  76249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  74509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1871745                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    330.170890                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   240.091458                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.186827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       232105     12.40%     12.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       890045     47.55%     59.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       192153     10.27%     70.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       177042      9.46%     79.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        85312      4.56%     84.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        51203      2.74%     86.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        35004      1.87%     88.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        31894      1.70%     90.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       176987      9.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1871745                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        64194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     134.255071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     66.906484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    133.767849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          26826     41.79%     41.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          1771      2.76%     44.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          3321      5.17%     49.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         4471      6.96%     56.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         4192      6.53%     63.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         3877      6.04%     69.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         3984      6.21%     75.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         3067      4.78%     80.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         2560      3.99%     84.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         2175      3.39%     87.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         1992      3.10%     90.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         2453      3.82%     94.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415         1410      2.20%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          820      1.28%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          529      0.82%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          230      0.36%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543          166      0.26%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575          113      0.18%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           89      0.14%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           69      0.11%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           41      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703           21      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735           12      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         64194                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        64194                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.165529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.155702                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.588672                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            58800     91.60%     91.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1308      2.04%     93.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3186      4.96%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              706      1.10%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              154      0.24%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               29      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         64194                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              551580096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                16903616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                66414720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               568483776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             70819392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2684.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       323.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2767.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    344.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  205451559500                       # Total gap between requests
system.mem_ctrls.avgGap                      20567.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     47199936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     53826688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst     80197056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31358528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    338997888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     66414720                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 229737516.597645461559                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 261992084.645968258381                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 390345285.296198368073                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 152632205.833451330662                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1650013528.004926919937                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 323262150.998000860214                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       737506                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       949213                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      1253081                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       595467                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5347292                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1106553                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  30453904950                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  47272224517                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst  47653751483                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  23365702477                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 252016784295                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5103873099652                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41293.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49801.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38029.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     39239.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47129.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4612407.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5965034460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3170498595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         24247761300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3264546240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16218505680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      91608339450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1749542400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       146224228125                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        711.721114                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3784596810                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6860620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 194806364190                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7399203420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3932773680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         37287857460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2152404360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16218505680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      92867895810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        688863360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       160547503770                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        781.437178                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1015503955                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6860620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 197575457045                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              24852                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        12427                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5555839.623401                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   11522119.359676                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        12427    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    572819000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          12427                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   136409162000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  69042419000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 205451581000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3273526                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3273526                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3273526                       # number of overall hits
system.cpu1.icache.overall_hits::total        3273526                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      2258453                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       2258453                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      2258453                       # number of overall misses
system.cpu1.icache.overall_misses::total      2258453                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 132624249489                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 132624249489                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 132624249489                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 132624249489                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5531979                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5531979                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5531979                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5531979                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.408254                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.408254                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.408254                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.408254                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 58723.493245                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58723.493245                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 58723.493245                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58723.493245                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       505820                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             2577                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   196.282499                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      2170314                       # number of writebacks
system.cpu1.icache.writebacks::total          2170314                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        88096                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        88096                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        88096                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        88096                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      2170357                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      2170357                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      2170357                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      2170357                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 125620205989                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 125620205989                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 125620205989                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 125620205989                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.392329                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.392329                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.392329                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.392329                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 57879.973658                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 57879.973658                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 57879.973658                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 57879.973658                       # average overall mshr miss latency
system.cpu1.icache.replacements               2170314                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3273526                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3273526                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      2258453                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      2258453                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 132624249489                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 132624249489                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5531979                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5531979                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.408254                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.408254                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 58723.493245                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58723.493245                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        88096                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        88096                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      2170357                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      2170357                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 125620205989                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 125620205989                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.392329                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.392329                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 57879.973658                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 57879.973658                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 205451581000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.999776                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6138516                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          2170389                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.828302                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.999776                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999993                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         13234315                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        13234315                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 205451581000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8489031                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8489031                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8489031                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8489031                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3817808                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3817808                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3817808                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3817808                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 253766503225                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 253766503225                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 253766503225                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 253766503225                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12306839                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12306839                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12306839                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12306839                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.310218                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.310218                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.310218                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.310218                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 66469.163254                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66469.163254                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 66469.163254                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66469.163254                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     11369906                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1949                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           182418                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             36                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.328860                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    54.138889                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1002143                       # number of writebacks
system.cpu1.dcache.writebacks::total          1002143                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2715346                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2715346                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2715346                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2715346                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1102462                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1102462                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1102462                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1102462                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  77164984458                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  77164984458                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  77164984458                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  77164984458                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.089581                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.089581                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.089581                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.089581                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 69993.328077                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 69993.328077                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 69993.328077                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 69993.328077                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1002143                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5102806                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5102806                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1314677                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1314677                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  79105864000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  79105864000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6417483                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6417483                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.204859                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.204859                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 60171.330296                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 60171.330296                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       658067                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       658067                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       656610                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       656610                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  44526414500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  44526414500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.102316                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.102316                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 67812.574435                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67812.574435                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3386225                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3386225                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2503131                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2503131                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 174660639225                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 174660639225                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5889356                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5889356                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.425026                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.425026                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69776.867142                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69776.867142                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2057279                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2057279                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       445852                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       445852                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  32638569958                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  32638569958                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.075705                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.075705                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 73204.942353                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 73204.942353                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        76204                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        76204                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        26652                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        26652                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    845913500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    845913500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       102856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       102856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.259120                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.259120                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 31739.212817                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31739.212817                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        23360                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        23360                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3292                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3292                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     46318000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     46318000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.032006                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.032006                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14069.866343                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14069.866343                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        54487                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        54487                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        29664                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        29664                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    322992000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    322992000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        84151                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        84151                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.352509                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.352509                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10888.349515                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10888.349515                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        29663                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        29663                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    293390000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    293390000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.352497                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.352497                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9890.773017                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9890.773017                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       432500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       432500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       371500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       371500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data        47386                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total          47386                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        26853                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        26853                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    133213999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    133213999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        74239                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        74239                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.361710                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.361710                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4960.860947                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4960.860947                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        26851                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        26851                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    106310499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    106310499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.361683                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.361683                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3959.275223                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3959.275223                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 205451581000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.488942                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9844395                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1091100                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.022450                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.488942                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.984029                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.984029                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26227239                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26227239                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 205451581000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5112354                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2347829                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4527111                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11557558                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9370131                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              36                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          100446                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         49314                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         149760                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           67                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           67                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           833331                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          833332                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3390221                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1722134                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3859                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3859                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3659381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4310657                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      6511006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3156643                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17637687                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    156129088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    175476096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    277801536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126783808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              736190528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22363758                       # Total snoops (count)
system.tol2bus.snoopTraffic                  84338432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         28133623                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.239312                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471311                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21964874     78.07%     78.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5604777     19.92%     98.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 563972      2.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           28133623                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11702448210                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2239581828                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1832067947                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1672593681                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        3256559448                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            54006                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
