   1              	 .cpu cortex-m4
   2              	 .eabi_attribute 27,1
   3              	 .eabi_attribute 20,1
   4              	 .eabi_attribute 21,1
   5              	 .eabi_attribute 23,3
   6              	 .eabi_attribute 24,1
   7              	 .eabi_attribute 25,1
   8              	 .eabi_attribute 26,1
   9              	 .eabi_attribute 30,6
  10              	 .eabi_attribute 34,1
  11              	 .eabi_attribute 18,4
  12              	 .file "xmc_usbh.c"
  13              	 .text
  14              	.Ltext0:
  15              	 .cfi_sections .debug_frame
  16              	 .section .text.__NVIC_EnableIRQ,"ax",%progbits
  17              	 .align 1
  18              	 .arch armv7e-m
  19              	 .syntax unified
  20              	 .thumb
  21              	 .thumb_func
  22              	 .fpu fpv4-sp-d16
  24              	__NVIC_EnableIRQ:
  25              	.LFB107:
  26              	 .file 1 "C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include/core_cm4.h"
   1:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V5.1.1
   5:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  * @date     27. March 2020
   6:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /*
   8:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  *
  10:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  *
  12:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  * not use this file except in compliance with the License.
  14:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  * You may obtain a copy of the License at
  15:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  *
  16:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  *
  18:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  * See the License for the specific language governing permissions and
  22:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  * limitations under the License.
  23:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
  24:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
  25:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  26:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__clang__)
  28:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #endif
  30:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
  31:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
  34:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  35:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
  36:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  37:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  38:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #endif
  39:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
  40:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
  41:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
  44:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
  47:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  49:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
  50:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
  53:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
  54:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
  55:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  56:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  57:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  58:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
  59:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  60:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   @{
  61:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
  62:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
  63:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_version.h"
  64:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
  65:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* CMSIS CM4 definitions */
  66:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
  71:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
  73:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** */
  76:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
  77:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  80:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #else
  81:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  83:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  84:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #else
  85:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  86:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  87:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
  88:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_FP
  90:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  92:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #else
  93:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  95:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  96:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #else
  97:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  98:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  99:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 100:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 101:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 104:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #else
 105:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 107:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 108:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #else
 109:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 110:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 111:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 112:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 113:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 114:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 116:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #else
 117:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 119:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 120:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #else
 121:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 122:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 123:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 124:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 128:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #else
 129:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 131:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 132:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #else
 133:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 134:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 135:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 136:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 137:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 138:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 140:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #else
 141:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 143:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 144:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #else
 145:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 146:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 147:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 148:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 149:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 152:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #else
 153:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 155:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 156:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #else
 157:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 158:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 159:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 160:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #endif
 161:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 162:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 164:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 165:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 166:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** }
 167:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #endif
 168:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 169:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 171:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 173:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 176:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 177:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 178:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #endif
 179:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 180:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 181:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 183:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 184:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 186:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 187:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 188:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 189:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 191:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 192:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 193:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 194:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 196:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 197:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __VTOR_PRESENT
 198:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #define __VTOR_PRESENT             1U
 199:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 200:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 201:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   
 202:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 203:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 204:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 205:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 206:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 207:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 208:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 209:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 210:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 211:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #endif
 212:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 213:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 214:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
 215:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 216:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 217:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 218:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 219:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 220:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** */
 221:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 222:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 223:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #else
 224:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 225:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #endif
 226:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 227:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 228:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 229:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 230:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 231:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 232:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 233:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 234:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 235:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 236:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 237:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 238:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 239:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 240:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 241:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 242:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 243:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 244:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 245:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 246:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 247:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 248:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 249:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
 250:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 251:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 252:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** */
 253:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 254:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
 255:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 256:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 257:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 258:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   @{
 259:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
 260:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 261:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
 262:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 263:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
 264:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 265:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** {
 266:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   struct
 267:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   {
 268:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 269:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 270:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 271:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 272:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 273:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 274:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 275:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 276:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 277:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 278:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 279:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 280:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 281:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 282:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 283:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 284:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 285:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 286:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 287:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 288:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 289:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 290:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 291:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 292:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 293:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 294:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 295:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 296:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 297:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 298:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 299:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 300:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
 301:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 302:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
 303:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 304:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** {
 305:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   struct
 306:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   {
 307:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 308:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 309:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 310:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 311:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 312:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 313:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 314:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 315:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 316:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 317:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 318:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
 319:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 320:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
 321:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 322:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** {
 323:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   struct
 324:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   {
 325:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 326:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 327:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 328:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 329:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 330:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 331:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 332:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 333:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 334:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 335:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 336:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 337:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 338:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 339:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 340:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 341:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 342:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 343:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 344:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 345:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 346:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 347:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 348:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 349:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 350:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 351:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 352:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 353:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 354:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 355:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 356:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 357:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 358:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 359:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 360:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 361:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 362:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 363:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 364:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 365:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 366:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 367:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 368:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 369:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 370:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 371:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 372:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 373:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
 374:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 375:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
 376:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 377:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** {
 378:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   struct
 379:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   {
 380:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 381:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 382:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 383:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 384:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 385:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 386:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 387:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 388:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 389:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 390:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 391:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 392:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 393:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 394:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 395:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 396:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 397:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 398:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 399:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 400:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 401:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
 402:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 403:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 404:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 405:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   @{
 406:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
 407:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 408:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
 409:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 410:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
 411:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 412:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** {
 413:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 414:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 415:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 416:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[24U];
 417:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 418:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 419:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 420:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 421:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 422:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 423:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 424:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 425:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 426:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 427:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 428:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 429:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 430:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 431:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 432:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 433:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 434:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 435:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
 436:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 437:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 438:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 439:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   @{
 440:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
 441:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 442:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
 443:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 444:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
 445:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 446:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** {
 447:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 448:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 449:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 450:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 451:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 452:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 453:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 454:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 455:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 456:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 457:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 458:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 459:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 460:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 461:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 462:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 463:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 464:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 465:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 466:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 467:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 468:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 469:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 470:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 471:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 472:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 473:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 474:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 475:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 476:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 477:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 478:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 479:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 480:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 481:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 482:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 483:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 484:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 485:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 486:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 487:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 488:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 489:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 490:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 491:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 492:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 493:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 494:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 495:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 496:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 497:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 498:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 499:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 500:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 501:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 502:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 503:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 504:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 505:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 506:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 507:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 508:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 509:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 510:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 511:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 512:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 513:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 514:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 515:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 516:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 517:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 518:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 519:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 520:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 521:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 522:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 523:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 524:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 525:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 526:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 527:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 528:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 529:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 530:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 531:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 532:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 533:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 534:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 535:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 536:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 537:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 538:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 539:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 540:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 541:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 542:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 543:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 544:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 545:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 546:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 547:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 548:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 549:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 550:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 551:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 552:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 553:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 554:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 555:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 556:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 557:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 558:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 559:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 560:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 561:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 562:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 563:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 564:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 565:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 566:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 567:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 568:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 569:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 570:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 571:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 572:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 573:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 574:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 575:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 576:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 577:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 578:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 579:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 580:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 581:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 582:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 583:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 584:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 585:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 586:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 587:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 588:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 589:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 590:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 591:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 592:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 593:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 594:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 595:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 596:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 597:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 598:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 599:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 600:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 601:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 602:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 603:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 604:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 605:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 606:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 607:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 608:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 609:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 610:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 611:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 612:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 613:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 614:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 615:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 616:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 617:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 618:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 619:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 620:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 621:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 622:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 623:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 624:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 625:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 626:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 627:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 628:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 629:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 630:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 631:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 632:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 633:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 634:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 635:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 636:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 637:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 638:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 639:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 640:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 641:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 642:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 643:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 644:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 645:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 646:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 647:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 648:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 649:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 650:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 651:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 652:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 653:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 654:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 655:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 656:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 657:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 658:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 659:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 660:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 661:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 662:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 663:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 664:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 665:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 666:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 667:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 668:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 669:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 670:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 671:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 672:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 673:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 674:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 675:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 676:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 677:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 678:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 679:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 680:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 681:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 682:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 683:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 684:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 685:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 686:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 687:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 688:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 689:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 690:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 691:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 692:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 693:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 694:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 695:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 696:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 697:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 698:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 699:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 700:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 701:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 702:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 703:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 704:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 705:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 706:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 707:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 708:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 709:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 710:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 711:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 712:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 713:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 714:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
 715:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 716:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 717:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 718:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   @{
 719:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
 720:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 721:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
 722:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 723:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
 724:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 725:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** {
 726:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 727:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 728:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 729:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 730:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 731:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 732:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 733:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 734:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 735:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 736:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 737:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 738:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 739:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 740:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 741:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 742:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 743:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 744:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 745:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 746:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 747:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 748:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 749:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 750:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 751:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 752:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 753:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 754:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
 755:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 756:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 757:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 758:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   @{
 759:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
 760:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 761:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
 762:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 763:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
 764:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 765:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** {
 766:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 767:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 768:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 769:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 770:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 771:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 772:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 773:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 774:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 775:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 776:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 777:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 778:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 779:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 780:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 781:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 782:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 783:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 784:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 785:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 786:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 787:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 788:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 789:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 790:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 791:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 792:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 793:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 794:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 795:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 796:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 797:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 798:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 799:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 800:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 801:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 802:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 803:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 804:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 805:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 806:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
 807:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 808:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 809:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 810:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   @{
 811:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
 812:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 813:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
 814:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 815:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
 816:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 817:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** {
 818:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 819:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   {
 820:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 821:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 822:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 823:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 824:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 825:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 826:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 827:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 828:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 829:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 830:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[32U];
 831:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 832:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 833:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 834:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 835:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 836:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 837:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 838:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 839:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 840:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 841:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 842:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 843:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 844:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 845:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 846:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 847:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 848:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 849:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 850:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 851:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 852:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 853:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 854:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 855:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 856:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 857:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 858:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 859:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 860:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 861:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 862:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 863:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 864:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 865:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 866:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 867:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 868:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 869:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 870:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 871:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 872:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 873:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 874:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 875:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 876:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 877:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 878:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 879:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 880:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 881:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 882:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 883:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 884:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 885:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 886:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 887:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 888:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 889:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 890:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 891:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 892:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 893:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 894:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
 895:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 896:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 897:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 898:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   @{
 899:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
 900:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 901:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
 902:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 903:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
 904:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 905:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** {
 906:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 907:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 908:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 909:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 910:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 911:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 912:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 913:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 914:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 915:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 916:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 917:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 918:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 919:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 920:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 921:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 922:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 923:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 924:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 925:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 926:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 927:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 928:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 929:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 930:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 931:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 932:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 933:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 934:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 935:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 936:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 937:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 938:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 939:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 940:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 941:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 942:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 943:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 944:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 945:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 946:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 947:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 948:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 949:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 950:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 951:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 952:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 953:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 954:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 955:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 956:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 957:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 958:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 959:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 960:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 961:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 962:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 963:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 964:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 965:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 966:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 967:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 968:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 969:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 970:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 971:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 972:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 973:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 974:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 975:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 976:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 977:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 978:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 979:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 980:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 981:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 982:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 983:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 984:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 985:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 986:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 987:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 988:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 989:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 990:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 991:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 992:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 993:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 994:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 995:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 996:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 997:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
 998:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 999:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1000:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1001:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1002:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1003:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1004:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1005:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1006:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1007:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1008:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1009:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1010:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1011:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1012:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1013:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1014:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1015:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1016:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1017:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1018:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1019:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1020:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1021:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1022:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1023:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1024:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1025:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1026:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1027:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1028:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1029:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1030:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1031:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1032:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1033:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1034:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1035:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1036:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1037:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1038:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1039:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1040:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1041:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
1042:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1043:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1044:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1045:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   @{
1046:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
1047:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1048:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
1049:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1050:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
1051:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1052:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** {
1053:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1054:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1055:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1056:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1057:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1058:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1059:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1060:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1061:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1062:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1063:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1064:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1065:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1066:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1067:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1068:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1069:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1070:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1071:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1072:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1073:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1074:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1075:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1076:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1077:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1078:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1079:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1080:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1081:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1082:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1083:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1084:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1085:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1086:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1087:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1088:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1089:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1090:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1091:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1092:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1093:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1094:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1095:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1096:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1097:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1098:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1099:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1100:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1101:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1102:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1103:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1104:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1105:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1106:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1107:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1108:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1109:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1110:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1111:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1112:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1113:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1114:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1115:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1116:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1117:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1118:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1119:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1120:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1121:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1122:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1123:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1124:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1125:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1126:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1127:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1128:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1129:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1130:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1131:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1132:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1133:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1134:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1135:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1136:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1137:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1138:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1139:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1140:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1141:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1142:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1143:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1144:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1145:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1146:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1147:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1148:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1149:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1150:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1151:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1152:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1153:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1154:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1155:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1156:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1157:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1158:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1159:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1160:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1161:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1162:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1163:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1164:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1165:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1166:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1167:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1168:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1169:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1170:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1171:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1172:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1173:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1174:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1175:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1176:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1177:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1178:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1179:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1180:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1181:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1182:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1183:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1184:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1185:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1186:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1187:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1188:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1189:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1190:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1191:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1192:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1193:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1194:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1195:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1196:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1197:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1198:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1199:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1200:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1201:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1202:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1203:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
1204:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1205:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1206:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1207:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   @{
1208:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
1209:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1210:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
1211:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1212:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
1213:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1214:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** {
1215:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1216:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1217:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1218:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1219:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1220:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1221:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1222:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1223:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1224:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1225:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1226:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1227:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1228:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1229:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1230:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1231:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1234:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1237:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1240:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1241:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1244:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1247:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1250:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1251:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1254:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1258:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1261:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1264:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1268:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1271:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1274:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1277:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1280:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1283:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1286:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1289:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1292:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1295:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1298:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1299:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
1300:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1301:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   @{
1304:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
1305:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1306:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
1307:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
1309:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1310:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** {
1311:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1312:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1318:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1319:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1320:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1321:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1322:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1323:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1324:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1325:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1326:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1327:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1328:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1329:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1330:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1331:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1332:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1333:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1334:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1335:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1336:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1337:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1338:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1339:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1340:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1341:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1342:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1343:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1344:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1345:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1346:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1347:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1348:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1349:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1350:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1351:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1352:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1353:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1354:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1355:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1356:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1357:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1358:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1359:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1360:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1361:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1362:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1363:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1364:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1365:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1366:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1367:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1368:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1369:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1370:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1371:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1372:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1373:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1374:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1375:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1376:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1377:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1378:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1379:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1380:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1381:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1382:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1383:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1384:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1385:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1386:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1387:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1388:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1389:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1390:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1391:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1392:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1393:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1394:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1395:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1396:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1397:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1398:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1399:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1400:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1401:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1402:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1403:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1404:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1405:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1406:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1407:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1408:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1409:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1410:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1411:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
1412:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1413:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1414:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1415:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   @{
1416:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
1417:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1418:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
1419:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1420:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
1421:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1422:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** {
1423:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1424:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1425:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1426:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1427:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1428:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1429:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1430:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1431:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1432:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1433:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1434:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1435:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1436:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1437:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1438:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1439:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1440:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1441:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1442:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1443:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1444:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1445:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1446:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1447:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1448:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1449:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1450:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1451:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1452:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1453:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1454:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1455:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1456:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1457:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1458:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1459:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1460:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1461:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1462:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1463:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1464:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1465:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1466:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1467:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1468:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1469:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1470:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1471:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1472:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1473:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1474:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1475:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1476:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1477:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1478:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1479:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1480:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1481:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1482:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1483:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1484:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1485:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1486:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1487:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1488:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1489:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1490:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1491:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1492:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1493:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1494:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1495:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1496:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1497:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1498:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1499:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1500:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1501:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1502:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1503:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1504:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1505:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1506:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1507:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1508:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1509:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1510:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1511:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1512:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1513:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1514:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1515:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1516:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
1517:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1518:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1519:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1520:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   @{
1521:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
1522:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1523:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
1524:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1525:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1526:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1527:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1528:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** */
1529:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1530:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1531:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
1532:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1533:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1534:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1535:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1536:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** */
1537:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1538:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1539:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1540:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1541:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1542:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
1543:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1544:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1545:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1546:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   @{
1547:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
1548:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1549:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Core Hardware */
1550:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1551:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1552:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1553:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1554:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1555:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1556:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1557:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1558:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1559:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1560:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1561:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1562:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1563:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1564:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1565:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1566:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1567:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1568:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1569:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1570:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1571:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #endif
1572:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1573:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1574:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1575:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1576:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1577:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1578:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1579:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1580:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1581:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1582:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1583:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1584:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1585:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1586:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1587:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1588:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
1589:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1590:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** */
1591:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1592:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1593:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1594:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1595:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
1596:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1597:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1598:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1599:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   @{
1600:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
1601:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1602:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1603:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1604:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1605:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1606:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1607:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #else
1608:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1609:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1610:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1611:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1612:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1613:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1614:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1615:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1616:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1617:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1618:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1619:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1620:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1621:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1622:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1623:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1624:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1625:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1626:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1627:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #else
1628:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1629:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1630:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1631:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1632:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1633:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1634:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1635:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1636:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1637:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1638:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1639:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1640:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1641:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1642:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1643:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1644:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
1645:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1646:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1647:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1648:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1649:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1650:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1651:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1652:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
1653:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1654:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** {
1655:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1656:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1657:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1658:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1659:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1660:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1661:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1662:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1663:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1664:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** }
1665:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1666:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1667:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
1668:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1669:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1670:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1671:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
1672:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1673:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** {
1674:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1675:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** }
1676:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1677:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1678:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
1679:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Enable Interrupt
1680:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1681:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1682:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1683:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
1684:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1685:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** {
  27              	 .loc 1 1685 1
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 83B0     	 sub sp,sp,#12
  37              	.LCFI1:
  38              	 .cfi_def_cfa_offset 16
  39 0004 00AF     	 add r7,sp,#0
  40              	.LCFI2:
  41              	 .cfi_def_cfa_register 7
  42 0006 0346     	 mov r3,r0
  43 0008 FB71     	 strb r3,[r7,#7]
1686:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  44              	 .loc 1 1686 6
  45 000a 97F90730 	 ldrsb r3,[r7,#7]
  46 000e 002B     	 cmp r3,#0
  47 0010 0BDB     	 blt .L3
1687:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   {
1688:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     __COMPILER_BARRIER();
  48              	 .loc 1 1688 5
1689:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  49              	 .loc 1 1689 81
  50 0012 FB79     	 ldrb r3,[r7,#7]
  51 0014 03F01F02 	 and r2,r3,#31
  52              	 .loc 1 1689 9
  53 0018 0749     	 ldr r1,.L4
  54              	 .loc 1 1689 18
  55 001a 97F90730 	 ldrsb r3,[r7,#7]
  56              	 .loc 1 1689 34
  57 001e 5B09     	 lsrs r3,r3,#5
  58              	 .loc 1 1689 45
  59 0020 0120     	 movs r0,#1
  60 0022 00FA02F2 	 lsl r2,r0,r2
  61              	 .loc 1 1689 43
  62 0026 41F82320 	 str r2,[r1,r3,lsl#2]
1690:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     __COMPILER_BARRIER();
  63              	 .loc 1 1690 5
  64              	.L3:
1691:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   }
1692:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** }
  65              	 .loc 1 1692 1
  66 002a 00BF     	 nop
  67 002c 0C37     	 adds r7,r7,#12
  68              	.LCFI3:
  69              	 .cfi_def_cfa_offset 4
  70 002e BD46     	 mov sp,r7
  71              	.LCFI4:
  72              	 .cfi_def_cfa_register 13
  73              	 
  74 0030 5DF8047B 	 ldr r7,[sp],#4
  75              	.LCFI5:
  76              	 .cfi_restore 7
  77              	 .cfi_def_cfa_offset 0
  78 0034 7047     	 bx lr
  79              	.L5:
  80 0036 00BF     	 .align 2
  81              	.L4:
  82 0038 00E100E0 	 .word -536813312
  83              	 .cfi_endproc
  84              	.LFE107:
  86              	 .section .text.__NVIC_DisableIRQ,"ax",%progbits
  87              	 .align 1
  88              	 .syntax unified
  89              	 .thumb
  90              	 .thumb_func
  91              	 .fpu fpv4-sp-d16
  93              	__NVIC_DisableIRQ:
  94              	.LFB109:
1693:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1694:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1695:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
1696:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Enable status
1697:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1698:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1699:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt is not enabled.
1700:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt is enabled.
1701:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1702:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
1703:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1704:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** {
1705:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1706:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   {
1707:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1708:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   }
1709:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   else
1710:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   {
1711:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1712:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   }
1713:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** }
1714:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1715:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1716:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
1717:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Disable Interrupt
1718:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1719:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1720:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1721:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
1722:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1723:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** {
  95              	 .loc 1 1723 1
  96              	 .cfi_startproc
  97              	 
  98              	 
  99              	 
 100 0000 80B4     	 push {r7}
 101              	.LCFI6:
 102              	 .cfi_def_cfa_offset 4
 103              	 .cfi_offset 7,-4
 104 0002 83B0     	 sub sp,sp,#12
 105              	.LCFI7:
 106              	 .cfi_def_cfa_offset 16
 107 0004 00AF     	 add r7,sp,#0
 108              	.LCFI8:
 109              	 .cfi_def_cfa_register 7
 110 0006 0346     	 mov r3,r0
 111 0008 FB71     	 strb r3,[r7,#7]
1724:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 112              	 .loc 1 1724 6
 113 000a 97F90730 	 ldrsb r3,[r7,#7]
 114 000e 002B     	 cmp r3,#0
 115 0010 12DB     	 blt .L8
1725:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   {
1726:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 116              	 .loc 1 1726 81
 117 0012 FB79     	 ldrb r3,[r7,#7]
 118 0014 03F01F02 	 and r2,r3,#31
 119              	 .loc 1 1726 9
 120 0018 0A49     	 ldr r1,.L9
 121              	 .loc 1 1726 18
 122 001a 97F90730 	 ldrsb r3,[r7,#7]
 123              	 .loc 1 1726 34
 124 001e 5B09     	 lsrs r3,r3,#5
 125              	 .loc 1 1726 45
 126 0020 0120     	 movs r0,#1
 127 0022 00FA02F2 	 lsl r2,r0,r2
 128              	 .loc 1 1726 43
 129 0026 2033     	 adds r3,r3,#32
 130 0028 41F82320 	 str r2,[r1,r3,lsl#2]
 131              	.LBB6:
 132              	.LBB7:
 133              	 .file 2 "C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include/cmsis_gcc.h"
   1:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @version  V5.3.0
   5:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @date     26. March 2020
   6:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /*
   8:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  10:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  12:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  16:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  18:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  * limitations under the License.
  23:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  24:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  25:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  28:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ignore some GCC warnings */
  29:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  30:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  34:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __has_builtin
  36:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  38:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  39:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ASM
  41:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ASM                                  __asm
  42:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  43:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __INLINE
  44:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __INLINE                               inline
  45:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  46:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  49:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif                                           
  52:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  55:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __USED
  56:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  58:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __WEAK
  59:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  61:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED
  62:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  64:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  67:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  70:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  78:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  86:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  94:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 102:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 110:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ALIGNED
 111:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 113:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __RESTRICT
 114:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 116:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 119:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 120:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 122:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 124:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 125:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****            in the used linker script.
 129:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 130:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 131:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 133:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 135:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   typedef struct {
 136:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t const* src;
 137:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t* dest;
 138:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t  wlen;
 139:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   } __copy_table_t;
 140:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 141:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   typedef struct {
 142:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t* dest;
 143:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t  wlen;
 144:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   } __zero_table_t;
 145:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 146:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 151:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****     }
 155:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   }
 156:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  
 157:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****     }
 161:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   }
 162:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  
 163:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   _start();
 164:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 165:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 166:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 168:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 169:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 172:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 173:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 176:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 177:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 180:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 181:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 184:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 185:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 189:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 190:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 191:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 192:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 196:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 198:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 200:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 201:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 202:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 203:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 207:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 209:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 211:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 212:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 213:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 214:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register
 215:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Control Register value
 217:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 218:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 220:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 221:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 222:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 224:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 225:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 226:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 227:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 229:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               non-secure Control Register value
 232:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 233:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 235:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 236:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 237:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 239:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 240:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 241:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 242:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 243:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 244:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register
 245:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 248:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 250:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 252:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 253:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 254:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 256:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 260:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 262:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 264:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 265:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 266:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 267:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 268:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get IPSR Register
 269:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               IPSR Register value
 271:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 272:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 274:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 275:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 276:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 278:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 279:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 280:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 281:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 282:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get APSR Register
 283:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               APSR Register value
 285:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 286:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 288:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 289:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 290:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 292:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 293:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 294:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 295:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 296:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get xPSR Register
 297:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               xPSR Register value
 299:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 300:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 302:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 303:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 304:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 306:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 307:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 308:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 309:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 310:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 313:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 314:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 316:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 317:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 318:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 320:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 321:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 322:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 323:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 325:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 328:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 329:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 331:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 332:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 333:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 335:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 336:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 337:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 338:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 339:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 340:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 344:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 346:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 348:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 349:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 350:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 352:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 356:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 358:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 360:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 361:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 362:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 363:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 364:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 367:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 368:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 370:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 371:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 372:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 374:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 375:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 376:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 377:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 379:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 382:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 383:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 385:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 386:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 387:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 389:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 390:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 391:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 392:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 393:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 394:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 398:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 400:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 402:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 403:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 404:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 406:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 410:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 412:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 414:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 415:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 416:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 417:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 419:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               SP Register value
 422:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 423:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 425:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 426:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 427:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 429:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 430:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 431:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 432:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 433:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 437:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 439:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 441:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 442:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 443:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 444:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 445:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask
 446:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 448:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 449:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 451:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 452:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 453:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 454:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 455:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 456:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 457:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 458:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 460:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 463:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 464:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 466:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 467:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 468:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 469:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 470:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 471:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 472:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 473:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 474:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 475:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask
 476:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 479:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 481:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 483:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 484:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 485:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 487:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 491:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 493:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 495:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 496:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 497:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 498:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 502:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable FIQ
 503:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 506:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 508:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 510:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 511:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 512:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 513:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable FIQ
 514:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 517:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 519:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 521:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 522:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 523:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 524:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority
 525:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 527:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 528:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 530:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 531:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 532:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 534:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 535:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 536:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 537:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 539:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 542:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 543:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 545:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 546:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 547:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 549:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 550:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 551:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 552:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 553:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 554:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority
 555:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 558:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 560:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 562:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 563:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 564:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 566:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 570:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 572:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 574:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 575:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 576:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 577:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 578:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 583:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 585:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 587:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 588:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 589:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 590:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask
 591:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 593:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 594:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 596:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 597:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 598:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 600:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 601:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 602:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 603:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 605:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 608:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 609:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 611:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 612:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 613:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 615:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 616:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 617:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 618:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 619:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 620:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask
 621:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 624:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 626:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 628:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 629:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 630:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 632:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 636:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 638:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 640:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 641:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 642:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 646:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 647:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 650:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 651:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 655:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 656:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 658:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 659:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 661:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 665:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 666:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 667:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 669:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 670:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 671:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 672:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 674:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 678:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 680:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 681:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 683:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 686:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 687:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 688:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 690:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 691:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 692:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 693:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 694:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 695:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 696:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 700:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 701:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 704:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 706:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 711:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 713:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 714:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 715:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 716:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 718:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 722:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 725:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 727:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 731:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 733:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 734:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 735:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 736:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 737:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 738:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 742:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 743:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 745:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 746:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 748:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 752:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 753:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 754:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 756:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 757:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 758:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 759:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 760:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 762:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 766:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 768:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 769:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 771:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 774:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 775:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 776:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 778:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 779:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 780:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 781:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 782:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 783:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 784:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 788:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 789:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 792:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 794:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 799:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 801:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 802:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 803:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 804:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 806:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 810:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 813:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 815:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 819:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 821:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 822:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 823:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 824:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 827:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 828:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 829:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get FPSCR
 830:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 833:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 835:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 843:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 844:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 845:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 847:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 848:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 849:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(0U);
 850:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 851:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 852:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 853:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 854:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 855:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set FPSCR
 856:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 859:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 861:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 869:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 871:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 872:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)fpscr;
 873:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 874:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 875:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 876:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 877:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 879:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 880:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated instructions
 883:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 884:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** */
 885:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 886:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 894:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 898:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 899:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 900:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   No Operation
 901:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 903:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 905:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 906:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 909:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 910:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 911:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 912:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 913:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Event
 914:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 917:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 918:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 919:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 920:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 921:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Send Event
 922:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 924:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 926:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 927:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 928:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****            after the instruction has been completed.
 932:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 933:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 935:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 937:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 938:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 939:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 940:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 944:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 946:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 134              	 .loc 2 946 3
 135              	 .syntax unified
 136              	
 137 002c BFF34F8F 	 dsb 0xF
 138              	
 947:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 139              	 .loc 2 947 1
 140              	 .thumb
 141              	 .syntax unified
 142 0030 00BF     	 nop
 143              	.LBE7:
 144              	.LBE6:
 145              	.LBB8:
 146              	.LBB9:
 935:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 147              	 .loc 2 935 3
 148              	 .syntax unified
 149              	
 150 0032 BFF36F8F 	 isb 0xF
 151              	
 936:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 152              	 .loc 2 936 1
 153              	 .thumb
 154              	 .syntax unified
 155 0036 00BF     	 nop
 156              	.L8:
 157              	.LBE9:
 158              	.LBE8:
1727:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     __DSB();
1728:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     __ISB();
1729:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   }
1730:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** }
 159              	 .loc 1 1730 1
 160 0038 00BF     	 nop
 161 003a 0C37     	 adds r7,r7,#12
 162              	.LCFI9:
 163              	 .cfi_def_cfa_offset 4
 164 003c BD46     	 mov sp,r7
 165              	.LCFI10:
 166              	 .cfi_def_cfa_register 13
 167              	 
 168 003e 5DF8047B 	 ldr r7,[sp],#4
 169              	.LCFI11:
 170              	 .cfi_restore 7
 171              	 .cfi_def_cfa_offset 0
 172 0042 7047     	 bx lr
 173              	.L10:
 174              	 .align 2
 175              	.L9:
 176 0044 00E100E0 	 .word -536813312
 177              	 .cfi_endproc
 178              	.LFE109:
 180              	 .section .text.__NVIC_ClearPendingIRQ,"ax",%progbits
 181              	 .align 1
 182              	 .syntax unified
 183              	 .thumb
 184              	 .thumb_func
 185              	 .fpu fpv4-sp-d16
 187              	__NVIC_ClearPendingIRQ:
 188              	.LFB112:
1731:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1732:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1733:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
1734:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Pending Interrupt
1735:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1736:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1737:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not pending.
1738:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is pending.
1739:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1740:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
1741:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1742:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** {
1743:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1744:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   {
1745:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1746:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   }
1747:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   else
1748:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   {
1749:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1750:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   }
1751:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** }
1752:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1753:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1754:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
1755:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Pending Interrupt
1756:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1757:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1758:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1759:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
1760:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1761:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** {
1762:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1763:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   {
1764:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1765:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   }
1766:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** }
1767:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1768:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1769:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
1770:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Clear Pending Interrupt
1771:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1772:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1773:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1774:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
1775:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1776:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** {
 189              	 .loc 1 1776 1
 190              	 .cfi_startproc
 191              	 
 192              	 
 193              	 
 194 0000 80B4     	 push {r7}
 195              	.LCFI12:
 196              	 .cfi_def_cfa_offset 4
 197              	 .cfi_offset 7,-4
 198 0002 83B0     	 sub sp,sp,#12
 199              	.LCFI13:
 200              	 .cfi_def_cfa_offset 16
 201 0004 00AF     	 add r7,sp,#0
 202              	.LCFI14:
 203              	 .cfi_def_cfa_register 7
 204 0006 0346     	 mov r3,r0
 205 0008 FB71     	 strb r3,[r7,#7]
1777:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 206              	 .loc 1 1777 6
 207 000a 97F90730 	 ldrsb r3,[r7,#7]
 208 000e 002B     	 cmp r3,#0
 209 0010 0CDB     	 blt .L13
1778:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   {
1779:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 210              	 .loc 1 1779 81
 211 0012 FB79     	 ldrb r3,[r7,#7]
 212 0014 03F01F02 	 and r2,r3,#31
 213              	 .loc 1 1779 9
 214 0018 0749     	 ldr r1,.L14
 215              	 .loc 1 1779 18
 216 001a 97F90730 	 ldrsb r3,[r7,#7]
 217              	 .loc 1 1779 34
 218 001e 5B09     	 lsrs r3,r3,#5
 219              	 .loc 1 1779 45
 220 0020 0120     	 movs r0,#1
 221 0022 00FA02F2 	 lsl r2,r0,r2
 222              	 .loc 1 1779 43
 223 0026 6033     	 adds r3,r3,#96
 224 0028 41F82320 	 str r2,[r1,r3,lsl#2]
 225              	.L13:
1780:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   }
1781:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** }
 226              	 .loc 1 1781 1
 227 002c 00BF     	 nop
 228 002e 0C37     	 adds r7,r7,#12
 229              	.LCFI15:
 230              	 .cfi_def_cfa_offset 4
 231 0030 BD46     	 mov sp,r7
 232              	.LCFI16:
 233              	 .cfi_def_cfa_register 13
 234              	 
 235 0032 5DF8047B 	 ldr r7,[sp],#4
 236              	.LCFI17:
 237              	 .cfi_restore 7
 238              	 .cfi_def_cfa_offset 0
 239 0036 7047     	 bx lr
 240              	.L15:
 241              	 .align 2
 242              	.L14:
 243 0038 00E100E0 	 .word -536813312
 244              	 .cfi_endproc
 245              	.LFE112:
 247              	 .section .text.__NVIC_SetPriority,"ax",%progbits
 248              	 .align 1
 249              	 .syntax unified
 250              	 .thumb
 251              	 .thumb_func
 252              	 .fpu fpv4-sp-d16
 254              	__NVIC_SetPriority:
 255              	.LFB114:
1782:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1783:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1784:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
1785:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Active Interrupt
1786:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1787:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1788:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not active.
1789:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is active.
1790:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1791:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
1792:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1793:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** {
1794:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1795:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   {
1796:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1797:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   }
1798:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   else
1799:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   {
1800:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1801:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   }
1802:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** }
1803:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1804:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** 
1805:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** /**
1806:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Interrupt Priority
1807:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1808:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1809:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1810:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1811:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]  priority  Priority to set.
1812:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1813:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****  */
1814:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1815:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** {
 256              	 .loc 1 1815 1
 257              	 .cfi_startproc
 258              	 
 259              	 
 260              	 
 261 0000 80B4     	 push {r7}
 262              	.LCFI18:
 263              	 .cfi_def_cfa_offset 4
 264              	 .cfi_offset 7,-4
 265 0002 83B0     	 sub sp,sp,#12
 266              	.LCFI19:
 267              	 .cfi_def_cfa_offset 16
 268 0004 00AF     	 add r7,sp,#0
 269              	.LCFI20:
 270              	 .cfi_def_cfa_register 7
 271 0006 0346     	 mov r3,r0
 272 0008 3960     	 str r1,[r7]
 273 000a FB71     	 strb r3,[r7,#7]
1816:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 274              	 .loc 1 1816 6
 275 000c 97F90730 	 ldrsb r3,[r7,#7]
 276 0010 002B     	 cmp r3,#0
 277 0012 0ADB     	 blt .L17
1817:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   {
1818:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 278              	 .loc 1 1818 48
 279 0014 3B68     	 ldr r3,[r7]
 280 0016 DAB2     	 uxtb r2,r3
 281              	 .loc 1 1818 9
 282 0018 0C49     	 ldr r1,.L20
 283              	 .loc 1 1818 15
 284 001a 97F90730 	 ldrsb r3,[r7,#7]
 285              	 .loc 1 1818 48
 286 001e 9200     	 lsls r2,r2,#2
 287 0020 D2B2     	 uxtb r2,r2
 288              	 .loc 1 1818 46
 289 0022 0B44     	 add r3,r3,r1
 290 0024 83F80023 	 strb r2,[r3,#768]
1819:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   }
1820:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   else
1821:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   {
1822:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1823:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   }
1824:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h **** }
 291              	 .loc 1 1824 1
 292 0028 0AE0     	 b .L19
 293              	.L17:
1822:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   }
 294              	 .loc 1 1822 48
 295 002a 3B68     	 ldr r3,[r7]
 296 002c DAB2     	 uxtb r2,r3
1822:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   }
 297              	 .loc 1 1822 8
 298 002e 0849     	 ldr r1,.L20+4
1822:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   }
 299              	 .loc 1 1822 32
 300 0030 FB79     	 ldrb r3,[r7,#7]
 301 0032 03F00F03 	 and r3,r3,#15
1822:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   }
 302              	 .loc 1 1822 40
 303 0036 043B     	 subs r3,r3,#4
1822:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   }
 304              	 .loc 1 1822 48
 305 0038 9200     	 lsls r2,r2,#2
 306 003a D2B2     	 uxtb r2,r2
1822:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Include\core_cm4.h ****   }
 307              	 .loc 1 1822 46
 308 003c 0B44     	 add r3,r3,r1
 309 003e 1A76     	 strb r2,[r3,#24]
 310              	.L19:
 311              	 .loc 1 1824 1
 312 0040 00BF     	 nop
 313 0042 0C37     	 adds r7,r7,#12
 314              	.LCFI21:
 315              	 .cfi_def_cfa_offset 4
 316 0044 BD46     	 mov sp,r7
 317              	.LCFI22:
 318              	 .cfi_def_cfa_register 13
 319              	 
 320 0046 5DF8047B 	 ldr r7,[sp],#4
 321              	.LCFI23:
 322              	 .cfi_restore 7
 323              	 .cfi_def_cfa_offset 0
 324 004a 7047     	 bx lr
 325              	.L21:
 326              	 .align 2
 327              	.L20:
 328 004c 00E100E0 	 .word -536813312
 329 0050 00ED00E0 	 .word -536810240
 330              	 .cfi_endproc
 331              	.LFE114:
 333              	 .section .rodata.xmc_usbh_driver_version,"a"
 334              	 .align 2
 337              	xmc_usbh_driver_version:
 338 0000 0202     	 .short 514
 339 0002 0002     	 .short 512
 340              	 .section .data.VBUS_port,"aw"
 341              	 .align 2
 344              	VBUS_port:
 345 0000 00830248 	 .word 1208124160
 346              	 .section .data.VBUS_pin,"aw"
 347              	 .align 2
 350              	VBUS_pin:
 351 0000 02000000 	 .word 2
 352              	 .section .bss.is_nack,"aw",%nobits
 353              	 .align 2
 356              	is_nack:
 357 0000 00000000 	 .space 14
 357      00000000 
 357      00000000 
 357      0000
 358              	 .section .rodata.xmc_usbh_driver_capabilities,"a"
 359              	 .align 2
 362              	xmc_usbh_driver_capabilities:
 363 0000 01       	 .byte 1
 364 0001 00       	 .byte 0
 365 0002 03       	 .byte 3
 366 0003 00       	 .space 1
 367              	 .section .data.XMC_USBH0_device,"aw"
 368              	 .align 2
 371              	XMC_USBH0_device:
 372 0000 00000450 	 .word 1342439424
 373 0004 00050450 	 .word 1342440704
 374 0008 00000000 	 .word 0
 375 000c 00000000 	 .word 0
 376 0010 00       	 .byte 0
 377 0011 00       	 .byte 0
 378 0012 00       	 .byte 0
 379 0013 00       	 .space 1
 380              	 .section .bss.pipe,"aw",%nobits
 381              	 .align 2
 384              	pipe:
 385 0000 00000000 	 .space 448
 385      00000000 
 385      00000000 
 385      00000000 
 385      00000000 
 386              	 .section .bss.XMC_USBH0_dfifo_ptr,"aw",%nobits
 387              	 .align 2
 390              	XMC_USBH0_dfifo_ptr:
 391 0000 00000000 	 .space 56
 391      00000000 
 391      00000000 
 391      00000000 
 391      00000000 
 392              	 .section .text.XMC_lClockGating,"ax",%progbits
 393              	 .align 1
 394              	 .syntax unified
 395              	 .thumb
 396              	 .thumb_func
 397              	 .fpu fpv4-sp-d16
 399              	XMC_lClockGating:
 400              	.LFB181:
 401              	 .file 3 "../Libraries/XMCLib/src/xmc_usbh.c"
   1:../Libraries/XMCLib/src/xmc_usbh.c **** /**
   2:../Libraries/XMCLib/src/xmc_usbh.c ****  * @file xmc_usbh.c
   3:../Libraries/XMCLib/src/xmc_usbh.c ****  * @date 2020-11-20
   4:../Libraries/XMCLib/src/xmc_usbh.c ****  *
   5:../Libraries/XMCLib/src/xmc_usbh.c ****  * @cond
   6:../Libraries/XMCLib/src/xmc_usbh.c ****  *****************************************************************************
   7:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMClib v2.2.0 - XMC Peripheral Driver Library
   8:../Libraries/XMCLib/src/xmc_usbh.c ****  *
   9:../Libraries/XMCLib/src/xmc_usbh.c ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  10:../Libraries/XMCLib/src/xmc_usbh.c ****  * All rights reserved.
  11:../Libraries/XMCLib/src/xmc_usbh.c ****  *
  12:../Libraries/XMCLib/src/xmc_usbh.c ****  * Boost Software License - Version 1.0 - August 17th, 2003
  13:../Libraries/XMCLib/src/xmc_usbh.c ****  *
  14:../Libraries/XMCLib/src/xmc_usbh.c ****  * Permission is hereby granted, free of charge, to any person or organization
  15:../Libraries/XMCLib/src/xmc_usbh.c ****  * obtaining a copy of the software and accompanying documentation covered by
  16:../Libraries/XMCLib/src/xmc_usbh.c ****  * this license (the "Software") to use, reproduce, display, distribute,
  17:../Libraries/XMCLib/src/xmc_usbh.c ****  * execute, and transmit the Software, and to prepare derivative works of the
  18:../Libraries/XMCLib/src/xmc_usbh.c ****  * Software, and to permit third-parties to whom the Software is furnished to
  19:../Libraries/XMCLib/src/xmc_usbh.c ****  * do so, all subject to the following:
  20:../Libraries/XMCLib/src/xmc_usbh.c ****  *
  21:../Libraries/XMCLib/src/xmc_usbh.c ****  * The copyright notices in the Software and this entire statement, including
  22:../Libraries/XMCLib/src/xmc_usbh.c ****  * the above license grant, this restriction and the following disclaimer,
  23:../Libraries/XMCLib/src/xmc_usbh.c ****  * must be included in all copies of the Software, in whole or in part, and
  24:../Libraries/XMCLib/src/xmc_usbh.c ****  * all derivative works of the Software, unless such copies or derivative
  25:../Libraries/XMCLib/src/xmc_usbh.c ****  * works are solely in the form of machine-executable object code generated by
  26:../Libraries/XMCLib/src/xmc_usbh.c ****  * a source language processor.
  27:../Libraries/XMCLib/src/xmc_usbh.c ****  *
  28:../Libraries/XMCLib/src/xmc_usbh.c ****  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  29:../Libraries/XMCLib/src/xmc_usbh.c ****  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  30:../Libraries/XMCLib/src/xmc_usbh.c ****  * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
  31:../Libraries/XMCLib/src/xmc_usbh.c ****  * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
  32:../Libraries/XMCLib/src/xmc_usbh.c ****  * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
  33:../Libraries/XMCLib/src/xmc_usbh.c ****  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  34:../Libraries/XMCLib/src/xmc_usbh.c ****  * DEALINGS IN THE SOFTWARE.
  35:../Libraries/XMCLib/src/xmc_usbh.c ****  *
  36:../Libraries/XMCLib/src/xmc_usbh.c ****  * To improve the quality of the software, users are encouraged to share
  37:../Libraries/XMCLib/src/xmc_usbh.c ****  * modifications, enhancements or bug fixes with Infineon Technologies AG
  38:../Libraries/XMCLib/src/xmc_usbh.c ****  * at XMCSupport@infineon.com.
  39:../Libraries/XMCLib/src/xmc_usbh.c ****  *****************************************************************************
  40:../Libraries/XMCLib/src/xmc_usbh.c ****  *
  41:../Libraries/XMCLib/src/xmc_usbh.c ****  * Change History
  42:../Libraries/XMCLib/src/xmc_usbh.c ****  * --------------
  43:../Libraries/XMCLib/src/xmc_usbh.c ****  *
  44:../Libraries/XMCLib/src/xmc_usbh.c ****  * 2016-06-30:
  45:../Libraries/XMCLib/src/xmc_usbh.c ****  *     - Initial <br>
  46:../Libraries/XMCLib/src/xmc_usbh.c ****  * 2016-09-01:
  47:../Libraries/XMCLib/src/xmc_usbh.c ****  *     - Removed Keil specific exclusion<br>
  48:../Libraries/XMCLib/src/xmc_usbh.c ****  * 2018-06-21:
  49:../Libraries/XMCLib/src/xmc_usbh.c ****  *     - Fixed compilation issues for XMC42
  50:../Libraries/XMCLib/src/xmc_usbh.c ****  * 2019-05-07:
  51:../Libraries/XMCLib/src/xmc_usbh.c ****  *     - Fixed compilation warnings
  52:../Libraries/XMCLib/src/xmc_usbh.c ****  * 2019-12-03:
  53:../Libraries/XMCLib/src/xmc_usbh.c ****  *     - Fixed compilation warnings
  54:../Libraries/XMCLib/src/xmc_usbh.c ****  * 2020-11-20:
  55:../Libraries/XMCLib/src/xmc_usbh.c ****  *     - Fixed compilation errors for XMC4504
  56:../Libraries/XMCLib/src/xmc_usbh.c ****  * @endcond
  57:../Libraries/XMCLib/src/xmc_usbh.c ****  *
  58:../Libraries/XMCLib/src/xmc_usbh.c ****  */
  59:../Libraries/XMCLib/src/xmc_usbh.c **** 
  60:../Libraries/XMCLib/src/xmc_usbh.c **** #include "xmc_usbh.h"
  61:../Libraries/XMCLib/src/xmc_usbh.c **** 
  62:../Libraries/XMCLib/src/xmc_usbh.c **** #if defined(USB0) && ((UC_SERIES == XMC45) || (UC_SERIES == XMC44) || (UC_SERIES == XMC43) || (UC_S
  63:../Libraries/XMCLib/src/xmc_usbh.c **** 
  64:../Libraries/XMCLib/src/xmc_usbh.c **** /*Function provides transfer result*/
  65:../Libraries/XMCLib/src/xmc_usbh.c **** static uint32_t XMC_USBH_PipeTransferGetResult (XMC_USBH_PIPE_HANDLE pipe_hndl);
  66:../Libraries/XMCLib/src/xmc_usbh.c **** /*Updates the power state of the driver*/
  67:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PowerControl (XMC_USBH_POWER_STATE_t state);
  68:../Libraries/XMCLib/src/xmc_usbh.c **** 
  69:../Libraries/XMCLib/src/xmc_usbh.c **** /*********************************************************** USBH Driver **************************
  70:../Libraries/XMCLib/src/xmc_usbh.c **** 
  71:../Libraries/XMCLib/src/xmc_usbh.c **** /*Macro to represent USB host driver version*/
  72:../Libraries/XMCLib/src/xmc_usbh.c **** #define XMC_USBH_DRV_VERSION ((uint16_t)((uint16_t)XMC_LIB_MINOR_VERSION << 8U)|XMC_LIB_PATCH_VERSI
  73:../Libraries/XMCLib/src/xmc_usbh.c **** /*Macro used to gate PHY clock and AHB clock*/
  74:../Libraries/XMCLib/src/xmc_usbh.c **** #define XMC_USBH_PHY_CLK_STOP  (0x03U)
  75:../Libraries/XMCLib/src/xmc_usbh.c **** /*Macro used to ungate PHY clock and AHB clock*/
  76:../Libraries/XMCLib/src/xmc_usbh.c **** #define XMC_USBH_PHY_CLK_UNGATE  (0x100U)
  77:../Libraries/XMCLib/src/xmc_usbh.c **** 
  78:../Libraries/XMCLib/src/xmc_usbh.c **** /* Driver Version */
  79:../Libraries/XMCLib/src/xmc_usbh.c **** static const XMC_USBH_DRIVER_VERSION_t xmc_usbh_driver_version = { XMC_USBH_API_VERSION, XMC_USBH_D
  80:../Libraries/XMCLib/src/xmc_usbh.c **** 
  81:../Libraries/XMCLib/src/xmc_usbh.c **** /*Variables to hold selected VBUS port pin*/
  82:../Libraries/XMCLib/src/xmc_usbh.c **** static XMC_GPIO_PORT_t *VBUS_port = XMC_GPIO_PORT3;
  83:../Libraries/XMCLib/src/xmc_usbh.c **** static uint32_t VBUS_pin = 2U;
  84:../Libraries/XMCLib/src/xmc_usbh.c **** 
  85:../Libraries/XMCLib/src/xmc_usbh.c **** /*Array to track nack events on each pipe*/
  86:../Libraries/XMCLib/src/xmc_usbh.c **** static bool is_nack[USBH0_MAX_PIPE_NUM];
  87:../Libraries/XMCLib/src/xmc_usbh.c **** 
  88:../Libraries/XMCLib/src/xmc_usbh.c **** /* Driver Capabilities */
  89:../Libraries/XMCLib/src/xmc_usbh.c **** static const XMC_USBH_CAPABILITIES_t xmc_usbh_driver_capabilities =
  90:../Libraries/XMCLib/src/xmc_usbh.c **** {
  91:../Libraries/XMCLib/src/xmc_usbh.c ****   0x0001U,      /* Root HUB available Ports Mask */
  92:../Libraries/XMCLib/src/xmc_usbh.c ****   0U,           /* Automatic SPLIT packet handling */
  93:../Libraries/XMCLib/src/xmc_usbh.c ****   1U,           /* Signal Connect event */
  94:../Libraries/XMCLib/src/xmc_usbh.c ****   1U,           /* Signal Disconnect event */
  95:../Libraries/XMCLib/src/xmc_usbh.c ****   0U            /* Signal Overcurrent event */
  96:../Libraries/XMCLib/src/xmc_usbh.c **** };
  97:../Libraries/XMCLib/src/xmc_usbh.c **** /* Driver state and registers */
  98:../Libraries/XMCLib/src/xmc_usbh.c **** static XMC_USBH0_DEVICE_t XMC_USBH0_device/* __attribute__((section ("RW_IRAM1")))*/ =
  99:../Libraries/XMCLib/src/xmc_usbh.c **** {
 100:../Libraries/XMCLib/src/xmc_usbh.c ****   (USB0_GLOBAL_TypeDef *)(USB0_BASE),    /** Global register interface            */
 101:../Libraries/XMCLib/src/xmc_usbh.c ****   ((USB0_CH_TypeDef *)(USB0_CH0_BASE)),  /** Host channel interface               */
 102:../Libraries/XMCLib/src/xmc_usbh.c ****   0,                                     /** Port event callback; set during init */
 103:../Libraries/XMCLib/src/xmc_usbh.c ****   0,                                     /** Pipe event callback; set during init */
 104:../Libraries/XMCLib/src/xmc_usbh.c ****   false,                                 /** init status */
 105:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_POWER_OFF,                    /** USB Power status */
 106:../Libraries/XMCLib/src/xmc_usbh.c ****   false                                  /** Port reset state */
 107:../Libraries/XMCLib/src/xmc_usbh.c **** };
 108:../Libraries/XMCLib/src/xmc_usbh.c **** 
 109:../Libraries/XMCLib/src/xmc_usbh.c **** /*USB host pipe information. The array stores information related to packet id, data toggle,
 110:../Libraries/XMCLib/src/xmc_usbh.c ****  * pending data transfer information, periodic transfer interval, received data size etc for each
 111:../Libraries/XMCLib/src/xmc_usbh.c ****  * pipe.*/
 112:../Libraries/XMCLib/src/xmc_usbh.c **** static volatile XMC_USBH0_pipe_t pipe[USBH0_MAX_PIPE_NUM];
 113:../Libraries/XMCLib/src/xmc_usbh.c **** 
 114:../Libraries/XMCLib/src/xmc_usbh.c **** /* FIFO sizes in bytes (total available memory for FIFOs is 1.25 kB) */
 115:../Libraries/XMCLib/src/xmc_usbh.c **** #define RX_FIFO_SIZE           (1128U)   /* RxFIFO size */
 116:../Libraries/XMCLib/src/xmc_usbh.c **** #define TX_FIFO_SIZE_NON_PERI  (64U)     /* Non-periodic Tx FIFO size */
 117:../Libraries/XMCLib/src/xmc_usbh.c **** #define TX_FIFO_SIZE_PERI      (1024U)   /* Periodic Tx FIFO size */
 118:../Libraries/XMCLib/src/xmc_usbh.c **** 
 119:../Libraries/XMCLib/src/xmc_usbh.c **** /*Stores data FIFO pointer for each pipe*/
 120:../Libraries/XMCLib/src/xmc_usbh.c **** static uint32_t *XMC_USBH0_dfifo_ptr[USBH0_MAX_PIPE_NUM];
 121:../Libraries/XMCLib/src/xmc_usbh.c **** 
 122:../Libraries/XMCLib/src/xmc_usbh.c **** /* Local functions */
 123:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 124:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   enable Enable (XMC_USBH_CLOCK_GATING_ENABLE) or disable(XMC_USBH_CLOCK_GATING_DISABLE) 
 125:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return  None
 126:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 127:../Libraries/XMCLib/src/xmc_usbh.c ****  * Enable/disable clock gating depending if feature is supported.
 128:../Libraries/XMCLib/src/xmc_usbh.c **** */
 129:../Libraries/XMCLib/src/xmc_usbh.c **** __INLINE static void XMC_lClockGating(uint8_t enable)
 130:../Libraries/XMCLib/src/xmc_usbh.c **** {
 402              	 .loc 3 130 1
 403              	 .cfi_startproc
 404              	 
 405              	 
 406 0000 80B5     	 push {r7,lr}
 407              	.LCFI24:
 408              	 .cfi_def_cfa_offset 8
 409              	 .cfi_offset 7,-8
 410              	 .cfi_offset 14,-4
 411 0002 82B0     	 sub sp,sp,#8
 412              	.LCFI25:
 413              	 .cfi_def_cfa_offset 16
 414 0004 00AF     	 add r7,sp,#0
 415              	.LCFI26:
 416              	 .cfi_def_cfa_register 7
 417 0006 0346     	 mov r3,r0
 418 0008 FB71     	 strb r3,[r7,#7]
 131:../Libraries/XMCLib/src/xmc_usbh.c **** #if defined(CLOCK_GATING_SUPPORTED)
 132:../Libraries/XMCLib/src/xmc_usbh.c ****   if (enable == XMC_USBH_CLOCK_GATING_ENABLE)
 419              	 .loc 3 132 6
 420 000a FB79     	 ldrb r3,[r7,#7]
 421 000c 012B     	 cmp r3,#1
 422 000e 02D1     	 bne .L23
 133:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 134:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_SCU_CLOCK_GatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USB0);
 423              	 .loc 3 134 5
 424 0010 0648     	 ldr r0,.L27
 425 0012 FFF7FEFF 	 bl XMC_SCU_CLOCK_GatePeripheralClock
 426              	.L23:
 135:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 136:../Libraries/XMCLib/src/xmc_usbh.c ****   if (enable == XMC_USBH_CLOCK_GATING_DISABLE)
 427              	 .loc 3 136 6
 428 0016 FB79     	 ldrb r3,[r7,#7]
 429 0018 002B     	 cmp r3,#0
 430 001a 03D1     	 bne .L26
 137:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 138:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USB0);
 431              	 .loc 3 138 5
 432 001c 0348     	 ldr r0,.L27
 433 001e FFF7FEFF 	 bl XMC_SCU_CLOCK_UngatePeripheralClock
 139:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 140:../Libraries/XMCLib/src/xmc_usbh.c **** #else
 141:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_UNUSED_ARG(enable);
 142:../Libraries/XMCLib/src/xmc_usbh.c **** #endif
 143:../Libraries/XMCLib/src/xmc_usbh.c **** 
 144:../Libraries/XMCLib/src/xmc_usbh.c ****   return;
 434              	 .loc 3 144 3
 435 0022 00BF     	 nop
 436              	.L26:
 437 0024 00BF     	 nop
 145:../Libraries/XMCLib/src/xmc_usbh.c **** }
 438              	 .loc 3 145 1
 439 0026 0837     	 adds r7,r7,#8
 440              	.LCFI27:
 441              	 .cfi_def_cfa_offset 8
 442 0028 BD46     	 mov sp,r7
 443              	.LCFI28:
 444              	 .cfi_def_cfa_register 13
 445              	 
 446 002a 80BD     	 pop {r7,pc}
 447              	.L28:
 448              	 .align 2
 449              	.L27:
 450 002c 80000020 	 .word 536871040
 451              	 .cfi_endproc
 452              	.LFE181:
 454              	 .section .text.XMC_lTriggerHaltChannel,"ax",%progbits
 455              	 .align 1
 456              	 .syntax unified
 457              	 .thumb
 458              	 .thumb_func
 459              	 .fpu fpv4-sp-d16
 461              	XMC_lTriggerHaltChannel:
 462              	.LFB182:
 146:../Libraries/XMCLib/src/xmc_usbh.c **** 
 147:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 148:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   ptr_ch Pointer to Channel
 149:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return  None
 150:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 151:../Libraries/XMCLib/src/xmc_usbh.c ****  * Triggers halt of a channel.
 152:../Libraries/XMCLib/src/xmc_usbh.c **** */
 153:../Libraries/XMCLib/src/xmc_usbh.c **** __INLINE static void XMC_lTriggerHaltChannel(USB0_CH_TypeDef *ptr_ch)
 154:../Libraries/XMCLib/src/xmc_usbh.c **** {
 463              	 .loc 3 154 1
 464              	 .cfi_startproc
 465              	 
 466              	 
 467              	 
 468 0000 80B4     	 push {r7}
 469              	.LCFI29:
 470              	 .cfi_def_cfa_offset 4
 471              	 .cfi_offset 7,-4
 472 0002 83B0     	 sub sp,sp,#12
 473              	.LCFI30:
 474              	 .cfi_def_cfa_offset 16
 475 0004 00AF     	 add r7,sp,#0
 476              	.LCFI31:
 477              	 .cfi_def_cfa_register 7
 478 0006 7860     	 str r0,[r7,#4]
 155:../Libraries/XMCLib/src/xmc_usbh.c ****   ptr_ch->HCINTMSK = USB_CH_HCINT_ChHltd_Msk; /* Enable halt interrupt */
 479              	 .loc 3 155 20
 480 0008 7B68     	 ldr r3,[r7,#4]
 481 000a 0222     	 movs r2,#2
 482 000c DA60     	 str r2,[r3,#12]
 156:../Libraries/XMCLib/src/xmc_usbh.c ****   ptr_ch->HCCHAR  |= (uint32_t)(USB_CH_HCCHAR_ChEna_Msk | USB_CH_HCCHAR_ChDis_Msk);
 483              	 .loc 3 156 19
 484 000e 7B68     	 ldr r3,[r7,#4]
 485 0010 1B68     	 ldr r3,[r3]
 486 0012 43F04042 	 orr r2,r3,#-1073741824
 487 0016 7B68     	 ldr r3,[r7,#4]
 488 0018 1A60     	 str r2,[r3]
 157:../Libraries/XMCLib/src/xmc_usbh.c ****   return;
 489              	 .loc 3 157 3
 490 001a 00BF     	 nop
 158:../Libraries/XMCLib/src/xmc_usbh.c **** }
 491              	 .loc 3 158 1
 492 001c 0C37     	 adds r7,r7,#12
 493              	.LCFI32:
 494              	 .cfi_def_cfa_offset 4
 495 001e BD46     	 mov sp,r7
 496              	.LCFI33:
 497              	 .cfi_def_cfa_register 13
 498              	 
 499 0020 5DF8047B 	 ldr r7,[sp],#4
 500              	.LCFI34:
 501              	 .cfi_restore 7
 502              	 .cfi_def_cfa_offset 0
 503 0024 7047     	 bx lr
 504              	 .cfi_endproc
 505              	.LFE182:
 507              	 .section .text.XMC_lStartTransfer,"ax",%progbits
 508              	 .align 1
 509              	 .syntax unified
 510              	 .thumb
 511              	 .thumb_func
 512              	 .fpu fpv4-sp-d16
 514              	XMC_lStartTransfer:
 515              	.LFB183:
 159:../Libraries/XMCLib/src/xmc_usbh.c **** 
 160:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 161:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   ptr_pipe Pointer to Pipe
 162:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   ptr_ch   Pointer to Channel
 163:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return  bool \n
 164:../Libraries/XMCLib/src/xmc_usbh.c ****  *          true = success,\n
 165:../Libraries/XMCLib/src/xmc_usbh.c ****  *          false = fail
 166:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 167:../Libraries/XMCLib/src/xmc_usbh.c ****  * Start transfer on Pipe. The function uses transfer complete interrupts to transfer data more tha
 168:../Libraries/XMCLib/src/xmc_usbh.c ****  * packet size. It takes care of updating data toggle information in subsequent packets related to 
 169:../Libraries/XMCLib/src/xmc_usbh.c **** */
 170:../Libraries/XMCLib/src/xmc_usbh.c **** static bool XMC_lStartTransfer (XMC_USBH0_pipe_t *ptr_pipe, USB0_CH_TypeDef *ptr_ch)
 171:../Libraries/XMCLib/src/xmc_usbh.c **** {
 516              	 .loc 3 171 1
 517              	 .cfi_startproc
 518              	 
 519              	 
 520 0000 80B5     	 push {r7,lr}
 521              	.LCFI35:
 522              	 .cfi_def_cfa_offset 8
 523              	 .cfi_offset 7,-8
 524              	 .cfi_offset 14,-4
 525 0002 90B0     	 sub sp,sp,#64
 526              	.LCFI36:
 527              	 .cfi_def_cfa_offset 72
 528 0004 00AF     	 add r7,sp,#0
 529              	.LCFI37:
 530              	 .cfi_def_cfa_register 7
 531 0006 7860     	 str r0,[r7,#4]
 532 0008 3960     	 str r1,[r7]
 172:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  hcchar;
 173:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  hctsiz;
 174:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  hcintmsk;
 175:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  num_remaining_transfer;
 176:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  num_remaining_fifo;
 177:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  num_remaining_queue;
 178:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  txsts = 0U;
 533              	 .loc 3 178 13
 534 000a 0023     	 movs r3,#0
 535 000c FB62     	 str r3,[r7,#44]
 179:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  pckt_num;
 180:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  max_pckt_size;
 181:../Libraries/XMCLib/src/xmc_usbh.c ****   uint8_t   *ptr_src = ptr_pipe->data;
 536              	 .loc 3 181 14
 537 000e 7B68     	 ldr r3,[r7,#4]
 538 0010 5B68     	 ldr r3,[r3,#4]
 539 0012 7B62     	 str r3,[r7,#36]
 182:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  *ptr_dest = NULL;
 540              	 .loc 3 182 14
 541 0014 0023     	 movs r3,#0
 542 0016 3B62     	 str r3,[r7,#32]
 183:../Libraries/XMCLib/src/xmc_usbh.c ****   uint16_t  cnt;
 184:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t loc_index;
 185:../Libraries/XMCLib/src/xmc_usbh.c ****   bool status;
 186:../Libraries/XMCLib/src/xmc_usbh.c **** 
 187:../Libraries/XMCLib/src/xmc_usbh.c ****   if (!(XMC_USBH0_device.global_register->HPRT & USB_HPRT_PrtConnSts_Msk))
 543              	 .loc 3 187 25
 544 0018 944B     	 ldr r3,.L67
 545 001a 1B68     	 ldr r3,[r3]
 546              	 .loc 3 187 41
 547 001c D3F84034 	 ldr r3,[r3,#1088]
 548              	 .loc 3 187 48
 549 0020 03F00103 	 and r3,r3,#1
 550              	 .loc 3 187 6
 551 0024 002B     	 cmp r3,#0
 552 0026 02D1     	 bne .L32
 188:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 189:../Libraries/XMCLib/src/xmc_usbh.c ****     status = false;
 553              	 .loc 3 189 12
 554 0028 0023     	 movs r3,#0
 555 002a 7B77     	 strb r3,[r7,#29]
 556 002c 18E1     	 b .L33
 557              	.L32:
 190:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 191:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 192:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 193:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Save channel characteristic register to local variable */
 194:../Libraries/XMCLib/src/xmc_usbh.c ****     hcchar   = ptr_ch->HCCHAR;
 558              	 .loc 3 194 14
 559 002e 3B68     	 ldr r3,[r7]
 560 0030 1B68     	 ldr r3,[r3]
 561 0032 FB63     	 str r3,[r7,#60]
 195:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Save transfer size register to local variable */
 196:../Libraries/XMCLib/src/xmc_usbh.c ****     hctsiz   = ptr_ch->HCTSIZ_BUFFERMODE;
 562              	 .loc 3 196 14
 563 0034 3B68     	 ldr r3,[r7]
 564 0036 1B69     	 ldr r3,[r3,#16]
 565 0038 BB63     	 str r3,[r7,#56]
 197:../Libraries/XMCLib/src/xmc_usbh.c ****     hcintmsk = 0U;
 566              	 .loc 3 197 14
 567 003a 0023     	 movs r3,#0
 568 003c 7B63     	 str r3,[r7,#52]
 198:../Libraries/XMCLib/src/xmc_usbh.c ****     cnt      = 0U;
 569              	 .loc 3 198 14
 570 003e 0023     	 movs r3,#0
 571 0040 FB83     	 strh r3,[r7,#30]
 199:../Libraries/XMCLib/src/xmc_usbh.c **** 
 200:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Prepare transfer */
 201:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Reset EPDir (transfer direction = output) and enable channel */
 202:../Libraries/XMCLib/src/xmc_usbh.c ****     hcchar &= (uint32_t)(~(uint32_t)(USB_CH_HCCHAR_EPDir_Msk | USB_CH_HCCHAR_ChDis_Msk));
 572              	 .loc 3 202 12
 573 0042 FB6B     	 ldr r3,[r7,#60]
 574 0044 23F08043 	 bic r3,r3,#1073741824
 575 0048 23F40043 	 bic r3,r3,#32768
 576 004c FB63     	 str r3,[r7,#60]
 203:../Libraries/XMCLib/src/xmc_usbh.c ****     hcchar |= (uint32_t)USB_CH_HCCHAR_ChEna_Msk;
 577              	 .loc 3 203 12
 578 004e FB6B     	 ldr r3,[r7,#60]
 579 0050 43F00043 	 orr r3,r3,#-2147483648
 580 0054 FB63     	 str r3,[r7,#60]
 204:../Libraries/XMCLib/src/xmc_usbh.c **** 
 205:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Enable default interrupts needed for all transfers */
 206:../Libraries/XMCLib/src/xmc_usbh.c ****     hcintmsk  = (USB_CH_HCINTMSK_XactErrMsk_Msk  |
 581              	 .loc 3 206 15
 582 0056 9923     	 movs r3,#153
 583 0058 7B63     	 str r3,[r7,#52]
 207:../Libraries/XMCLib/src/xmc_usbh.c ****                  USB_CH_HCINTMSK_XferComplMsk_Msk |
 208:../Libraries/XMCLib/src/xmc_usbh.c ****                  USB_CH_HCINTMSK_NakMsk_Msk    |
 209:../Libraries/XMCLib/src/xmc_usbh.c ****                  USB_CH_HCINTMSK_StallMsk_Msk)  ;
 210:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Keep PID */
 211:../Libraries/XMCLib/src/xmc_usbh.c ****     hctsiz &=  (uint32_t)USB_CH_HCTSIZ_BUFFERMODE_Pid_Msk;
 584              	 .loc 3 211 12
 585 005a BB6B     	 ldr r3,[r7,#56]
 586 005c 03F0C043 	 and r3,r3,#1610612736
 587 0060 BB63     	 str r3,[r7,#56]
 212:../Libraries/XMCLib/src/xmc_usbh.c **** 
 213:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Packet specific setup */
 214:../Libraries/XMCLib/src/xmc_usbh.c ****     switch (ptr_pipe->packet & XMC_USBH_PACKET_TOKEN_Msk)
 588              	 .loc 3 214 21
 589 0062 7B68     	 ldr r3,[r7,#4]
 590 0064 1B68     	 ldr r3,[r3]
 591              	 .loc 3 214 30
 592 0066 03F00F03 	 and r3,r3,#15
 593              	 .loc 3 214 5
 594 006a 032B     	 cmp r3,#3
 595 006c 06D0     	 beq .L34
 596 006e 032B     	 cmp r3,#3
 597 0070 16D8     	 bhi .L62
 598 0072 012B     	 cmp r3,#1
 599 0074 0BD0     	 beq .L36
 600 0076 022B     	 cmp r3,#2
 601 0078 14D0     	 beq .L63
 215:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 216:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_IN:
 217:../Libraries/XMCLib/src/xmc_usbh.c ****         /* set transfer direction to input */
 218:../Libraries/XMCLib/src/xmc_usbh.c ****         hcchar   |=  (uint32_t)USB_CH_HCCHAR_EPDir_Msk;
 219:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Enable IN transfer specific interrupts */
 220:../Libraries/XMCLib/src/xmc_usbh.c ****         hcintmsk  |= (uint32_t)( USB_CH_HCINTMSK_DataTglErrMsk_Msk  |
 221:../Libraries/XMCLib/src/xmc_usbh.c ****                                  USB_CH_HCINTMSK_BblErrMsk_Msk |
 222:../Libraries/XMCLib/src/xmc_usbh.c ****                                  USB_CH_HCINTMSK_AckMsk_Msk    |
 223:../Libraries/XMCLib/src/xmc_usbh.c ****                                  USB_CH_HCINTMSK_NakMsk_Msk )  ;
 224:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 225:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_OUT:
 226:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 227:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_SETUP:
 228:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   &= (uint32_t)~USB_CH_HCTSIZ_BUFFERMODE_Pid_Msk  ;
 229:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_MDATA;
 230:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 231:../Libraries/XMCLib/src/xmc_usbh.c ****       default:
 232:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 602              	 .loc 3 232 9
 603 007a 11E0     	 b .L62
 604              	.L34:
 218:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Enable IN transfer specific interrupts */
 605              	 .loc 3 218 18
 606 007c FB6B     	 ldr r3,[r7,#60]
 607 007e 43F40043 	 orr r3,r3,#32768
 608 0082 FB63     	 str r3,[r7,#60]
 220:../Libraries/XMCLib/src/xmc_usbh.c ****                                  USB_CH_HCINTMSK_BblErrMsk_Msk |
 609              	 .loc 3 220 19
 610 0084 7B6B     	 ldr r3,[r7,#52]
 611 0086 43F4A663 	 orr r3,r3,#1328
 612 008a 7B63     	 str r3,[r7,#52]
 224:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_OUT:
 613              	 .loc 3 224 9
 614 008c 0BE0     	 b .L38
 615              	.L36:
 228:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_MDATA;
 616              	 .loc 3 228 18
 617 008e BB6B     	 ldr r3,[r7,#56]
 618 0090 23F0C043 	 bic r3,r3,#1610612736
 619 0094 BB63     	 str r3,[r7,#56]
 229:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 620              	 .loc 3 229 18
 621 0096 BB6B     	 ldr r3,[r7,#56]
 622 0098 43F0C043 	 orr r3,r3,#1610612736
 623 009c BB63     	 str r3,[r7,#56]
 230:../Libraries/XMCLib/src/xmc_usbh.c ****       default:
 624              	 .loc 3 230 9
 625 009e 02E0     	 b .L38
 626              	.L62:
 627              	 .loc 3 232 9
 628 00a0 00BF     	 nop
 629 00a2 00E0     	 b .L38
 630              	.L63:
 226:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_SETUP:
 631              	 .loc 3 226 9
 632 00a4 00BF     	 nop
 633              	.L38:
 233:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 234:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Prepare PID */
 235:../Libraries/XMCLib/src/xmc_usbh.c ****     switch (ptr_pipe->packet & XMC_USBH_PACKET_DATA_Msk)
 634              	 .loc 3 235 21
 635 00a6 7B68     	 ldr r3,[r7,#4]
 636 00a8 1B68     	 ldr r3,[r3]
 637              	 .loc 3 235 30
 638 00aa 03F0F003 	 and r3,r3,#240
 639              	 .loc 3 235 5
 640 00ae 102B     	 cmp r3,#16
 641 00b0 02D0     	 beq .L39
 642 00b2 202B     	 cmp r3,#32
 643 00b4 05D0     	 beq .L40
 236:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 237:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_DATA0:
 238:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   &= (uint32_t)~USB_CH_HCTSIZ_BUFFERMODE_Pid_Msk;
 239:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_DATA0;
 240:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 241:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_DATA1:
 242:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   &= (uint32_t)~USB_CH_HCTSIZ_BUFFERMODE_Pid_Msk;
 243:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_DATA1;
 244:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 245:../Libraries/XMCLib/src/xmc_usbh.c ****       default:
 246:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 644              	 .loc 3 246 9
 645 00b6 0DE0     	 b .L42
 646              	.L39:
 238:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_DATA0;
 647              	 .loc 3 238 18
 648 00b8 BB6B     	 ldr r3,[r7,#56]
 649 00ba 23F0C043 	 bic r3,r3,#1610612736
 650 00be BB63     	 str r3,[r7,#56]
 240:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_DATA1:
 651              	 .loc 3 240 9
 652 00c0 08E0     	 b .L42
 653              	.L40:
 242:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_DATA1;
 654              	 .loc 3 242 18
 655 00c2 BB6B     	 ldr r3,[r7,#56]
 656 00c4 23F0C043 	 bic r3,r3,#1610612736
 657 00c8 BB63     	 str r3,[r7,#56]
 243:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 658              	 .loc 3 243 18
 659 00ca BB6B     	 ldr r3,[r7,#56]
 660 00cc 43F08043 	 orr r3,r3,#1073741824
 661 00d0 BB63     	 str r3,[r7,#56]
 244:../Libraries/XMCLib/src/xmc_usbh.c ****       default:
 662              	 .loc 3 244 9
 663 00d2 00BF     	 nop
 664              	.L42:
 247:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 248:../Libraries/XMCLib/src/xmc_usbh.c **** 
 249:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Prepare odd/even frame */
 250:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((XMC_USBH0_device.global_register->HFNUM & 1U) != 0U)
 665              	 .loc 3 250 26
 666 00d4 654B     	 ldr r3,.L67
 667 00d6 1B68     	 ldr r3,[r3]
 668              	 .loc 3 250 42
 669 00d8 D3F80834 	 ldr r3,[r3,#1032]
 670              	 .loc 3 250 50
 671 00dc 03F00103 	 and r3,r3,#1
 672              	 .loc 3 250 8
 673 00e0 002B     	 cmp r3,#0
 674 00e2 04D0     	 beq .L43
 251:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 252:../Libraries/XMCLib/src/xmc_usbh.c ****       hcchar &= (uint32_t)~USB_CH_HCCHAR_OddFrm_Msk;
 675              	 .loc 3 252 14
 676 00e4 FB6B     	 ldr r3,[r7,#60]
 677 00e6 23F00053 	 bic r3,r3,#536870912
 678 00ea FB63     	 str r3,[r7,#60]
 679 00ec 03E0     	 b .L44
 680              	.L43:
 253:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 254:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 255:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 256:../Libraries/XMCLib/src/xmc_usbh.c ****       hcchar |= (uint32_t)USB_CH_HCCHAR_OddFrm_Msk;
 681              	 .loc 3 256 14
 682 00ee FB6B     	 ldr r3,[r7,#60]
 683 00f0 43F00053 	 orr r3,r3,#536870912
 684 00f4 FB63     	 str r3,[r7,#60]
 685              	.L44:
 257:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 258:../Libraries/XMCLib/src/xmc_usbh.c **** 
 259:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Get transfer type specific status */
 260:../Libraries/XMCLib/src/xmc_usbh.c ****     switch (ptr_pipe->ep_type)
 686              	 .loc 3 260 21
 687 00f6 7B68     	 ldr r3,[r7,#4]
 688 00f8 9B7E     	 ldrb r3,[r3,#26]
 689 00fa 032B     	 cmp r3,#3
 690 00fc 1FD8     	 bhi .L64
 691 00fe 01A2     	 adr r2,.L47
 692 0100 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 693              	 .p2align 2
 694              	.L47:
 695 0104 15010000 	 .word .L48+1
 696 0108 29010000 	 .word .L46+1
 697 010c 15010000 	 .word .L48+1
 698 0110 29010000 	 .word .L46+1
 699              	 .p2align 1
 700              	.L48:
 261:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 262:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_ENDPOINT_CONTROL:
 263:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_ENDPOINT_BULK:
 264:../Libraries/XMCLib/src/xmc_usbh.c ****         if (!(hcchar & USB_CH_HCCHAR_EPDir_Msk))
 701              	 .loc 3 264 22
 702 0114 FB6B     	 ldr r3,[r7,#60]
 703 0116 03F40043 	 and r3,r3,#32768
 704              	 .loc 3 264 12
 705 011a 002B     	 cmp r3,#0
 706 011c 11D1     	 bne .L65
 265:../Libraries/XMCLib/src/xmc_usbh.c ****         {
 266:../Libraries/XMCLib/src/xmc_usbh.c ****           txsts = XMC_USBH0_device.global_register->GNPTXSTS;
 707              	 .loc 3 266 35
 708 011e 534B     	 ldr r3,.L67
 709 0120 1B68     	 ldr r3,[r3]
 710              	 .loc 3 266 17
 711 0122 DB6A     	 ldr r3,[r3,#44]
 712 0124 FB62     	 str r3,[r7,#44]
 267:../Libraries/XMCLib/src/xmc_usbh.c ****         }
 268:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 713              	 .loc 3 268 9
 714 0126 0CE0     	 b .L65
 715              	.L46:
 269:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_ENDPOINT_ISOCHRONOUS:
 270:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_ENDPOINT_INTERRUPT:
 271:../Libraries/XMCLib/src/xmc_usbh.c ****         if (!(hcchar & USB_CH_HCCHAR_EPDir_Msk))
 716              	 .loc 3 271 22
 717 0128 FB6B     	 ldr r3,[r7,#60]
 718 012a 03F40043 	 and r3,r3,#32768
 719              	 .loc 3 271 12
 720 012e 002B     	 cmp r3,#0
 721 0130 09D1     	 bne .L66
 272:../Libraries/XMCLib/src/xmc_usbh.c ****         {
 273:../Libraries/XMCLib/src/xmc_usbh.c ****           txsts = XMC_USBH0_device.global_register->HPTXSTS;
 722              	 .loc 3 273 35
 723 0132 4E4B     	 ldr r3,.L67
 724 0134 1B68     	 ldr r3,[r3]
 725              	 .loc 3 273 17
 726 0136 D3F81034 	 ldr r3,[r3,#1040]
 727 013a FB62     	 str r3,[r7,#44]
 274:../Libraries/XMCLib/src/xmc_usbh.c ****         }
 275:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 728              	 .loc 3 275 9
 729 013c 03E0     	 b .L66
 730              	.L64:
 276:../Libraries/XMCLib/src/xmc_usbh.c ****       default:
 277:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 731              	 .loc 3 277 9
 732 013e 00BF     	 nop
 733 0140 02E0     	 b .L50
 734              	.L65:
 268:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_ENDPOINT_ISOCHRONOUS:
 735              	 .loc 3 268 9
 736 0142 00BF     	 nop
 737 0144 00E0     	 b .L50
 738              	.L66:
 275:../Libraries/XMCLib/src/xmc_usbh.c ****       default:
 739              	 .loc 3 275 9
 740 0146 00BF     	 nop
 741              	.L50:
 278:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 279:../Libraries/XMCLib/src/xmc_usbh.c **** 
 280:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Calculate remaining transfer size */
 281:../Libraries/XMCLib/src/xmc_usbh.c ****     num_remaining_transfer = ptr_pipe->num - ptr_pipe->num_transferred_total;
 742              	 .loc 3 281 38
 743 0148 7B68     	 ldr r3,[r7,#4]
 744 014a 9A68     	 ldr r2,[r3,#8]
 745              	 .loc 3 281 54
 746 014c 7B68     	 ldr r3,[r7,#4]
 747 014e DB68     	 ldr r3,[r3,#12]
 748              	 .loc 3 281 28
 749 0150 D31A     	 subs r3,r2,r3
 750 0152 3B63     	 str r3,[r7,#48]
 282:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Limit transfer to available space inside fifo/queue if OUT transaction */
 283:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((uint32_t)(hcchar & USB_CH_HCCHAR_EPDir_Msk) == 0U)
 751              	 .loc 3 283 9
 752 0154 FB6B     	 ldr r3,[r7,#60]
 753 0156 03F40043 	 and r3,r3,#32768
 754              	 .loc 3 283 8
 755 015a 002B     	 cmp r3,#0
 756 015c 44D1     	 bne .L52
 284:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 285:../Libraries/XMCLib/src/xmc_usbh.c ****       max_pckt_size =  ptr_pipe->ep_max_packet_size;
 757              	 .loc 3 285 32
 758 015e 7B68     	 ldr r3,[r7,#4]
 759 0160 9B8A     	 ldrh r3,[r3,#20]
 760              	 .loc 3 285 21
 761 0162 BB61     	 str r3,[r7,#24]
 286:../Libraries/XMCLib/src/xmc_usbh.c ****       num_remaining_fifo = (uint32_t)((uint32_t)(txsts & 0x0000FFFFU) <<  2);
 762              	 .loc 3 286 28
 763 0164 FB6A     	 ldr r3,[r7,#44]
 764 0166 9A00     	 lsls r2,r3,#2
 765              	 .loc 3 286 26
 766 0168 414B     	 ldr r3,.L67+4
 767 016a 1340     	 ands r3,r3,r2
 768 016c 7B61     	 str r3,[r7,#20]
 287:../Libraries/XMCLib/src/xmc_usbh.c ****       num_remaining_queue  = (uint32_t)((uint32_t)(txsts & 0x00FF0000U) >> 16);
 769              	 .loc 3 287 30
 770 016e FB6A     	 ldr r3,[r7,#44]
 771 0170 1B0C     	 lsrs r3,r3,#16
 772              	 .loc 3 287 28
 773 0172 DBB2     	 uxtb r3,r3
 774 0174 3B61     	 str r3,[r7,#16]
 288:../Libraries/XMCLib/src/xmc_usbh.c ****       if (num_remaining_transfer > num_remaining_fifo)
 775              	 .loc 3 288 10
 776 0176 3A6B     	 ldr r2,[r7,#48]
 777 0178 7B69     	 ldr r3,[r7,#20]
 778 017a 9A42     	 cmp r2,r3
 779 017c 01D9     	 bls .L53
 289:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 290:../Libraries/XMCLib/src/xmc_usbh.c ****         num_remaining_transfer = num_remaining_fifo;
 780              	 .loc 3 290 32
 781 017e 7B69     	 ldr r3,[r7,#20]
 782 0180 3B63     	 str r3,[r7,#48]
 783              	.L53:
 291:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 292:../Libraries/XMCLib/src/xmc_usbh.c ****       pckt_num = (uint32_t)((num_remaining_transfer + (max_pckt_size - 1U)) / max_pckt_size);
 784              	 .loc 3 292 53
 785 0182 BA69     	 ldr r2,[r7,#24]
 786 0184 3B6B     	 ldr r3,[r7,#48]
 787 0186 1344     	 add r3,r3,r2
 788 0188 5A1E     	 subs r2,r3,#1
 789              	 .loc 3 292 16
 790 018a BB69     	 ldr r3,[r7,#24]
 791 018c B2FBF3F3 	 udiv r3,r2,r3
 792 0190 BB62     	 str r3,[r7,#40]
 293:../Libraries/XMCLib/src/xmc_usbh.c ****       if (pckt_num > num_remaining_queue)
 793              	 .loc 3 293 10
 794 0192 BA6A     	 ldr r2,[r7,#40]
 795 0194 3B69     	 ldr r3,[r7,#16]
 796 0196 9A42     	 cmp r2,r3
 797 0198 01D9     	 bls .L54
 294:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 295:../Libraries/XMCLib/src/xmc_usbh.c ****         pckt_num = num_remaining_queue;
 798              	 .loc 3 295 18
 799 019a 3B69     	 ldr r3,[r7,#16]
 800 019c BB62     	 str r3,[r7,#40]
 801              	.L54:
 296:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 297:../Libraries/XMCLib/src/xmc_usbh.c ****       if (num_remaining_transfer > (pckt_num * max_pckt_size))
 802              	 .loc 3 297 46
 803 019e BB6A     	 ldr r3,[r7,#40]
 804 01a0 BA69     	 ldr r2,[r7,#24]
 805 01a2 02FB03F3 	 mul r3,r2,r3
 806              	 .loc 3 297 10
 807 01a6 3A6B     	 ldr r2,[r7,#48]
 808 01a8 9A42     	 cmp r2,r3
 809 01aa 04D9     	 bls .L55
 298:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 299:../Libraries/XMCLib/src/xmc_usbh.c ****         num_remaining_transfer = pckt_num * max_pckt_size;
 810              	 .loc 3 299 32
 811 01ac BB6A     	 ldr r3,[r7,#40]
 812 01ae BA69     	 ldr r2,[r7,#24]
 813 01b0 02FB03F3 	 mul r3,r2,r3
 814 01b4 3B63     	 str r3,[r7,#48]
 815              	.L55:
 300:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 301:../Libraries/XMCLib/src/xmc_usbh.c ****       cnt = (uint16_t)((num_remaining_transfer + 3U) / 4U);
 816              	 .loc 3 301 48
 817 01b6 3B6B     	 ldr r3,[r7,#48]
 818 01b8 0333     	 adds r3,r3,#3
 819              	 .loc 3 301 54
 820 01ba 9B08     	 lsrs r3,r3,#2
 821              	 .loc 3 301 11
 822 01bc FB83     	 strh r3,[r7,#30]
 302:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_src  = ptr_pipe->data + ptr_pipe->num_transferred_total;
 823              	 .loc 3 302 26
 824 01be 7B68     	 ldr r3,[r7,#4]
 825 01c0 5A68     	 ldr r2,[r3,#4]
 826              	 .loc 3 302 43
 827 01c2 7B68     	 ldr r3,[r7,#4]
 828 01c4 DB68     	 ldr r3,[r3,#12]
 829              	 .loc 3 302 16
 830 01c6 1344     	 add r3,r3,r2
 831 01c8 7B62     	 str r3,[r7,#36]
 303:../Libraries/XMCLib/src/xmc_usbh.c ****       loc_index = ((USB0_CH_TypeDef *)ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_channel_re
 832              	 .loc 3 303 84
 833 01ca 284B     	 ldr r3,.L67
 834 01cc 5B68     	 ldr r3,[r3,#4]
 835              	 .loc 3 303 46
 836 01ce 3A68     	 ldr r2,[r7]
 837 01d0 D31A     	 subs r3,r2,r3
 838 01d2 5B11     	 asrs r3,r3,#5
 839              	 .loc 3 303 17
 840 01d4 FB60     	 str r3,[r7,#12]
 304:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_dest = (uint32_t *)XMC_USBH0_dfifo_ptr[loc_index];
 841              	 .loc 3 304 16
 842 01d6 274A     	 ldr r2,.L67+8
 843 01d8 FB68     	 ldr r3,[r7,#12]
 844 01da 52F82330 	 ldr r3,[r2,r3,lsl#2]
 845 01de 3B62     	 str r3,[r7,#32]
 305:../Libraries/XMCLib/src/xmc_usbh.c ****       /* For OUT/SETUP transfer num_transferring represents num of bytes to be sent */
 306:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe->num_transferring = num_remaining_transfer;
 846              	 .loc 3 306 34
 847 01e0 7B68     	 ldr r3,[r7,#4]
 848 01e2 3A6B     	 ldr r2,[r7,#48]
 849 01e4 1A61     	 str r2,[r3,#16]
 850 01e6 02E0     	 b .L56
 851              	.L52:
 307:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 308:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 309:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 310:../Libraries/XMCLib/src/xmc_usbh.c ****       /* For IN transfer num_transferring is zero */
 311:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe->num_transferring = 0U;
 852              	 .loc 3 311 34
 853 01e8 7B68     	 ldr r3,[r7,#4]
 854 01ea 0022     	 movs r2,#0
 855 01ec 1A61     	 str r2,[r3,#16]
 856              	.L56:
 312:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 313:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Set packet count and transfer size */
 314:../Libraries/XMCLib/src/xmc_usbh.c ****     if (num_remaining_transfer != 0U)
 857              	 .loc 3 314 8
 858 01ee 3B6B     	 ldr r3,[r7,#48]
 859 01f0 002B     	 cmp r3,#0
 860 01f2 12D0     	 beq .L57
 315:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 316:../Libraries/XMCLib/src/xmc_usbh.c ****       hctsiz |= (((num_remaining_transfer + ptr_pipe->ep_max_packet_size) - 1U) / ptr_pipe->ep_max_
 861              	 .loc 3 316 53
 862 01f4 7B68     	 ldr r3,[r7,#4]
 863 01f6 9B8A     	 ldrh r3,[r3,#20]
 864 01f8 1A46     	 mov r2,r3
 865              	 .loc 3 316 43
 866 01fa 3B6B     	 ldr r3,[r7,#48]
 867 01fc 1344     	 add r3,r3,r2
 868              	 .loc 3 316 75
 869 01fe 013B     	 subs r3,r3,#1
 870              	 .loc 3 316 91
 871 0200 7A68     	 ldr r2,[r7,#4]
 872 0202 928A     	 ldrh r2,[r2,#20]
 873              	 .loc 3 316 81
 874 0204 B3FBF2F3 	 udiv r3,r3,r2
 875              	 .loc 3 316 113
 876 0208 DB04     	 lsls r3,r3,#19
 877              	 .loc 3 316 14
 878 020a BA6B     	 ldr r2,[r7,#56]
 879 020c 1343     	 orrs r3,r3,r2
 880 020e BB63     	 str r3,[r7,#56]
 317:../Libraries/XMCLib/src/xmc_usbh.c ****       hctsiz |=   num_remaining_transfer;
 881              	 .loc 3 317 14
 882 0210 BA6B     	 ldr r2,[r7,#56]
 883 0212 3B6B     	 ldr r3,[r7,#48]
 884 0214 1343     	 orrs r3,r3,r2
 885 0216 BB63     	 str r3,[r7,#56]
 886 0218 03E0     	 b .L58
 887              	.L57:
 318:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 319:../Libraries/XMCLib/src/xmc_usbh.c ****     else                                                     /* Zero length packet */
 320:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 321:../Libraries/XMCLib/src/xmc_usbh.c ****       hctsiz |= ((uint32_t)1U << USB_CH_HCTSIZ_BUFFERMODE_PktCnt_Pos); /* Packet count = 1 */
 888              	 .loc 3 321 14
 889 021a BB6B     	 ldr r3,[r7,#56]
 890 021c 43F40023 	 orr r3,r3,#524288
 891 0220 BB63     	 str r3,[r7,#56]
 892              	.L58:
 322:../Libraries/XMCLib/src/xmc_usbh.c ****       hctsiz |= 0U;                                        /* Transfer size = 0 */
 323:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 324:../Libraries/XMCLib/src/xmc_usbh.c ****     NVIC_DisableIRQ (USB0_0_IRQn);
 893              	 .loc 3 324 5
 894 0222 6B20     	 movs r0,#107
 895 0224 FFF7FEFF 	 bl __NVIC_DisableIRQ
 325:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_ch->HCINTMSK = hcintmsk;                  /* Enable channel interrupts */
 896              	 .loc 3 325 22
 897 0228 3B68     	 ldr r3,[r7]
 898 022a 7A6B     	 ldr r2,[r7,#52]
 899 022c DA60     	 str r2,[r3,#12]
 326:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_ch->HCTSIZ_BUFFERMODE = hctsiz;           /* Write ch transfer size */
 900              	 .loc 3 326 31
 901 022e 3B68     	 ldr r3,[r7]
 902 0230 BA6B     	 ldr r2,[r7,#56]
 903 0232 1A61     	 str r2,[r3,#16]
 327:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_ch->HCCHAR = hcchar;                      /* Write ch characteristics */
 904              	 .loc 3 327 20
 905 0234 3B68     	 ldr r3,[r7]
 906 0236 FA6B     	 ldr r2,[r7,#60]
 907 0238 1A60     	 str r2,[r3]
 328:../Libraries/XMCLib/src/xmc_usbh.c ****     while (cnt != 0U)                             /* Load data */
 908              	 .loc 3 328 11
 909 023a 09E0     	 b .L59
 910              	.L60:
 329:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 330:../Libraries/XMCLib/src/xmc_usbh.c **** #if defined __TASKING__/*tasking*/
 331:../Libraries/XMCLib/src/xmc_usbh.c ****       *ptr_dest = *((__unaligned uint32_t *)ptr_src);
 332:../Libraries/XMCLib/src/xmc_usbh.c **** #else/* defined (__GNUC__) || defined (__CC_ARM) || defined (__ICCARM__)*/
 333:../Libraries/XMCLib/src/xmc_usbh.c ****       *ptr_dest = *((uint32_t *)ptr_src);
 911              	 .loc 3 333 19
 912 023c 7B6A     	 ldr r3,[r7,#36]
 913 023e 1A68     	 ldr r2,[r3]
 914              	 .loc 3 333 17
 915 0240 3B6A     	 ldr r3,[r7,#32]
 916 0242 1A60     	 str r2,[r3]
 334:../Libraries/XMCLib/src/xmc_usbh.c **** #endif
 335:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_src  += 4U;
 917              	 .loc 3 335 16
 918 0244 7B6A     	 ldr r3,[r7,#36]
 919 0246 0433     	 adds r3,r3,#4
 920 0248 7B62     	 str r3,[r7,#36]
 336:../Libraries/XMCLib/src/xmc_usbh.c ****       cnt--;
 921              	 .loc 3 336 10
 922 024a FB8B     	 ldrh r3,[r7,#30]
 923 024c 013B     	 subs r3,r3,#1
 924 024e FB83     	 strh r3,[r7,#30]
 925              	.L59:
 328:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 926              	 .loc 3 328 11
 927 0250 FB8B     	 ldrh r3,[r7,#30]
 928 0252 002B     	 cmp r3,#0
 929 0254 F2D1     	 bne .L60
 337:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 338:../Libraries/XMCLib/src/xmc_usbh.c ****     NVIC_EnableIRQ  (USB0_0_IRQn);                /* Enable OTG interrupt */
 930              	 .loc 3 338 5
 931 0256 6B20     	 movs r0,#107
 932 0258 FFF7FEFF 	 bl __NVIC_EnableIRQ
 339:../Libraries/XMCLib/src/xmc_usbh.c ****     status = true;
 933              	 .loc 3 339 12
 934 025c 0123     	 movs r3,#1
 935 025e 7B77     	 strb r3,[r7,#29]
 936              	.L33:
 340:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 341:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 937              	 .loc 3 341 10
 938 0260 7B7F     	 ldrb r3,[r7,#29]
 342:../Libraries/XMCLib/src/xmc_usbh.c **** }
 939              	 .loc 3 342 1
 940 0262 1846     	 mov r0,r3
 941 0264 4037     	 adds r7,r7,#64
 942              	.LCFI38:
 943              	 .cfi_def_cfa_offset 8
 944 0266 BD46     	 mov sp,r7
 945              	.LCFI39:
 946              	 .cfi_def_cfa_register 13
 947              	 
 948 0268 80BD     	 pop {r7,pc}
 949              	.L68:
 950 026a 00BF     	 .align 2
 951              	.L67:
 952 026c 00000000 	 .word XMC_USBH0_device
 953 0270 FCFF0300 	 .word 262140
 954 0274 00000000 	 .word XMC_USBH0_dfifo_ptr
 955              	 .cfi_endproc
 956              	.LFE183:
 958              	 .section .text.XMC_USBH_GetVersion,"ax",%progbits
 959              	 .align 1
 960              	 .syntax unified
 961              	 .thumb
 962              	 .thumb_func
 963              	 .fpu fpv4-sp-d16
 965              	XMC_USBH_GetVersion:
 966              	.LFB184:
 343:../Libraries/XMCLib/src/xmc_usbh.c **** 
 344:../Libraries/XMCLib/src/xmc_usbh.c **** /* USB driver API functions */
 345:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 346:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return      \ref XMC_USBH_DRIVER_VERSION_t
 347:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 348:../Libraries/XMCLib/src/xmc_usbh.c ****  * Get driver version.
 349:../Libraries/XMCLib/src/xmc_usbh.c **** */
 350:../Libraries/XMCLib/src/xmc_usbh.c **** static XMC_USBH_DRIVER_VERSION_t XMC_USBH_GetVersion (void) { return xmc_usbh_driver_version; }
 967              	 .loc 3 350 61
 968              	 .cfi_startproc
 969              	 
 970              	 
 971              	 
 972 0000 80B4     	 push {r7}
 973              	.LCFI40:
 974              	 .cfi_def_cfa_offset 4
 975              	 .cfi_offset 7,-4
 976 0002 83B0     	 sub sp,sp,#12
 977              	.LCFI41:
 978              	 .cfi_def_cfa_offset 16
 979 0004 00AF     	 add r7,sp,#0
 980              	.LCFI42:
 981              	 .cfi_def_cfa_register 7
 982              	 .loc 3 350 70
 983 0006 084B     	 ldr r3,.L71
 984 0008 1B68     	 ldr r3,[r3]
 985 000a 7B60     	 str r3,[r7,#4]
 986 000c 0023     	 movs r3,#0
 987 000e BA88     	 ldrh r2,[r7,#4]
 988 0010 62F30F03 	 bfi r3,r2,#0,#16
 989 0014 FA88     	 ldrh r2,[r7,#6]
 990 0016 62F31F43 	 bfi r3,r2,#16,#16
 991              	 .loc 3 350 95
 992 001a 1846     	 mov r0,r3
 993 001c 0C37     	 adds r7,r7,#12
 994              	.LCFI43:
 995              	 .cfi_def_cfa_offset 4
 996 001e BD46     	 mov sp,r7
 997              	.LCFI44:
 998              	 .cfi_def_cfa_register 13
 999              	 
 1000 0020 5DF8047B 	 ldr r7,[sp],#4
 1001              	.LCFI45:
 1002              	 .cfi_restore 7
 1003              	 .cfi_def_cfa_offset 0
 1004 0024 7047     	 bx lr
 1005              	.L72:
 1006 0026 00BF     	 .align 2
 1007              	.L71:
 1008 0028 00000000 	 .word xmc_usbh_driver_version
 1009              	 .cfi_endproc
 1010              	.LFE184:
 1012              	 .section .text.XMC_USBH_GetCapabilities,"ax",%progbits
 1013              	 .align 1
 1014              	 .syntax unified
 1015              	 .thumb
 1016              	 .thumb_func
 1017              	 .fpu fpv4-sp-d16
 1019              	XMC_USBH_GetCapabilities:
 1020              	.LFB185:
 351:../Libraries/XMCLib/src/xmc_usbh.c **** 
 352:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 353:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return  \ref XMC_USBH_CAPABILITIES_t
 354:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 355:../Libraries/XMCLib/src/xmc_usbh.c ****  * Get driver capabilities.
 356:../Libraries/XMCLib/src/xmc_usbh.c **** */
 357:../Libraries/XMCLib/src/xmc_usbh.c **** static XMC_USBH_CAPABILITIES_t XMC_USBH_GetCapabilities (void) { return xmc_usbh_driver_capabilitie
 1021              	 .loc 3 357 64
 1022              	 .cfi_startproc
 1023              	 
 1024              	 
 1025              	 
 1026 0000 80B4     	 push {r7}
 1027              	.LCFI46:
 1028              	 .cfi_def_cfa_offset 4
 1029              	 .cfi_offset 7,-4
 1030 0002 00AF     	 add r7,sp,#0
 1031              	.LCFI47:
 1032              	 .cfi_def_cfa_register 7
 1033              	 .loc 3 357 73
 1034 0004 0122     	 movs r2,#1
 1035 0006 62F30E03 	 bfi r3,r2,#0,#15
 1036 000a 6FF3CF33 	 bfc r3,#15,#1
 1037 000e 43F48033 	 orr r3,r3,#65536
 1038 0012 43F40033 	 orr r3,r3,#131072
 1039 0016 6FF39243 	 bfc r3,#18,#1
 1040              	 .loc 3 357 103
 1041 001a 1846     	 mov r0,r3
 1042 001c BD46     	 mov sp,r7
 1043              	.LCFI48:
 1044              	 .cfi_def_cfa_register 13
 1045              	 
 1046 001e 5DF8047B 	 ldr r7,[sp],#4
 1047              	.LCFI49:
 1048              	 .cfi_restore 7
 1049              	 .cfi_def_cfa_offset 0
 1050 0022 7047     	 bx lr
 1051              	 .cfi_endproc
 1052              	.LFE185:
 1054              	 .section .text.XMC_USBH_Initialize,"ax",%progbits
 1055              	 .align 1
 1056              	 .syntax unified
 1057              	 .thumb
 1058              	 .thumb_func
 1059              	 .fpu fpv4-sp-d16
 1061              	XMC_USBH_Initialize:
 1062              	.LFB186:
 358:../Libraries/XMCLib/src/xmc_usbh.c **** 
 359:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 360:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   cb_port_event  Pointer to port event callback function \ref ARM_USBH_SignalPortEvent
 361:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   cb_pipe_event  Pointer to pipe event callback function \ref ARM_USBH_SignalPipeEvent
 362:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return  int32_t \ref Execution_status. 0 if execution is successful.
 363:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 364:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 365:../Libraries/XMCLib/src/xmc_usbh.c ****  * Initialize USB Host Interface. Registers callback functions to be executed on port event and pip
 366:../Libraries/XMCLib/src/xmc_usbh.c ****  * Initializes FIFO address for each pipe. Configures P3.2 as the VBUS charge pump enable pin.\n
 367:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 368:../Libraries/XMCLib/src/xmc_usbh.c ****  *  \par<b>Related APIs:</b><BR>
 369:../Libraries/XMCLib/src/xmc_usbh.c ****  *  XMC_USBH_Select_VBUS(), XMC_USBH_Uninitialize() \n
 370:../Libraries/XMCLib/src/xmc_usbh.c **** */
 371:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_Initialize (XMC_USBH_SignalPortEvent_t cb_port_event,
 372:../Libraries/XMCLib/src/xmc_usbh.c ****                                     XMC_USBH_SignalPipeEvent_t cb_pipe_event)
 373:../Libraries/XMCLib/src/xmc_usbh.c **** {
 1063              	 .loc 3 373 1
 1064              	 .cfi_startproc
 1065              	 
 1066              	 
 1067 0000 80B5     	 push {r7,lr}
 1068              	.LCFI50:
 1069              	 .cfi_def_cfa_offset 8
 1070              	 .cfi_offset 7,-8
 1071              	 .cfi_offset 14,-4
 1072 0002 84B0     	 sub sp,sp,#16
 1073              	.LCFI51:
 1074              	 .cfi_def_cfa_offset 24
 1075 0004 00AF     	 add r7,sp,#0
 1076              	.LCFI52:
 1077              	 .cfi_def_cfa_register 7
 1078 0006 7860     	 str r0,[r7,#4]
 1079 0008 3960     	 str r1,[r7]
 374:../Libraries/XMCLib/src/xmc_usbh.c **** 
 375:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t channel;
 376:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 1080              	 .loc 3 376 11
 1081 000a 0023     	 movs r3,#0
 1082 000c BB60     	 str r3,[r7,#8]
 377:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.init_done == true)
 1083              	 .loc 3 377 23
 1084 000e 174B     	 ldr r3,.L80
 1085 0010 1B7C     	 ldrb r3,[r3,#16]
 1086              	 .loc 3 377 6
 1087 0012 002B     	 cmp r3,#0
 1088 0014 24D1     	 bne .L76
 378:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 379:../Libraries/XMCLib/src/xmc_usbh.c ****     /*return ok since initialized*/
 380:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 381:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 382:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 383:../Libraries/XMCLib/src/xmc_usbh.c ****     /* assign callbacks */
 384:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.SignalPortEvent_cb = cb_port_event;
 1089              	 .loc 3 384 41
 1090 0016 154A     	 ldr r2,.L80
 1091 0018 7B68     	 ldr r3,[r7,#4]
 1092 001a 9360     	 str r3,[r2,#8]
 385:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.SignalPipeEvent_cb = cb_pipe_event;
 1093              	 .loc 3 385 41
 1094 001c 134A     	 ldr r2,.L80
 1095 001e 3B68     	 ldr r3,[r7]
 1096 0020 D360     	 str r3,[r2,#12]
 386:../Libraries/XMCLib/src/xmc_usbh.c **** 
 387:../Libraries/XMCLib/src/xmc_usbh.c ****     /* assign fifo start addresses */
 388:../Libraries/XMCLib/src/xmc_usbh.c ****     for (channel = 0U; channel < USBH0_MAX_PIPE_NUM; channel++)
 1097              	 .loc 3 388 18
 1098 0022 0023     	 movs r3,#0
 1099 0024 FB60     	 str r3,[r7,#12]
 1100              	 .loc 3 388 5
 1101 0026 0CE0     	 b .L77
 1102              	.L78:
 389:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 390:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_dfifo_ptr[channel] = (uint32_t *)((uint32_t)USB0_BASE + ((channel + 1U) * 0x01000U)
 1103              	 .loc 3 390 71 discriminator 3
 1104 0028 FB68     	 ldr r3,[r7,#12]
 1105 002a 03F5A023 	 add r3,r3,#327680
 1106 002e 4133     	 adds r3,r3,#65
 1107 0030 1B03     	 lsls r3,r3,#12
 1108              	 .loc 3 390 38 discriminator 3
 1109 0032 1946     	 mov r1,r3
 1110              	 .loc 3 390 36 discriminator 3
 1111 0034 0E4A     	 ldr r2,.L80+4
 1112 0036 FB68     	 ldr r3,[r7,#12]
 1113 0038 42F82310 	 str r1,[r2,r3,lsl#2]
 388:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 1114              	 .loc 3 388 61 discriminator 3
 1115 003c FB68     	 ldr r3,[r7,#12]
 1116 003e 0133     	 adds r3,r3,#1
 1117 0040 FB60     	 str r3,[r7,#12]
 1118              	.L77:
 388:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 1119              	 .loc 3 388 5 discriminator 1
 1120 0042 FB68     	 ldr r3,[r7,#12]
 1121 0044 0D2B     	 cmp r3,#13
 1122 0046 EFD9     	 bls .L78
 391:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 392:../Libraries/XMCLib/src/xmc_usbh.c **** 
 393:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_GPIO_SetMode(VBUS_port, (uint8_t)VBUS_pin, XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1);
 1123              	 .loc 3 393 5
 1124 0048 0A4B     	 ldr r3,.L80+8
 1125 004a 1B68     	 ldr r3,[r3]
 1126 004c 0A4A     	 ldr r2,.L80+12
 1127 004e 1268     	 ldr r2,[r2]
 1128 0050 D1B2     	 uxtb r1,r2
 1129 0052 8822     	 movs r2,#136
 1130 0054 1846     	 mov r0,r3
 1131 0056 FFF7FEFF 	 bl XMC_GPIO_SetMode
 394:../Libraries/XMCLib/src/xmc_usbh.c **** 
 395:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.init_done = true;
 1132              	 .loc 3 395 32
 1133 005a 044B     	 ldr r3,.L80
 1134 005c 0122     	 movs r2,#1
 1135 005e 1A74     	 strb r2,[r3,#16]
 1136              	.L76:
 396:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 397:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 1137              	 .loc 3 397 10
 1138 0060 BB68     	 ldr r3,[r7,#8]
 398:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1139              	 .loc 3 398 1
 1140 0062 1846     	 mov r0,r3
 1141 0064 1037     	 adds r7,r7,#16
 1142              	.LCFI53:
 1143              	 .cfi_def_cfa_offset 8
 1144 0066 BD46     	 mov sp,r7
 1145              	.LCFI54:
 1146              	 .cfi_def_cfa_register 13
 1147              	 
 1148 0068 80BD     	 pop {r7,pc}
 1149              	.L81:
 1150 006a 00BF     	 .align 2
 1151              	.L80:
 1152 006c 00000000 	 .word XMC_USBH0_device
 1153 0070 00000000 	 .word XMC_USBH0_dfifo_ptr
 1154 0074 00000000 	 .word VBUS_port
 1155 0078 00000000 	 .word VBUS_pin
 1156              	 .cfi_endproc
 1157              	.LFE186:
 1159              	 .section .text.XMC_USBH_Uninitialize,"ax",%progbits
 1160              	 .align 1
 1161              	 .syntax unified
 1162              	 .thumb
 1163              	 .thumb_func
 1164              	 .fpu fpv4-sp-d16
 1166              	XMC_USBH_Uninitialize:
 1167              	.LFB187:
 399:../Libraries/XMCLib/src/xmc_usbh.c **** 
 400:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 401:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return int32_t \ref Execution_status. Returns 0 to indicate success.
 402:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 403:../Libraries/XMCLib/src/xmc_usbh.c ****  * De-initialize USB Host Interface. Sets the driver power state as powered off. Disables VBUS.\n
 404:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 405:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 406:../Libraries/XMCLib/src/xmc_usbh.c ****  *  XMC_USBH_Select_VBUS(), XMC_USBH_Initialize(), XMC_USBH_PortVbusOnOff() \n
 407:../Libraries/XMCLib/src/xmc_usbh.c **** */
 408:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_Uninitialize (void)
 409:../Libraries/XMCLib/src/xmc_usbh.c **** {
 1168              	 .loc 3 409 1
 1169              	 .cfi_startproc
 1170              	 
 1171              	 
 1172 0000 80B5     	 push {r7,lr}
 1173              	.LCFI55:
 1174              	 .cfi_def_cfa_offset 8
 1175              	 .cfi_offset 7,-8
 1176              	 .cfi_offset 14,-4
 1177 0002 00AF     	 add r7,sp,#0
 1178              	.LCFI56:
 1179              	 .cfi_def_cfa_register 7
 410:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_device.init_done = false;
 1180              	 .loc 3 410 30
 1181 0004 044B     	 ldr r3,.L84
 1182 0006 0022     	 movs r2,#0
 1183 0008 1A74     	 strb r2,[r3,#16]
 411:../Libraries/XMCLib/src/xmc_usbh.c ****   (void)XMC_USBH_PowerControl(XMC_USBH_POWER_OFF);
 1184              	 .loc 3 411 9
 1185 000a 0020     	 movs r0,#0
 1186 000c FFF7FEFF 	 bl XMC_USBH_PowerControl
 412:../Libraries/XMCLib/src/xmc_usbh.c ****   return XMC_USBH_DRIVER_OK;
 1187              	 .loc 3 412 10
 1188 0010 0023     	 movs r3,#0
 413:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1189              	 .loc 3 413 1
 1190 0012 1846     	 mov r0,r3
 1191 0014 80BD     	 pop {r7,pc}
 1192              	.L85:
 1193 0016 00BF     	 .align 2
 1194              	.L84:
 1195 0018 00000000 	 .word XMC_USBH0_device
 1196              	 .cfi_endproc
 1197              	.LFE187:
 1199              	 .section .text.XMC_USBH_PowerControl,"ax",%progbits
 1200              	 .align 1
 1201              	 .syntax unified
 1202              	 .thumb
 1203              	 .thumb_func
 1204              	 .fpu fpv4-sp-d16
 1206              	XMC_USBH_PowerControl:
 1207              	.LFB188:
 414:../Libraries/XMCLib/src/xmc_usbh.c **** 
 415:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 416:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param  state  Power state. \ref XMC_USBH_POWER_STATE_t
 417:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return int32_t \ref Execution_status. Returns 0 if successful.
 418:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 419:../Libraries/XMCLib/src/xmc_usbh.c ****  * Control USB Host Interface Power. If power state is set to \ref XMC_USBH_POWER_FULL,
 420:../Libraries/XMCLib/src/xmc_usbh.c ****  * it initializes the peripheral and enables VBUS. If power state is set to \ref XMC_USBH_POWER_OFF
 421:../Libraries/XMCLib/src/xmc_usbh.c ****  * disables the peripheral and the VBUS.\n
 422:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 423:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 424:../Libraries/XMCLib/src/xmc_usbh.c ****  *  XMC_USBH_Select_VBUS(), XMC_USBH_Initialize(), XMC_USBH_PortVbusOnOff(), XMC_USBH_Uninitialize(
 425:../Libraries/XMCLib/src/xmc_usbh.c **** */
 426:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PowerControl (XMC_USBH_POWER_STATE_t state)
 427:../Libraries/XMCLib/src/xmc_usbh.c **** {
 1208              	 .loc 3 427 1
 1209              	 .cfi_startproc
 1210              	 
 1211              	 
 1212 0000 80B5     	 push {r7,lr}
 1213              	.LCFI57:
 1214              	 .cfi_def_cfa_offset 8
 1215              	 .cfi_offset 7,-8
 1216              	 .cfi_offset 14,-4
 1217 0002 84B0     	 sub sp,sp,#16
 1218              	.LCFI58:
 1219              	 .cfi_def_cfa_offset 24
 1220 0004 00AF     	 add r7,sp,#0
 1221              	.LCFI59:
 1222              	 .cfi_def_cfa_register 7
 1223 0006 0346     	 mov r3,r0
 1224 0008 FB71     	 strb r3,[r7,#7]
 428:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 1225              	 .loc 3 428 11
 1226 000a 0023     	 movs r3,#0
 1227 000c FB60     	 str r3,[r7,#12]
 429:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t loc_value;
 430:../Libraries/XMCLib/src/xmc_usbh.c ****   switch (state)
 1228              	 .loc 3 430 3
 1229 000e FB79     	 ldrb r3,[r7,#7]
 1230 0010 022B     	 cmp r3,#2
 1231 0012 38D0     	 beq .L87
 1232 0014 022B     	 cmp r3,#2
 1233 0016 00F3E380 	 bgt .L88
 1234 001a 002B     	 cmp r3,#0
 1235 001c 06D0     	 beq .L89
 1236 001e 012B     	 cmp r3,#1
 1237 0020 40F0DE80 	 bne .L88
 431:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 432:../Libraries/XMCLib/src/xmc_usbh.c ****     case XMC_USBH_POWER_LOW:
 433:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_UNSUPPORTED;
 1238              	 .loc 3 433 14
 1239 0024 6FF00303 	 mvn r3,#3
 1240 0028 FB60     	 str r3,[r7,#12]
 434:../Libraries/XMCLib/src/xmc_usbh.c ****       break;
 1241              	 .loc 3 434 7
 1242 002a D9E0     	 b .L88
 1243              	.L89:
 435:../Libraries/XMCLib/src/xmc_usbh.c ****     case XMC_USBH_POWER_OFF:
 436:../Libraries/XMCLib/src/xmc_usbh.c ****       NVIC_DisableIRQ  (USB0_0_IRQn);
 1244              	 .loc 3 436 7
 1245 002c 6B20     	 movs r0,#107
 1246 002e FFF7FEFF 	 bl __NVIC_DisableIRQ
 437:../Libraries/XMCLib/src/xmc_usbh.c ****       NVIC_ClearPendingIRQ (USB0_0_IRQn); /* Clear pending interrupt */
 1247              	 .loc 3 437 7
 1248 0032 6B20     	 movs r0,#107
 1249 0034 FFF7FEFF 	 bl __NVIC_ClearPendingIRQ
 438:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.power_state =  state; /* Clear powered flag */
 1250              	 .loc 3 438 36
 1251 0038 6C4A     	 ldr r2,.L97
 1252 003a FB79     	 ldrb r3,[r7,#7]
 1253 003c 5374     	 strb r3,[r2,#17]
 439:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GAHBCFG  &= (uint32_t)(~USB_GAHBCFG_GlblIntrMsk_Msk); /* Di
 1254              	 .loc 3 439 23
 1255 003e 6B4B     	 ldr r3,.L97
 1256 0040 1B68     	 ldr r3,[r3]
 1257              	 .loc 3 439 50
 1258 0042 9A68     	 ldr r2,[r3,#8]
 1259              	 .loc 3 439 23
 1260 0044 694B     	 ldr r3,.L97
 1261 0046 1B68     	 ldr r3,[r3]
 1262              	 .loc 3 439 50
 1263 0048 22F00102 	 bic r2,r2,#1
 1264 004c 9A60     	 str r2,[r3,#8]
 440:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_lClockGating((uint8_t)XMC_USBH_CLOCK_GATING_ENABLE); /* Enable Clock Gating */
 1265              	 .loc 3 440 7
 1266 004e 0120     	 movs r0,#1
 1267 0050 FFF7FEFF 	 bl XMC_lClockGating
 441:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->PCGCCTL  |=  (uint32_t)USB_PCGCCTL_StopPclk_Msk; /* Stop PH
 1268              	 .loc 3 441 23
 1269 0054 654B     	 ldr r3,.L97
 1270 0056 1B68     	 ldr r3,[r3]
 1271              	 .loc 3 441 50
 1272 0058 D3F8002E 	 ldr r2,[r3,#3584]
 1273              	 .loc 3 441 23
 1274 005c 634B     	 ldr r3,.L97
 1275 005e 1B68     	 ldr r3,[r3]
 1276              	 .loc 3 441 50
 1277 0060 42F00102 	 orr r2,r2,#1
 1278 0064 C3F8002E 	 str r2,[r3,#3584]
 442:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_SCU_POWER_DisableUsb(); /* Disable Power USB */
 1279              	 .loc 3 442 7
 1280 0068 FFF7FEFF 	 bl XMC_SCU_POWER_DisableUsb
 443:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_SCU_RESET_AssertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USB0); /* reset USB */
 1281              	 .loc 3 443 7
 1282 006c 6048     	 ldr r0,.L97+4
 1283 006e FFF7FEFF 	 bl XMC_SCU_RESET_AssertPeripheralReset
 444:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.port_reset_active =  false; /* Reset variables */
 1284              	 .loc 3 444 42
 1285 0072 5E4B     	 ldr r3,.L97
 1286 0074 0022     	 movs r2,#0
 1287 0076 9A74     	 strb r2,[r3,#18]
 445:../Libraries/XMCLib/src/xmc_usbh.c ****       memset((void *)(pipe), 0, (USBH0_MAX_PIPE_NUM * sizeof(XMC_USBH0_pipe_t)));
 1288              	 .loc 3 445 7
 1289 0078 4FF4E072 	 mov r2,#448
 1290 007c 0021     	 movs r1,#0
 1291 007e 5D48     	 ldr r0,.L97+8
 1292 0080 FFF7FEFF 	 bl memset
 446:../Libraries/XMCLib/src/xmc_usbh.c ****       break;
 1293              	 .loc 3 446 7
 1294 0084 ACE0     	 b .L88
 1295              	.L87:
 447:../Libraries/XMCLib/src/xmc_usbh.c ****     case XMC_USBH_POWER_FULL:
 448:../Libraries/XMCLib/src/xmc_usbh.c ****       if (XMC_USBH0_device.init_done == false)
 1296              	 .loc 3 448 27
 1297 0086 594B     	 ldr r3,.L97
 1298 0088 1B7C     	 ldrb r3,[r3,#16]
 1299              	 .loc 3 448 38
 1300 008a 83F00103 	 eor r3,r3,#1
 1301 008e DBB2     	 uxtb r3,r3
 1302              	 .loc 3 448 10
 1303 0090 002B     	 cmp r3,#0
 1304 0092 03D0     	 beq .L90
 449:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 450:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_ERROR;
 1305              	 .loc 3 450 16
 1306 0094 4FF0FF33 	 mov r3,#-1
 1307 0098 FB60     	 str r3,[r7,#12]
 451:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 1308              	 .loc 3 451 9
 1309 009a A1E0     	 b .L88
 1310              	.L90:
 452:../Libraries/XMCLib/src/xmc_usbh.c ****       } /* not initialized */
 453:../Libraries/XMCLib/src/xmc_usbh.c ****       if (XMC_USBH0_device.power_state == XMC_USBH_POWER_FULL)
 1311              	 .loc 3 453 27
 1312 009c 534B     	 ldr r3,.L97
 1313 009e 5B7C     	 ldrb r3,[r3,#17]
 1314              	 .loc 3 453 10
 1315 00a0 022B     	 cmp r3,#2
 1316 00a2 02D1     	 bne .L91
 454:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 455:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_OK;
 1317              	 .loc 3 455 16
 1318 00a4 0023     	 movs r3,#0
 1319 00a6 FB60     	 str r3,[r7,#12]
 456:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 1320              	 .loc 3 456 9
 1321 00a8 9AE0     	 b .L88
 1322              	.L91:
 457:../Libraries/XMCLib/src/xmc_usbh.c ****       } /* already powered */
 458:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_lClockGating((uint8_t)XMC_USBH_CLOCK_GATING_DISABLE); /* disable clock gating */
 1323              	 .loc 3 458 7
 1324 00aa 0020     	 movs r0,#0
 1325 00ac FFF7FEFF 	 bl XMC_lClockGating
 459:../Libraries/XMCLib/src/xmc_usbh.c ****       (void)XMC_USBH_osDelay(2U);
 1326              	 .loc 3 459 13
 1327 00b0 0220     	 movs r0,#2
 1328 00b2 FFF7FEFF 	 bl XMC_USBH_osDelay
 460:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USB0); /* deassert reset USB *
 1329              	 .loc 3 460 7
 1330 00b6 4E48     	 ldr r0,.L97+4
 1331 00b8 FFF7FEFF 	 bl XMC_SCU_RESET_DeassertPeripheralReset
 461:../Libraries/XMCLib/src/xmc_usbh.c ****       (void)XMC_USBH_osDelay(2U);
 1332              	 .loc 3 461 13
 1333 00bc 0220     	 movs r0,#2
 1334 00be FFF7FEFF 	 bl XMC_USBH_osDelay
 462:../Libraries/XMCLib/src/xmc_usbh.c ****       (void)XMC_USBH_osDelay(100U);
 1335              	 .loc 3 462 13
 1336 00c2 6420     	 movs r0,#100
 1337 00c4 FFF7FEFF 	 bl XMC_USBH_osDelay
 463:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_SCU_POWER_EnableUsb(); /* Enable Power USB */
 1338              	 .loc 3 463 7
 1339 00c8 FFF7FEFF 	 bl XMC_SCU_POWER_EnableUsb
 464:../Libraries/XMCLib/src/xmc_usbh.c **** 
 465:../Libraries/XMCLib/src/xmc_usbh.c ****       /* On-chip Full-speed PHY */
 466:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->PCGCCTL  &=  (uint32_t)~USB_PCGCCTL_StopPclk_Msk;  /* Start
 1340              	 .loc 3 466 23
 1341 00cc 474B     	 ldr r3,.L97
 1342 00ce 1B68     	 ldr r3,[r3]
 1343              	 .loc 3 466 50
 1344 00d0 D3F8002E 	 ldr r2,[r3,#3584]
 1345              	 .loc 3 466 23
 1346 00d4 454B     	 ldr r3,.L97
 1347 00d6 1B68     	 ldr r3,[r3]
 1348              	 .loc 3 466 50
 1349 00d8 22F00102 	 bic r2,r2,#1
 1350 00dc C3F8002E 	 str r2,[r3,#3584]
 467:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GUSBCFG  |=  (uint32_t)USB_GUSBCFG_PHYSel_Msk;    /* Full-s
 1351              	 .loc 3 467 23
 1352 00e0 424B     	 ldr r3,.L97
 1353 00e2 1B68     	 ldr r3,[r3]
 1354              	 .loc 3 467 50
 1355 00e4 DA68     	 ldr r2,[r3,#12]
 1356              	 .loc 3 467 23
 1357 00e6 414B     	 ldr r3,.L97
 1358 00e8 1B68     	 ldr r3,[r3]
 1359              	 .loc 3 467 50
 1360 00ea 42F04002 	 orr r2,r2,#64
 1361 00ee DA60     	 str r2,[r3,#12]
 468:../Libraries/XMCLib/src/xmc_usbh.c **** 
 469:../Libraries/XMCLib/src/xmc_usbh.c ****       while ((XMC_USBH0_device.global_register->GRSTCTL & USB_GRSTCTL_AHBIdle_Msk) == 0U) /* wait u
 1362              	 .loc 3 469 13
 1363 00f0 00BF     	 nop
 1364              	.L92:
 1365              	 .loc 3 469 31 discriminator 1
 1366 00f2 3E4B     	 ldr r3,.L97
 1367 00f4 1B68     	 ldr r3,[r3]
 1368              	 .loc 3 469 47 discriminator 1
 1369 00f6 1B69     	 ldr r3,[r3,#16]
 1370              	 .loc 3 469 13 discriminator 1
 1371 00f8 002B     	 cmp r3,#0
 1372 00fa FADA     	 bge .L92
 470:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 471:../Libraries/XMCLib/src/xmc_usbh.c ****         /*Wait*/
 472:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 473:../Libraries/XMCLib/src/xmc_usbh.c **** 
 474:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GRSTCTL |=  (uint32_t)USB_GRSTCTL_CSftRst_Msk; /* Core soft
 1373              	 .loc 3 474 23
 1374 00fc 3B4B     	 ldr r3,.L97
 1375 00fe 1B68     	 ldr r3,[r3]
 1376              	 .loc 3 474 49
 1377 0100 1A69     	 ldr r2,[r3,#16]
 1378              	 .loc 3 474 23
 1379 0102 3A4B     	 ldr r3,.L97
 1380 0104 1B68     	 ldr r3,[r3]
 1381              	 .loc 3 474 49
 1382 0106 42F00102 	 orr r2,r2,#1
 1383 010a 1A61     	 str r2,[r3,#16]
 475:../Libraries/XMCLib/src/xmc_usbh.c **** 
 476:../Libraries/XMCLib/src/xmc_usbh.c ****       while ((XMC_USBH0_device.global_register->GRSTCTL & USB_GRSTCTL_CSftRst_Msk)  != 0U) /* wait 
 1384              	 .loc 3 476 13
 1385 010c 00BF     	 nop
 1386              	.L93:
 1387              	 .loc 3 476 31 discriminator 1
 1388 010e 374B     	 ldr r3,.L97
 1389 0110 1B68     	 ldr r3,[r3]
 1390              	 .loc 3 476 47 discriminator 1
 1391 0112 1B69     	 ldr r3,[r3,#16]
 1392              	 .loc 3 476 57 discriminator 1
 1393 0114 03F00103 	 and r3,r3,#1
 1394              	 .loc 3 476 13 discriminator 1
 1395 0118 002B     	 cmp r3,#0
 1396 011a F8D1     	 bne .L93
 477:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 478:../Libraries/XMCLib/src/xmc_usbh.c ****         /*Wait*/
 479:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 480:../Libraries/XMCLib/src/xmc_usbh.c ****       (void)XMC_USBH_osDelay(100U);
 1397              	 .loc 3 480 13
 1398 011c 6420     	 movs r0,#100
 1399 011e FFF7FEFF 	 bl XMC_USBH_osDelay
 481:../Libraries/XMCLib/src/xmc_usbh.c **** 
 482:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.port_reset_active =  false; /* Reset variables */
 1400              	 .loc 3 482 42
 1401 0122 324B     	 ldr r3,.L97
 1402 0124 0022     	 movs r2,#0
 1403 0126 9A74     	 strb r2,[r3,#18]
 483:../Libraries/XMCLib/src/xmc_usbh.c ****       memset((void *)(pipe), 0, (USBH0_MAX_PIPE_NUM * sizeof(XMC_USBH0_pipe_t)));
 1404              	 .loc 3 483 7
 1405 0128 4FF4E072 	 mov r2,#448
 1406 012c 0021     	 movs r1,#0
 1407 012e 3148     	 ldr r0,.L97+8
 1408 0130 FFF7FEFF 	 bl memset
 484:../Libraries/XMCLib/src/xmc_usbh.c **** 
 485:../Libraries/XMCLib/src/xmc_usbh.c ****       /*Created local copy of GUSBCFG to avoid side effects*/
 486:../Libraries/XMCLib/src/xmc_usbh.c ****       loc_value = XMC_USBH0_device.global_register->GUSBCFG;
 1409              	 .loc 3 486 35
 1410 0134 2D4B     	 ldr r3,.L97
 1411 0136 1B68     	 ldr r3,[r3]
 1412              	 .loc 3 486 17
 1413 0138 DB68     	 ldr r3,[r3,#12]
 1414 013a BB60     	 str r3,[r7,#8]
 487:../Libraries/XMCLib/src/xmc_usbh.c ****       if (((loc_value & USB_GUSBCFG_ForceHstMode_Msk) == 0U) || \
 1415              	 .loc 3 487 23
 1416 013c BB68     	 ldr r3,[r7,#8]
 1417 013e 03F00053 	 and r3,r3,#536870912
 1418              	 .loc 3 487 10
 1419 0142 002B     	 cmp r3,#0
 1420 0144 04D0     	 beq .L94
 488:../Libraries/XMCLib/src/xmc_usbh.c ****           ((loc_value & USB_GUSBCFG_ForceDevMode_Msk) != 0U))
 1421              	 .loc 3 488 23 discriminator 1
 1422 0146 BB68     	 ldr r3,[r7,#8]
 1423 0148 03F08043 	 and r3,r3,#1073741824
 487:../Libraries/XMCLib/src/xmc_usbh.c ****       if (((loc_value & USB_GUSBCFG_ForceHstMode_Msk) == 0U) || \
 1424              	 .loc 3 487 62 discriminator 1
 1425 014c 002B     	 cmp r3,#0
 1426 014e 12D0     	 beq .L95
 1427              	.L94:
 489:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 490:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_USBH0_device.global_register->GUSBCFG &= (uint32_t)~USB_GUSBCFG_ForceDevMode_Msk;      
 1428              	 .loc 3 490 25
 1429 0150 264B     	 ldr r3,.L97
 1430 0152 1B68     	 ldr r3,[r3]
 1431              	 .loc 3 490 51
 1432 0154 DA68     	 ldr r2,[r3,#12]
 1433              	 .loc 3 490 25
 1434 0156 254B     	 ldr r3,.L97
 1435 0158 1B68     	 ldr r3,[r3]
 1436              	 .loc 3 490 51
 1437 015a 22F08042 	 bic r2,r2,#1073741824
 1438 015e DA60     	 str r2,[r3,#12]
 491:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_USBH0_device.global_register->GUSBCFG |=  (uint32_t)USB_GUSBCFG_ForceHstMode_Msk;      
 1439              	 .loc 3 491 25
 1440 0160 224B     	 ldr r3,.L97
 1441 0162 1B68     	 ldr r3,[r3]
 1442              	 .loc 3 491 51
 1443 0164 DA68     	 ldr r2,[r3,#12]
 1444              	 .loc 3 491 25
 1445 0166 214B     	 ldr r3,.L97
 1446 0168 1B68     	 ldr r3,[r3]
 1447              	 .loc 3 491 51
 1448 016a 42F00052 	 orr r2,r2,#536870912
 1449 016e DA60     	 str r2,[r3,#12]
 492:../Libraries/XMCLib/src/xmc_usbh.c ****         (void)XMC_USBH_osDelay(100U);
 1450              	 .loc 3 492 15
 1451 0170 6420     	 movs r0,#100
 1452 0172 FFF7FEFF 	 bl XMC_USBH_osDelay
 1453              	.L95:
 493:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 494:../Libraries/XMCLib/src/xmc_usbh.c **** 
 495:../Libraries/XMCLib/src/xmc_usbh.c ****       /* FS only, even if HS is supported */
 496:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HCFG     |=  (uint32_t)(0x200U | USB_CH_HCFG_FSLSSUP(1));
 1454              	 .loc 3 496 23
 1455 0176 1D4B     	 ldr r3,.L97
 1456 0178 1B68     	 ldr r3,[r3]
 1457              	 .loc 3 496 50
 1458 017a D3F80024 	 ldr r2,[r3,#1024]
 1459              	 .loc 3 496 23
 1460 017e 1B4B     	 ldr r3,.L97
 1461 0180 1B68     	 ldr r3,[r3]
 1462              	 .loc 3 496 50
 1463 0182 42F40172 	 orr r2,r2,#516
 1464 0186 C3F80024 	 str r2,[r3,#1024]
 497:../Libraries/XMCLib/src/xmc_usbh.c **** 
 498:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Rx FIFO setting */
 499:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GRXFSIZ   = (RX_FIFO_SIZE / 4U);
 1465              	 .loc 3 499 23
 1466 018a 184B     	 ldr r3,.L97
 1467 018c 1B68     	 ldr r3,[r3]
 1468              	 .loc 3 499 51
 1469 018e 4FF48D72 	 mov r2,#282
 1470 0192 5A62     	 str r2,[r3,#36]
 500:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Non-periodic Tx FIFO setting */
 501:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GNPTXFSIZ_HOSTMODE = (((uint32_t)(TX_FIFO_SIZE_NON_PERI / 4
 1471              	 .loc 3 501 23
 1472 0194 154B     	 ldr r3,.L97
 1473 0196 1B68     	 ldr r3,[r3]
 1474              	 .loc 3 501 60
 1475 0198 174A     	 ldr r2,.L97+12
 1476 019a 9A62     	 str r2,[r3,#40]
 502:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Periodic Tx FIFO setting */
 503:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HPTXFSIZ  = ((uint32_t)(TX_FIFO_SIZE_PERI / 4U) << 16U) | (
 1477              	 .loc 3 503 23
 1478 019c 134B     	 ldr r3,.L97
 1479 019e 1B68     	 ldr r3,[r3]
 1480              	 .loc 3 503 51
 1481 01a0 164A     	 ldr r2,.L97+16
 1482 01a2 C3F80021 	 str r2,[r3,#256]
 504:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Enable channel interrupts */
 505:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HAINTMSK  = ((uint32_t)1U << USBH0_MAX_PIPE_NUM) - 1U;
 1483              	 .loc 3 505 23
 1484 01a6 114B     	 ldr r3,.L97
 1485 01a8 1B68     	 ldr r3,[r3]
 1486              	 .loc 3 505 51
 1487 01aa 43F6FF72 	 movw r2,#16383
 1488 01ae C3F81824 	 str r2,[r3,#1048]
 506:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Unmask interrupts */
 507:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GINTMSK_HOSTMODE   = (
 1489              	 .loc 3 507 23
 1490 01b2 0E4B     	 ldr r3,.L97
 1491 01b4 1B68     	 ldr r3,[r3]
 1492              	 .loc 3 507 60
 1493 01b6 124A     	 ldr r2,.L97+20
 1494 01b8 9A61     	 str r2,[r3,#24]
 508:../Libraries/XMCLib/src/xmc_usbh.c ****             USB_GINTSTS_HOSTMODE_DisconnInt_Msk |
 509:../Libraries/XMCLib/src/xmc_usbh.c ****             USB_GINTMSK_HOSTMODE_HChIntMsk_Msk    |
 510:../Libraries/XMCLib/src/xmc_usbh.c ****             USB_GINTMSK_HOSTMODE_PrtIntMsk_Msk   |
 511:../Libraries/XMCLib/src/xmc_usbh.c ****             USB_GINTMSK_HOSTMODE_RxFLvlMsk_Msk |
 512:../Libraries/XMCLib/src/xmc_usbh.c ****             USB_GINTMSK_HOSTMODE_SofMsk_Msk  |
 513:../Libraries/XMCLib/src/xmc_usbh.c ****             USB_GINTMSK_HOSTMODE_WkUpIntMsk_Msk
 514:../Libraries/XMCLib/src/xmc_usbh.c ****           )   ;
 515:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Set powered state */
 516:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.power_state = state;
 1495              	 .loc 3 516 36
 1496 01ba 0C4A     	 ldr r2,.L97
 1497 01bc FB79     	 ldrb r3,[r7,#7]
 1498 01be 5374     	 strb r3,[r2,#17]
 517:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Enable interrupts */
 518:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GAHBCFG  |=  (uint32_t)USB_GAHBCFG_GlblIntrMsk_Msk;
 1499              	 .loc 3 518 23
 1500 01c0 0A4B     	 ldr r3,.L97
 1501 01c2 1B68     	 ldr r3,[r3]
 1502              	 .loc 3 518 50
 1503 01c4 9A68     	 ldr r2,[r3,#8]
 1504              	 .loc 3 518 23
 1505 01c6 094B     	 ldr r3,.L97
 1506 01c8 1B68     	 ldr r3,[r3]
 1507              	 .loc 3 518 50
 1508 01ca 42F00102 	 orr r2,r2,#1
 1509 01ce 9A60     	 str r2,[r3,#8]
 519:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Set highest interrupt priority */
 520:../Libraries/XMCLib/src/xmc_usbh.c ****       NVIC_SetPriority (USB0_0_IRQn, 0U);
 1510              	 .loc 3 520 7
 1511 01d0 0021     	 movs r1,#0
 1512 01d2 6B20     	 movs r0,#107
 1513 01d4 FFF7FEFF 	 bl __NVIC_SetPriority
 521:../Libraries/XMCLib/src/xmc_usbh.c ****       NVIC_EnableIRQ   (USB0_0_IRQn);
 1514              	 .loc 3 521 7
 1515 01d8 6B20     	 movs r0,#107
 1516 01da FFF7FEFF 	 bl __NVIC_EnableIRQ
 522:../Libraries/XMCLib/src/xmc_usbh.c ****       break;
 1517              	 .loc 3 522 7
 1518 01de 00BF     	 nop
 1519              	.L88:
 523:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 524:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 1520              	 .loc 3 524 10
 1521 01e0 FB68     	 ldr r3,[r7,#12]
 525:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1522              	 .loc 3 525 1
 1523 01e2 1846     	 mov r0,r3
 1524 01e4 1037     	 adds r7,r7,#16
 1525              	.LCFI60:
 1526              	 .cfi_def_cfa_offset 8
 1527 01e6 BD46     	 mov sp,r7
 1528              	.LCFI61:
 1529              	 .cfi_def_cfa_register 13
 1530              	 
 1531 01e8 80BD     	 pop {r7,pc}
 1532              	.L98:
 1533 01ea 00BF     	 .align 2
 1534              	.L97:
 1535 01ec 00000000 	 .word XMC_USBH0_device
 1536 01f0 80000020 	 .word 536871040
 1537 01f4 00000000 	 .word pipe
 1538 01f8 1A011000 	 .word 1048858
 1539 01fc 2A010001 	 .word 16777514
 1540 0200 180000A3 	 .word -1560281064
 1541              	 .cfi_endproc
 1542              	.LFE188:
 1544              	 .section .text.XMC_USBH_PortVbusOnOff,"ax",%progbits
 1545              	 .align 1
 1546              	 .syntax unified
 1547              	 .thumb
 1548              	 .thumb_func
 1549              	 .fpu fpv4-sp-d16
 1551              	XMC_USBH_PortVbusOnOff:
 1552              	.LFB189:
 526:../Libraries/XMCLib/src/xmc_usbh.c **** 
 527:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 528:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param port Root HUB Port Number. Only one port(0) is supported.
 529:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param vbus VBUS state - \n
 530:../Libraries/XMCLib/src/xmc_usbh.c ****  *                 - \b false VBUS off
 531:../Libraries/XMCLib/src/xmc_usbh.c ****  *                 - \b true  VBUS on
 532:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return int32_t \ref Execution_status. Returns 0 if successful.
 533:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 534:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 535:../Libraries/XMCLib/src/xmc_usbh.c ****  * Set USB port VBUS on/off.
 536:../Libraries/XMCLib/src/xmc_usbh.c **** */
 537:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PortVbusOnOff (uint8_t port, bool vbus)
 538:../Libraries/XMCLib/src/xmc_usbh.c **** {
 1553              	 .loc 3 538 1
 1554              	 .cfi_startproc
 1555              	 
 1556              	 
 1557 0000 80B5     	 push {r7,lr}
 1558              	.LCFI62:
 1559              	 .cfi_def_cfa_offset 8
 1560              	 .cfi_offset 7,-8
 1561              	 .cfi_offset 14,-4
 1562 0002 84B0     	 sub sp,sp,#16
 1563              	.LCFI63:
 1564              	 .cfi_def_cfa_offset 24
 1565 0004 00AF     	 add r7,sp,#0
 1566              	.LCFI64:
 1567              	 .cfi_def_cfa_register 7
 1568 0006 0346     	 mov r3,r0
 1569 0008 0A46     	 mov r2,r1
 1570 000a FB71     	 strb r3,[r7,#7]
 1571 000c 1346     	 mov r3,r2
 1572 000e BB71     	 strb r3,[r7,#6]
 539:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 1573              	 .loc 3 539 11
 1574 0010 0023     	 movs r3,#0
 1575 0012 FB60     	 str r3,[r7,#12]
 540:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 1576              	 .loc 3 540 23
 1577 0014 1E4B     	 ldr r3,.L105
 1578 0016 5B7C     	 ldrb r3,[r3,#17]
 1579              	 .loc 3 540 6
 1580 0018 002B     	 cmp r3,#0
 1581 001a 03D1     	 bne .L100
 541:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 542:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 1582              	 .loc 3 542 12
 1583 001c 4FF0FF33 	 mov r3,#-1
 1584 0020 FB60     	 str r3,[r7,#12]
 1585 0022 30E0     	 b .L101
 1586              	.L100:
 543:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 544:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 545:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 546:../Libraries/XMCLib/src/xmc_usbh.c ****     if (port != 0U)
 1587              	 .loc 3 546 8
 1588 0024 FB79     	 ldrb r3,[r7,#7]
 1589 0026 002B     	 cmp r3,#0
 1590 0028 03D0     	 beq .L102
 547:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 548:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 1591              	 .loc 3 548 14
 1592 002a 6FF00403 	 mvn r3,#4
 1593 002e FB60     	 str r3,[r7,#12]
 1594 0030 29E0     	 b .L101
 1595              	.L102:
 549:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 550:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 551:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 552:../Libraries/XMCLib/src/xmc_usbh.c ****       if (vbus != 0U)
 1596              	 .loc 3 552 10
 1597 0032 BB79     	 ldrb r3,[r7,#6]
 1598 0034 002B     	 cmp r3,#0
 1599 0036 13D0     	 beq .L103
 553:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 554:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Port power on */
 555:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_USBH0_device.global_register->HPRT |=  (uint32_t)USB_HPRT_PrtPwr_Msk;
 1600              	 .loc 3 555 25
 1601 0038 154B     	 ldr r3,.L105
 1602 003a 1B68     	 ldr r3,[r3]
 1603              	 .loc 3 555 48
 1604 003c D3F84024 	 ldr r2,[r3,#1088]
 1605              	 .loc 3 555 25
 1606 0040 134B     	 ldr r3,.L105
 1607 0042 1B68     	 ldr r3,[r3]
 1608              	 .loc 3 555 48
 1609 0044 42F48052 	 orr r2,r2,#4096
 1610 0048 C3F84024 	 str r2,[r3,#1088]
 556:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_GPIO_SetMode(VBUS_port, (uint8_t)VBUS_pin, XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1);
 1611              	 .loc 3 556 9
 1612 004c 114B     	 ldr r3,.L105+4
 1613 004e 1B68     	 ldr r3,[r3]
 1614 0050 114A     	 ldr r2,.L105+8
 1615 0052 1268     	 ldr r2,[r2]
 1616 0054 D1B2     	 uxtb r1,r2
 1617 0056 8822     	 movs r2,#136
 1618 0058 1846     	 mov r0,r3
 1619 005a FFF7FEFF 	 bl XMC_GPIO_SetMode
 1620 005e 12E0     	 b .L101
 1621              	.L103:
 557:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 558:../Libraries/XMCLib/src/xmc_usbh.c ****       else
 559:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 560:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Port power off */
 561:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_USBH0_device.global_register->HPRT &= (uint32_t)~USB_HPRT_PrtPwr_Msk;
 1622              	 .loc 3 561 25
 1623 0060 0B4B     	 ldr r3,.L105
 1624 0062 1B68     	 ldr r3,[r3]
 1625              	 .loc 3 561 48
 1626 0064 D3F84024 	 ldr r2,[r3,#1088]
 1627              	 .loc 3 561 25
 1628 0068 094B     	 ldr r3,.L105
 1629 006a 1B68     	 ldr r3,[r3]
 1630              	 .loc 3 561 48
 1631 006c 22F48052 	 bic r2,r2,#4096
 1632 0070 C3F84024 	 str r2,[r3,#1088]
 562:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_GPIO_SetMode(VBUS_port, (uint8_t)VBUS_pin, XMC_GPIO_MODE_INPUT_TRISTATE);
 1633              	 .loc 3 562 9
 1634 0074 074B     	 ldr r3,.L105+4
 1635 0076 1B68     	 ldr r3,[r3]
 1636 0078 074A     	 ldr r2,.L105+8
 1637 007a 1268     	 ldr r2,[r2]
 1638 007c D1B2     	 uxtb r1,r2
 1639 007e 0022     	 movs r2,#0
 1640 0080 1846     	 mov r0,r3
 1641 0082 FFF7FEFF 	 bl XMC_GPIO_SetMode
 1642              	.L101:
 563:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 564:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 565:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 566:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 1643              	 .loc 3 566 10
 1644 0086 FB68     	 ldr r3,[r7,#12]
 567:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1645              	 .loc 3 567 1
 1646 0088 1846     	 mov r0,r3
 1647 008a 1037     	 adds r7,r7,#16
 1648              	.LCFI65:
 1649              	 .cfi_def_cfa_offset 8
 1650 008c BD46     	 mov sp,r7
 1651              	.LCFI66:
 1652              	 .cfi_def_cfa_register 13
 1653              	 
 1654 008e 80BD     	 pop {r7,pc}
 1655              	.L106:
 1656              	 .align 2
 1657              	.L105:
 1658 0090 00000000 	 .word XMC_USBH0_device
 1659 0094 00000000 	 .word VBUS_port
 1660 0098 00000000 	 .word VBUS_pin
 1661              	 .cfi_endproc
 1662              	.LFE189:
 1664              	 .section .text.XMC_USBH_PortReset,"ax",%progbits
 1665              	 .align 1
 1666              	 .syntax unified
 1667              	 .thumb
 1668              	 .thumb_func
 1669              	 .fpu fpv4-sp-d16
 1671              	XMC_USBH_PortReset:
 1672              	.LFB190:
 568:../Libraries/XMCLib/src/xmc_usbh.c **** 
 569:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 570:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param port Root HUB Port Number. Only one port(0) is supported.
 571:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return int32_t Execution status. \ref Execution_status
 572:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 573:../Libraries/XMCLib/src/xmc_usbh.c ****  * Do USB port reset. Port reset should honor the requirement of 50ms delay before enabling.
 574:../Libraries/XMCLib/src/xmc_usbh.c ****  * The function depends on implementation of XMC_USBH_osDelay() for 1ms delay to achieve required d
 575:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 576:../Libraries/XMCLib/src/xmc_usbh.c **** */
 577:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PortReset (uint8_t port)
 578:../Libraries/XMCLib/src/xmc_usbh.c **** {
 1673              	 .loc 3 578 1
 1674              	 .cfi_startproc
 1675              	 
 1676              	 
 1677 0000 80B5     	 push {r7,lr}
 1678              	.LCFI67:
 1679              	 .cfi_def_cfa_offset 8
 1680              	 .cfi_offset 7,-8
 1681              	 .cfi_offset 14,-4
 1682 0002 84B0     	 sub sp,sp,#16
 1683              	.LCFI68:
 1684              	 .cfi_def_cfa_offset 24
 1685 0004 00AF     	 add r7,sp,#0
 1686              	.LCFI69:
 1687              	 .cfi_def_cfa_register 7
 1688 0006 0346     	 mov r3,r0
 1689 0008 FB71     	 strb r3,[r7,#7]
 579:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt;
 580:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 1690              	 .loc 3 580 11
 1691 000a 0023     	 movs r3,#0
 1692 000c FB60     	 str r3,[r7,#12]
 581:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 1693              	 .loc 3 581 23
 1694 000e 254B     	 ldr r3,.L113
 1695 0010 5B7C     	 ldrb r3,[r3,#17]
 1696              	 .loc 3 581 6
 1697 0012 002B     	 cmp r3,#0
 1698 0014 03D1     	 bne .L108
 582:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 583:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 1699              	 .loc 3 583 12
 1700 0016 4FF0FF33 	 mov r3,#-1
 1701 001a FB60     	 str r3,[r7,#12]
 1702 001c 3CE0     	 b .L109
 1703              	.L108:
 584:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 585:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 586:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 587:../Libraries/XMCLib/src/xmc_usbh.c ****     if (port != 0U)
 1704              	 .loc 3 587 8
 1705 001e FB79     	 ldrb r3,[r7,#7]
 1706 0020 002B     	 cmp r3,#0
 1707 0022 02D0     	 beq .L110
 588:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 589:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 1708              	 .loc 3 589 14
 1709 0024 6FF00403 	 mvn r3,#4
 1710 0028 FB60     	 str r3,[r7,#12]
 1711              	.L110:
 590:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 591:../Libraries/XMCLib/src/xmc_usbh.c **** 
 592:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.port_reset_active = true;
 1712              	 .loc 3 592 40
 1713 002a 1E4B     	 ldr r3,.L113
 1714 002c 0122     	 movs r2,#1
 1715 002e 9A74     	 strb r2,[r3,#18]
 593:../Libraries/XMCLib/src/xmc_usbh.c ****     hprt  =  XMC_USBH0_device.global_register->HPRT;
 1716              	 .loc 3 593 30
 1717 0030 1C4B     	 ldr r3,.L113
 1718 0032 1B68     	 ldr r3,[r3]
 1719              	 .loc 3 593 11
 1720 0034 D3F84034 	 ldr r3,[r3,#1088]
 1721 0038 BB60     	 str r3,[r7,#8]
 594:../Libraries/XMCLib/src/xmc_usbh.c ****     hprt &= (uint32_t)~USB_HPRT_PrtEna_Msk;                            /* Disable port */
 1722              	 .loc 3 594 10
 1723 003a BB68     	 ldr r3,[r7,#8]
 1724 003c 23F00403 	 bic r3,r3,#4
 1725 0040 BB60     	 str r3,[r7,#8]
 595:../Libraries/XMCLib/src/xmc_usbh.c ****     hprt |= (uint32_t)USB_HPRT_PrtRst_Msk;                            /* Port reset */
 1726              	 .loc 3 595 10
 1727 0042 BB68     	 ldr r3,[r7,#8]
 1728 0044 43F48073 	 orr r3,r3,#256
 1729 0048 BB60     	 str r3,[r7,#8]
 596:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->HPRT = hprt;
 1730              	 .loc 3 596 21
 1731 004a 164B     	 ldr r3,.L113
 1732 004c 1B68     	 ldr r3,[r3]
 1733              	 .loc 3 596 44
 1734 004e BA68     	 ldr r2,[r7,#8]
 1735 0050 C3F84024 	 str r2,[r3,#1088]
 597:../Libraries/XMCLib/src/xmc_usbh.c ****     (void)XMC_USBH_osDelay(50U);                                            /* wait at least 50ms *
 1736              	 .loc 3 597 11
 1737 0054 3220     	 movs r0,#50
 1738 0056 FFF7FEFF 	 bl XMC_USBH_osDelay
 598:../Libraries/XMCLib/src/xmc_usbh.c ****     hprt &= (uint32_t)~USB_HPRT_PrtRst_Msk;                            /* Clear port reset */
 1739              	 .loc 3 598 10
 1740 005a BB68     	 ldr r3,[r7,#8]
 1741 005c 23F48073 	 bic r3,r3,#256
 1742 0060 BB60     	 str r3,[r7,#8]
 599:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->HPRT = hprt;
 1743              	 .loc 3 599 21
 1744 0062 104B     	 ldr r3,.L113
 1745 0064 1B68     	 ldr r3,[r3]
 1746              	 .loc 3 599 44
 1747 0066 BA68     	 ldr r2,[r7,#8]
 1748 0068 C3F84024 	 str r2,[r3,#1088]
 600:../Libraries/XMCLib/src/xmc_usbh.c ****     (void)XMC_USBH_osDelay(50U);                                            /* wait for ISR */
 1749              	 .loc 3 600 11
 1750 006c 3220     	 movs r0,#50
 1751 006e FFF7FEFF 	 bl XMC_USBH_osDelay
 601:../Libraries/XMCLib/src/xmc_usbh.c **** 
 602:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Wait for the port to be enabled*/
 603:../Libraries/XMCLib/src/xmc_usbh.c ****     while ((XMC_USBH0_device.global_register->HPRT & USB_HPRT_PrtEna_Msk) == 0U)
 1752              	 .loc 3 603 11
 1753 0072 00BF     	 nop
 1754              	.L111:
 1755              	 .loc 3 603 29 discriminator 1
 1756 0074 0B4B     	 ldr r3,.L113
 1757 0076 1B68     	 ldr r3,[r3]
 1758              	 .loc 3 603 45 discriminator 1
 1759 0078 D3F84034 	 ldr r3,[r3,#1088]
 1760              	 .loc 3 603 52 discriminator 1
 1761 007c 03F00403 	 and r3,r3,#4
 1762              	 .loc 3 603 11 discriminator 1
 1763 0080 002B     	 cmp r3,#0
 1764 0082 F7D0     	 beq .L111
 604:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 605:../Libraries/XMCLib/src/xmc_usbh.c ****       /*wait*/
 606:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 607:../Libraries/XMCLib/src/xmc_usbh.c **** 
 608:../Libraries/XMCLib/src/xmc_usbh.c ****     if (XMC_USBH0_device.port_reset_active == true)
 1765              	 .loc 3 608 25
 1766 0084 074B     	 ldr r3,.L113
 1767 0086 9B7C     	 ldrb r3,[r3,#18]
 1768              	 .loc 3 608 8
 1769 0088 002B     	 cmp r3,#0
 1770 008a 05D0     	 beq .L109
 609:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 610:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.port_reset_active = false;
 1771              	 .loc 3 610 42
 1772 008c 054B     	 ldr r3,.L113
 1773 008e 0022     	 movs r2,#0
 1774 0090 9A74     	 strb r2,[r3,#18]
 611:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR;                               /* reset not confirmed inside I
 1775              	 .loc 3 611 14
 1776 0092 4FF0FF33 	 mov r3,#-1
 1777 0096 FB60     	 str r3,[r7,#12]
 1778              	.L109:
 612:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 613:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 614:../Libraries/XMCLib/src/xmc_usbh.c **** 
 615:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 1779              	 .loc 3 615 10
 1780 0098 FB68     	 ldr r3,[r7,#12]
 616:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1781              	 .loc 3 616 1
 1782 009a 1846     	 mov r0,r3
 1783 009c 1037     	 adds r7,r7,#16
 1784              	.LCFI70:
 1785              	 .cfi_def_cfa_offset 8
 1786 009e BD46     	 mov sp,r7
 1787              	.LCFI71:
 1788              	 .cfi_def_cfa_register 13
 1789              	 
 1790 00a0 80BD     	 pop {r7,pc}
 1791              	.L114:
 1792 00a2 00BF     	 .align 2
 1793              	.L113:
 1794 00a4 00000000 	 .word XMC_USBH0_device
 1795              	 .cfi_endproc
 1796              	.LFE190:
 1798              	 .section .text.XMC_USBH_PortSuspend,"ax",%progbits
 1799              	 .align 1
 1800              	 .syntax unified
 1801              	 .thumb
 1802              	 .thumb_func
 1803              	 .fpu fpv4-sp-d16
 1805              	XMC_USBH_PortSuspend:
 1806              	.LFB191:
 617:../Libraries/XMCLib/src/xmc_usbh.c **** 
 618:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 619:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param port USB port number. Only one port(0) is supported.
 620:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return      \ref Execution_status
 621:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 622:../Libraries/XMCLib/src/xmc_usbh.c ****  * Suspend USB Port (stop generating SOFs).\n
 623:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 624:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 625:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PortResume() \n
 626:../Libraries/XMCLib/src/xmc_usbh.c **** */
 627:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PortSuspend (uint8_t port)
 628:../Libraries/XMCLib/src/xmc_usbh.c **** {
 1807              	 .loc 3 628 1
 1808              	 .cfi_startproc
 1809              	 
 1810              	 
 1811              	 
 1812 0000 80B4     	 push {r7}
 1813              	.LCFI72:
 1814              	 .cfi_def_cfa_offset 4
 1815              	 .cfi_offset 7,-4
 1816 0002 85B0     	 sub sp,sp,#20
 1817              	.LCFI73:
 1818              	 .cfi_def_cfa_offset 24
 1819 0004 00AF     	 add r7,sp,#0
 1820              	.LCFI74:
 1821              	 .cfi_def_cfa_register 7
 1822 0006 0346     	 mov r3,r0
 1823 0008 FB71     	 strb r3,[r7,#7]
 629:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 1824              	 .loc 3 629 11
 1825 000a 0023     	 movs r3,#0
 1826 000c FB60     	 str r3,[r7,#12]
 630:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt;
 631:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 1827              	 .loc 3 631 23
 1828 000e 194B     	 ldr r3,.L120
 1829 0010 5B7C     	 ldrb r3,[r3,#17]
 1830              	 .loc 3 631 6
 1831 0012 002B     	 cmp r3,#0
 1832 0014 03D1     	 bne .L116
 632:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 633:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 1833              	 .loc 3 633 12
 1834 0016 4FF0FF33 	 mov r3,#-1
 1835 001a FB60     	 str r3,[r7,#12]
 1836 001c 22E0     	 b .L117
 1837              	.L116:
 634:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 635:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 636:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 637:../Libraries/XMCLib/src/xmc_usbh.c ****     if (port != 0U)
 1838              	 .loc 3 637 8
 1839 001e FB79     	 ldrb r3,[r7,#7]
 1840 0020 002B     	 cmp r3,#0
 1841 0022 03D0     	 beq .L118
 638:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 639:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 1842              	 .loc 3 639 14
 1843 0024 6FF00403 	 mvn r3,#4
 1844 0028 FB60     	 str r3,[r7,#12]
 1845 002a 1BE0     	 b .L117
 1846              	.L118:
 640:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 641:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 642:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 643:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt = XMC_USBH0_device.global_register->HPRT;
 1847              	 .loc 3 643 30
 1848 002c 114B     	 ldr r3,.L120
 1849 002e 1B68     	 ldr r3,[r3]
 1850              	 .loc 3 643 12
 1851 0030 D3F84034 	 ldr r3,[r3,#1088]
 1852 0034 BB60     	 str r3,[r7,#8]
 644:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt &= (uint32_t)~(USB_HPRT_PrtEna_Msk);
 1853              	 .loc 3 644 12
 1854 0036 BB68     	 ldr r3,[r7,#8]
 1855 0038 23F00403 	 bic r3,r3,#4
 1856 003c BB60     	 str r3,[r7,#8]
 645:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt |= (uint32_t)USB_HPRT_PrtSusp_Msk;
 1857              	 .loc 3 645 12
 1858 003e BB68     	 ldr r3,[r7,#8]
 1859 0040 43F08003 	 orr r3,r3,#128
 1860 0044 BB60     	 str r3,[r7,#8]
 646:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HPRT = hprt;
 1861              	 .loc 3 646 23
 1862 0046 0B4B     	 ldr r3,.L120
 1863 0048 1B68     	 ldr r3,[r3]
 1864              	 .loc 3 646 46
 1865 004a BA68     	 ldr r2,[r7,#8]
 1866 004c C3F84024 	 str r2,[r3,#1088]
 647:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Stop PHY clock after suspending the bus*/
 648:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->PCGCCTL |= XMC_USBH_PHY_CLK_STOP;
 1867              	 .loc 3 648 23
 1868 0050 084B     	 ldr r3,.L120
 1869 0052 1B68     	 ldr r3,[r3]
 1870              	 .loc 3 648 49
 1871 0054 D3F8002E 	 ldr r2,[r3,#3584]
 1872              	 .loc 3 648 23
 1873 0058 064B     	 ldr r3,.L120
 1874 005a 1B68     	 ldr r3,[r3]
 1875              	 .loc 3 648 49
 1876 005c 42F00302 	 orr r2,r2,#3
 1877 0060 C3F8002E 	 str r2,[r3,#3584]
 1878              	.L117:
 649:../Libraries/XMCLib/src/xmc_usbh.c **** 
 650:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 651:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 652:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 1879              	 .loc 3 652 10
 1880 0064 FB68     	 ldr r3,[r7,#12]
 653:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1881              	 .loc 3 653 1
 1882 0066 1846     	 mov r0,r3
 1883 0068 1437     	 adds r7,r7,#20
 1884              	.LCFI75:
 1885              	 .cfi_def_cfa_offset 4
 1886 006a BD46     	 mov sp,r7
 1887              	.LCFI76:
 1888              	 .cfi_def_cfa_register 13
 1889              	 
 1890 006c 5DF8047B 	 ldr r7,[sp],#4
 1891              	.LCFI77:
 1892              	 .cfi_restore 7
 1893              	 .cfi_def_cfa_offset 0
 1894 0070 7047     	 bx lr
 1895              	.L121:
 1896 0072 00BF     	 .align 2
 1897              	.L120:
 1898 0074 00000000 	 .word XMC_USBH0_device
 1899              	 .cfi_endproc
 1900              	.LFE191:
 1902              	 .section .text.XMC_USBH_PortResume,"ax",%progbits
 1903              	 .align 1
 1904              	 .syntax unified
 1905              	 .thumb
 1906              	 .thumb_func
 1907              	 .fpu fpv4-sp-d16
 1909              	XMC_USBH_PortResume:
 1910              	.LFB192:
 654:../Libraries/XMCLib/src/xmc_usbh.c **** 
 655:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 656:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param port USB port number. Only one port(0) is supported.
 657:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return \ref Execution_status
 658:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 659:../Libraries/XMCLib/src/xmc_usbh.c ****  * Resume suspended USB port (start generating SOFs).\n
 660:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 661:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 662:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PortSuspend() \n
 663:../Libraries/XMCLib/src/xmc_usbh.c **** */
 664:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PortResume (uint8_t port)
 665:../Libraries/XMCLib/src/xmc_usbh.c **** {
 1911              	 .loc 3 665 1
 1912              	 .cfi_startproc
 1913              	 
 1914              	 
 1915 0000 80B5     	 push {r7,lr}
 1916              	.LCFI78:
 1917              	 .cfi_def_cfa_offset 8
 1918              	 .cfi_offset 7,-8
 1919              	 .cfi_offset 14,-4
 1920 0002 84B0     	 sub sp,sp,#16
 1921              	.LCFI79:
 1922              	 .cfi_def_cfa_offset 24
 1923 0004 00AF     	 add r7,sp,#0
 1924              	.LCFI80:
 1925              	 .cfi_def_cfa_register 7
 1926 0006 0346     	 mov r3,r0
 1927 0008 FB71     	 strb r3,[r7,#7]
 666:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 1928              	 .loc 3 666 11
 1929 000a 0023     	 movs r3,#0
 1930 000c FB60     	 str r3,[r7,#12]
 667:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt;
 668:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 1931              	 .loc 3 668 23
 1932 000e 204B     	 ldr r3,.L127
 1933 0010 5B7C     	 ldrb r3,[r3,#17]
 1934              	 .loc 3 668 6
 1935 0012 002B     	 cmp r3,#0
 1936 0014 03D1     	 bne .L123
 669:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 670:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 1937              	 .loc 3 670 12
 1938 0016 4FF0FF33 	 mov r3,#-1
 1939 001a FB60     	 str r3,[r7,#12]
 1940 001c 33E0     	 b .L124
 1941              	.L123:
 671:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 672:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 673:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 674:../Libraries/XMCLib/src/xmc_usbh.c ****     if (port != 0U)
 1942              	 .loc 3 674 8
 1943 001e FB79     	 ldrb r3,[r7,#7]
 1944 0020 002B     	 cmp r3,#0
 1945 0022 03D0     	 beq .L125
 675:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 676:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 1946              	 .loc 3 676 14
 1947 0024 6FF00403 	 mvn r3,#4
 1948 0028 FB60     	 str r3,[r7,#12]
 1949 002a 2CE0     	 b .L124
 1950              	.L125:
 677:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 678:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 679:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 680:../Libraries/XMCLib/src/xmc_usbh.c ****       /*Ungate PHY clock*/
 681:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->PCGCCTL = XMC_USBH_PHY_CLK_UNGATE;
 1951              	 .loc 3 681 23
 1952 002c 184B     	 ldr r3,.L127
 1953 002e 1B68     	 ldr r3,[r3]
 1954              	 .loc 3 681 49
 1955 0030 4FF48072 	 mov r2,#256
 1956 0034 C3F8002E 	 str r2,[r3,#3584]
 682:../Libraries/XMCLib/src/xmc_usbh.c ****       /*Set resume bit*/
 683:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt = XMC_USBH0_device.global_register->HPRT;
 1957              	 .loc 3 683 30
 1958 0038 154B     	 ldr r3,.L127
 1959 003a 1B68     	 ldr r3,[r3]
 1960              	 .loc 3 683 12
 1961 003c D3F84034 	 ldr r3,[r3,#1088]
 1962 0040 BB60     	 str r3,[r7,#8]
 684:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt &= (uint32_t)~(USB_HPRT_PrtEna_Msk);
 1963              	 .loc 3 684 12
 1964 0042 BB68     	 ldr r3,[r7,#8]
 1965 0044 23F00403 	 bic r3,r3,#4
 1966 0048 BB60     	 str r3,[r7,#8]
 685:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt |= (uint32_t)USB_HPRT_PrtRes_Msk;
 1967              	 .loc 3 685 12
 1968 004a BB68     	 ldr r3,[r7,#8]
 1969 004c 43F04003 	 orr r3,r3,#64
 1970 0050 BB60     	 str r3,[r7,#8]
 686:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HPRT = hprt;
 1971              	 .loc 3 686 23
 1972 0052 0F4B     	 ldr r3,.L127
 1973 0054 1B68     	 ldr r3,[r3]
 1974              	 .loc 3 686 46
 1975 0056 BA68     	 ldr r2,[r7,#8]
 1976 0058 C3F84024 	 str r2,[r3,#1088]
 687:../Libraries/XMCLib/src/xmc_usbh.c **** 
 688:../Libraries/XMCLib/src/xmc_usbh.c ****       (void)XMC_USBH_osDelay(20U);
 1977              	 .loc 3 688 13
 1978 005c 1420     	 movs r0,#20
 1979 005e FFF7FEFF 	 bl XMC_USBH_osDelay
 689:../Libraries/XMCLib/src/xmc_usbh.c **** 
 690:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt = XMC_USBH0_device.global_register->HPRT;
 1980              	 .loc 3 690 30
 1981 0062 0B4B     	 ldr r3,.L127
 1982 0064 1B68     	 ldr r3,[r3]
 1983              	 .loc 3 690 12
 1984 0066 D3F84034 	 ldr r3,[r3,#1088]
 1985 006a BB60     	 str r3,[r7,#8]
 691:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt &= (uint32_t)~(USB_HPRT_PrtEna_Msk);
 1986              	 .loc 3 691 12
 1987 006c BB68     	 ldr r3,[r7,#8]
 1988 006e 23F00403 	 bic r3,r3,#4
 1989 0072 BB60     	 str r3,[r7,#8]
 692:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt &= (uint32_t)~((uint32_t)USB_HPRT_PrtRes_Msk);
 1990              	 .loc 3 692 12
 1991 0074 BB68     	 ldr r3,[r7,#8]
 1992 0076 23F04003 	 bic r3,r3,#64
 1993 007a BB60     	 str r3,[r7,#8]
 693:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HPRT = hprt;
 1994              	 .loc 3 693 23
 1995 007c 044B     	 ldr r3,.L127
 1996 007e 1B68     	 ldr r3,[r3]
 1997              	 .loc 3 693 46
 1998 0080 BA68     	 ldr r2,[r7,#8]
 1999 0082 C3F84024 	 str r2,[r3,#1088]
 2000              	.L124:
 694:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 695:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 696:../Libraries/XMCLib/src/xmc_usbh.c **** 
 697:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2001              	 .loc 3 697 10
 2002 0086 FB68     	 ldr r3,[r7,#12]
 698:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2003              	 .loc 3 698 1
 2004 0088 1846     	 mov r0,r3
 2005 008a 1037     	 adds r7,r7,#16
 2006              	.LCFI81:
 2007              	 .cfi_def_cfa_offset 8
 2008 008c BD46     	 mov sp,r7
 2009              	.LCFI82:
 2010              	 .cfi_def_cfa_register 13
 2011              	 
 2012 008e 80BD     	 pop {r7,pc}
 2013              	.L128:
 2014              	 .align 2
 2015              	.L127:
 2016 0090 00000000 	 .word XMC_USBH0_device
 2017              	 .cfi_endproc
 2018              	.LFE192:
 2020              	 .section .text.XMC_USBH_PortGetState,"ax",%progbits
 2021              	 .align 1
 2022              	 .syntax unified
 2023              	 .thumb
 2024              	 .thumb_func
 2025              	 .fpu fpv4-sp-d16
 2027              	XMC_USBH_PortGetState:
 2028              	.LFB193:
 699:../Libraries/XMCLib/src/xmc_usbh.c **** 
 700:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 701:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param port USB port number. Only one port(0) is supported.
 702:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return XMC_USBH_PORT_STATE_t Port State
 703:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 704:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 705:../Libraries/XMCLib/src/xmc_usbh.c ****  * Get current USB port state. The state indicates if the port is connected, port speed
 706:../Libraries/XMCLib/src/xmc_usbh.c ****  * and port overcurrent status.
 707:../Libraries/XMCLib/src/xmc_usbh.c **** */
 708:../Libraries/XMCLib/src/xmc_usbh.c **** static XMC_USBH_PORT_STATE_t XMC_USBH_PortGetState (uint8_t port)
 709:../Libraries/XMCLib/src/xmc_usbh.c **** {
 2029              	 .loc 3 709 1
 2030              	 .cfi_startproc
 2031              	 
 2032              	 
 2033              	 
 2034 0000 80B4     	 push {r7}
 2035              	.LCFI83:
 2036              	 .cfi_def_cfa_offset 4
 2037              	 .cfi_offset 7,-4
 2038 0002 85B0     	 sub sp,sp,#20
 2039              	.LCFI84:
 2040              	 .cfi_def_cfa_offset 24
 2041 0004 00AF     	 add r7,sp,#0
 2042              	.LCFI85:
 2043              	 .cfi_def_cfa_register 7
 2044 0006 0346     	 mov r3,r0
 2045 0008 FB71     	 strb r3,[r7,#7]
 710:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PORT_STATE_t port_state = { 0U, 0U, 0U };
 2046              	 .loc 3 710 25
 2047 000a 3B7A     	 ldrb r3,[r7,#8]
 2048 000c 6FF30003 	 bfc r3,#0,#1
 2049 0010 3B72     	 strb r3,[r7,#8]
 2050 0012 3B7A     	 ldrb r3,[r7,#8]
 2051 0014 6FF34103 	 bfc r3,#1,#1
 2052 0018 3B72     	 strb r3,[r7,#8]
 2053 001a 3B7A     	 ldrb r3,[r7,#8]
 2054 001c 6FF38303 	 bfc r3,#2,#2
 2055 0020 3B72     	 strb r3,[r7,#8]
 711:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt;
 712:../Libraries/XMCLib/src/xmc_usbh.c **** 
 713:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2056              	 .loc 3 713 23
 2057 0022 194B     	 ldr r3,.L136
 2058 0024 5B7C     	 ldrb r3,[r3,#17]
 2059              	 .loc 3 713 6
 2060 0026 002B     	 cmp r3,#0
 2061 0028 26D0     	 beq .L130
 714:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 715:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Do not update the port state*/
 716:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 717:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 718:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 719:../Libraries/XMCLib/src/xmc_usbh.c ****     if (port != 0U)
 2062              	 .loc 3 719 8
 2063 002a FB79     	 ldrb r3,[r7,#7]
 2064 002c 002B     	 cmp r3,#0
 2065 002e 23D1     	 bne .L130
 720:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 721:../Libraries/XMCLib/src/xmc_usbh.c ****       /*Do not update the port state*/
 722:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 723:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 724:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 725:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt = XMC_USBH0_device.global_register->HPRT;
 2066              	 .loc 3 725 30
 2067 0030 154B     	 ldr r3,.L136
 2068 0032 1B68     	 ldr r3,[r3]
 2069              	 .loc 3 725 12
 2070 0034 D3F84034 	 ldr r3,[r3,#1088]
 2071 0038 FB60     	 str r3,[r7,#12]
 726:../Libraries/XMCLib/src/xmc_usbh.c ****       if (((hprt & USB_HPRT_PrtConnSts_Msk) != 0U))
 2072              	 .loc 3 726 18
 2073 003a FB68     	 ldr r3,[r7,#12]
 2074 003c 03F00103 	 and r3,r3,#1
 2075              	 .loc 3 726 10
 2076 0040 002B     	 cmp r3,#0
 2077 0042 04D0     	 beq .L131
 727:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 728:../Libraries/XMCLib/src/xmc_usbh.c ****         port_state.connected   = 1U;
 2078              	 .loc 3 728 32
 2079 0044 3B7A     	 ldrb r3,[r7,#8]
 2080 0046 43F00103 	 orr r3,r3,#1
 2081 004a 3B72     	 strb r3,[r7,#8]
 2082 004c 03E0     	 b .L132
 2083              	.L131:
 729:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 730:../Libraries/XMCLib/src/xmc_usbh.c ****       else
 731:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 732:../Libraries/XMCLib/src/xmc_usbh.c ****         port_state.connected   = 0U;
 2084              	 .loc 3 732 32
 2085 004e 3B7A     	 ldrb r3,[r7,#8]
 2086 0050 6FF30003 	 bfc r3,#0,#1
 2087 0054 3B72     	 strb r3,[r7,#8]
 2088              	.L132:
 733:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 734:../Libraries/XMCLib/src/xmc_usbh.c ****       port_state.overcurrent = 0U;
 2089              	 .loc 3 734 30
 2090 0056 3B7A     	 ldrb r3,[r7,#8]
 2091 0058 6FF34103 	 bfc r3,#1,#1
 2092 005c 3B72     	 strb r3,[r7,#8]
 735:../Libraries/XMCLib/src/xmc_usbh.c **** 
 736:../Libraries/XMCLib/src/xmc_usbh.c ****       switch ((uint32_t)((uint32_t)(hprt & USB_HPRT_PrtSpd_Msk) >> USB_HPRT_PrtSpd_Pos))
 2093              	 .loc 3 736 15
 2094 005e FB68     	 ldr r3,[r7,#12]
 2095 0060 5B0C     	 lsrs r3,r3,#17
 2096 0062 03F00303 	 and r3,r3,#3
 2097              	 .loc 3 736 7
 2098 0066 012B     	 cmp r3,#1
 2099 0068 05D1     	 bne .L135
 737:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 738:../Libraries/XMCLib/src/xmc_usbh.c ****         case 1U: /* Full speed */
 739:../Libraries/XMCLib/src/xmc_usbh.c ****           port_state.speed = XMC_USBH_SPEED_FULL;
 2100              	 .loc 3 739 28
 2101 006a 3B7A     	 ldrb r3,[r7,#8]
 2102 006c 0122     	 movs r2,#1
 2103 006e 62F38303 	 bfi r3,r2,#2,#2
 2104 0072 3B72     	 strb r3,[r7,#8]
 740:../Libraries/XMCLib/src/xmc_usbh.c ****           break;
 2105              	 .loc 3 740 11
 2106 0074 00E0     	 b .L130
 2107              	.L135:
 741:../Libraries/XMCLib/src/xmc_usbh.c ****         default:
 742:../Libraries/XMCLib/src/xmc_usbh.c ****           break;
 2108              	 .loc 3 742 11
 2109 0076 00BF     	 nop
 2110              	.L130:
 743:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 744:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 745:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 746:../Libraries/XMCLib/src/xmc_usbh.c ****   return port_state;
 2111              	 .loc 3 746 10
 2112 0078 BB68     	 ldr r3,[r7,#8]
 747:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2113              	 .loc 3 747 1
 2114 007a 1846     	 mov r0,r3
 2115 007c 1437     	 adds r7,r7,#20
 2116              	.LCFI86:
 2117              	 .cfi_def_cfa_offset 4
 2118 007e BD46     	 mov sp,r7
 2119              	.LCFI87:
 2120              	 .cfi_def_cfa_register 13
 2121              	 
 2122 0080 5DF8047B 	 ldr r7,[sp],#4
 2123              	.LCFI88:
 2124              	 .cfi_restore 7
 2125              	 .cfi_def_cfa_offset 0
 2126 0084 7047     	 bx lr
 2127              	.L137:
 2128 0086 00BF     	 .align 2
 2129              	.L136:
 2130 0088 00000000 	 .word XMC_USBH0_device
 2131              	 .cfi_endproc
 2132              	.LFE193:
 2134              	 .section .text.XMC_USBH_PipeCreate,"ax",%progbits
 2135              	 .align 1
 2136              	 .syntax unified
 2137              	 .thumb
 2138              	 .thumb_func
 2139              	 .fpu fpv4-sp-d16
 2141              	XMC_USBH_PipeCreate:
 2142              	.LFB194:
 748:../Libraries/XMCLib/src/xmc_usbh.c **** 
 749:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 750:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param dev_addr Device address
 751:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param dev_speed  Device speed
 752:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param hub_addr Hub address. This value should be 0 since hub is not supported.
 753:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param hub_port  USB port number. Only one port(0) is supported.
 754:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param ep_addr Device endpoint address \n
 755:../Libraries/XMCLib/src/xmc_usbh.c ****  *                - ep_addr.0..3: Address \n
 756:../Libraries/XMCLib/src/xmc_usbh.c ****  *                - ep_addr.7:    Direction\n
 757:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param ep_type Endpoint type (ARM_USB_ENDPOINT_xxx)
 758:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param ep_max_packet_size Endpoint maximum packet size
 759:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param ep_interval Endpoint polling interval
 760:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return XMC_USBH_PIPE_HANDLE Pipe handle is a pointer to pipe hardware base address.
 761:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 762:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 763:../Libraries/XMCLib/src/xmc_usbh.c ****  * Create/allocate a pipe configured with input parameters. The function looks for an unused pipe a
 764:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 765:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 766:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeModify(), XMC_USBH_PipeDelete(), XMC_USBH_PipeReset(), XMC_USBH_PipeTransfer() \n
 767:../Libraries/XMCLib/src/xmc_usbh.c **** */
 768:../Libraries/XMCLib/src/xmc_usbh.c **** static XMC_USBH_PIPE_HANDLE XMC_USBH_PipeCreate (uint8_t dev_addr, uint8_t dev_speed, uint8_t hub_a
 769:../Libraries/XMCLib/src/xmc_usbh.c **** {
 2143              	 .loc 3 769 1
 2144              	 .cfi_startproc
 2145              	 
 2146              	 
 2147 0000 90B5     	 push {r4,r7,lr}
 2148              	.LCFI89:
 2149              	 .cfi_def_cfa_offset 12
 2150              	 .cfi_offset 4,-12
 2151              	 .cfi_offset 7,-8
 2152              	 .cfi_offset 14,-4
 2153 0002 87B0     	 sub sp,sp,#28
 2154              	.LCFI90:
 2155              	 .cfi_def_cfa_offset 40
 2156 0004 00AF     	 add r7,sp,#0
 2157              	.LCFI91:
 2158              	 .cfi_def_cfa_register 7
 2159 0006 0446     	 mov r4,r0
 2160 0008 0846     	 mov r0,r1
 2161 000a 1146     	 mov r1,r2
 2162 000c 1A46     	 mov r2,r3
 2163 000e 2346     	 mov r3,r4
 2164 0010 FB71     	 strb r3,[r7,#7]
 2165 0012 0346     	 mov r3,r0
 2166 0014 BB71     	 strb r3,[r7,#6]
 2167 0016 0B46     	 mov r3,r1
 2168 0018 7B71     	 strb r3,[r7,#5]
 2169 001a 1346     	 mov r3,r2
 2170 001c 3B71     	 strb r3,[r7,#4]
 770:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t    *ptr_pipe;
 771:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
 772:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t         i;
 773:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t loc_val;
 774:../Libraries/XMCLib/src/xmc_usbh.c **** 
 775:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_UNUSED_ARG(hub_addr);
 776:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_UNUSED_ARG(hub_port);
 777:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_UNUSED_ARG(dev_speed);
 778:../Libraries/XMCLib/src/xmc_usbh.c **** 
 779:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2171              	 .loc 3 779 23
 2172 001e 484B     	 ldr r3,.L155
 2173 0020 5B7C     	 ldrb r3,[r3,#17]
 2174              	 .loc 3 779 6
 2175 0022 002B     	 cmp r3,#0
 2176 0024 02D1     	 bne .L139
 780:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 781:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_ch = (USB0_CH_TypeDef *)NULL;
 2177              	 .loc 3 781 12
 2178 0026 0023     	 movs r3,#0
 2179 0028 7B61     	 str r3,[r7,#20]
 2180 002a 84E0     	 b .L140
 2181              	.L139:
 782:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 783:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 784:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 785:../Libraries/XMCLib/src/xmc_usbh.c ****     /* get first free pipe available */
 786:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_ch = (USB0_CH_TypeDef *)(XMC_USBH0_device.host_channel_registers);
 2182              	 .loc 3 786 12
 2183 002c 444B     	 ldr r3,.L155
 2184 002e 5B68     	 ldr r3,[r3,#4]
 2185 0030 7B61     	 str r3,[r7,#20]
 787:../Libraries/XMCLib/src/xmc_usbh.c **** 
 788:../Libraries/XMCLib/src/xmc_usbh.c ****     for (i = 0U; i < USBH0_MAX_PIPE_NUM; i++)
 2186              	 .loc 3 788 12
 2187 0032 0023     	 movs r3,#0
 2188 0034 3B61     	 str r3,[r7,#16]
 2189              	 .loc 3 788 5
 2190 0036 0BE0     	 b .L141
 2191              	.L144:
 789:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 790:../Libraries/XMCLib/src/xmc_usbh.c ****       if ((ptr_ch->HCCHAR & 0x3FFFFFFFU) == 0U)
 2192              	 .loc 3 790 18
 2193 0038 7B69     	 ldr r3,[r7,#20]
 2194 003a 1B68     	 ldr r3,[r3]
 2195              	 .loc 3 790 27
 2196 003c 23F04043 	 bic r3,r3,#-1073741824
 2197              	 .loc 3 790 10
 2198 0040 002B     	 cmp r3,#0
 2199 0042 09D0     	 beq .L153
 791:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 792:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 793:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 794:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch++;
 2200              	 .loc 3 794 13 discriminator 2
 2201 0044 7B69     	 ldr r3,[r7,#20]
 2202 0046 2033     	 adds r3,r3,#32
 2203 0048 7B61     	 str r3,[r7,#20]
 788:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 2204              	 .loc 3 788 43 discriminator 2
 2205 004a 3B69     	 ldr r3,[r7,#16]
 2206 004c 0133     	 adds r3,r3,#1
 2207 004e 3B61     	 str r3,[r7,#16]
 2208              	.L141:
 788:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 2209              	 .loc 3 788 5 discriminator 1
 2210 0050 3B69     	 ldr r3,[r7,#16]
 2211 0052 0D2B     	 cmp r3,#13
 2212 0054 F0D9     	 bls .L144
 2213 0056 00E0     	 b .L143
 2214              	.L153:
 792:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 2215              	 .loc 3 792 9
 2216 0058 00BF     	 nop
 2217              	.L143:
 795:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 796:../Libraries/XMCLib/src/xmc_usbh.c **** 
 797:../Libraries/XMCLib/src/xmc_usbh.c ****     /* free pipe found? */
 798:../Libraries/XMCLib/src/xmc_usbh.c ****     if (i == USBH0_MAX_PIPE_NUM)
 2218              	 .loc 3 798 8
 2219 005a 3B69     	 ldr r3,[r7,#16]
 2220 005c 0E2B     	 cmp r3,#14
 2221 005e 02D1     	 bne .L145
 799:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 800:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch = (USB0_CH_TypeDef *)NULL;
 2222              	 .loc 3 800 14
 2223 0060 0023     	 movs r3,#0
 2224 0062 7B61     	 str r3,[r7,#20]
 2225 0064 67E0     	 b .L140
 2226              	.L145:
 801:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 802:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 803:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 804:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t *)(&pipe[(ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_cha
 2227              	 .loc 3 804 91
 2228 0066 364B     	 ldr r3,.L155
 2229 0068 5B68     	 ldr r3,[r3,#4]
 2230              	 .loc 3 804 53
 2231 006a 7A69     	 ldr r2,[r7,#20]
 2232 006c D31A     	 subs r3,r2,r3
 2233 006e 5B11     	 asrs r3,r3,#5
 2234              	 .loc 3 804 16
 2235 0070 5B01     	 lsls r3,r3,#5
 2236 0072 344A     	 ldr r2,.L155+4
 2237 0074 1344     	 add r3,r3,r2
 2238 0076 BB60     	 str r3,[r7,#8]
 805:../Libraries/XMCLib/src/xmc_usbh.c **** 
 806:../Libraries/XMCLib/src/xmc_usbh.c ****       memset((void *)ptr_pipe, 0, sizeof(XMC_USBH0_pipe_t));  /* Initialize pipe structure */
 2239              	 .loc 3 806 7
 2240 0078 2022     	 movs r2,#32
 2241 007a 0021     	 movs r1,#0
 2242 007c B868     	 ldr r0,[r7,#8]
 2243 007e FFF7FEFF 	 bl memset
 807:../Libraries/XMCLib/src/xmc_usbh.c **** 
 808:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Fill in all fields of Endpoint Descriptor */
 809:../Libraries/XMCLib/src/xmc_usbh.c ****       /*Get the end point direction from the MSB of address*/
 810:../Libraries/XMCLib/src/xmc_usbh.c ****       loc_val = 0U;
 2244              	 .loc 3 810 15
 2245 0082 0023     	 movs r3,#0
 2246 0084 FB60     	 str r3,[r7,#12]
 811:../Libraries/XMCLib/src/xmc_usbh.c ****       if (((ep_addr >> 7U) & 0x1U) == 0U)
 2247              	 .loc 3 811 28
 2248 0086 97F82830 	 ldrb r3,[r7,#40]
 2249 008a DB09     	 lsrs r3,r3,#7
 2250 008c DBB2     	 uxtb r3,r3
 2251 008e 03F00103 	 and r3,r3,#1
 2252              	 .loc 3 811 10
 2253 0092 002B     	 cmp r3,#0
 2254 0094 01D1     	 bne .L146
 812:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 813:../Libraries/XMCLib/src/xmc_usbh.c ****         loc_val = 1U;
 2255              	 .loc 3 813 17
 2256 0096 0123     	 movs r3,#1
 2257 0098 FB60     	 str r3,[r7,#12]
 2258              	.L146:
 814:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 815:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch->HCCHAR = ((uint32_t)(USB_CH_HCCHARx_MPS(ep_max_packet_size)) |
 2259              	 .loc 3 815 25
 2260 009a 3B8E     	 ldrh r3,[r7,#48]
 2261 009c C3F30A02 	 ubfx r2,r3,#0,#11
 816:../Libraries/XMCLib/src/xmc_usbh.c ****                         USB_CH_HCCHARx_EPNUM(ep_addr)) |
 2262              	 .loc 3 816 25
 2263 00a0 97F82830 	 ldrb r3,[r7,#40]
 2264 00a4 DB02     	 lsls r3,r3,#11
 2265 00a6 03F4F043 	 and r3,r3,#30720
 815:../Libraries/XMCLib/src/xmc_usbh.c ****                         USB_CH_HCCHARx_EPNUM(ep_addr)) |
 2266              	 .loc 3 815 76
 2267 00aa 1A43     	 orrs r2,r2,r3
 817:../Libraries/XMCLib/src/xmc_usbh.c ****                        (uint32_t)(USB_CH_HCCHAR_EPDir_Msk * loc_val) |
 2268              	 .loc 3 817 24
 2269 00ac FB68     	 ldr r3,[r7,#12]
 2270 00ae DB03     	 lsls r3,r3,#15
 816:../Libraries/XMCLib/src/xmc_usbh.c ****                         USB_CH_HCCHARx_EPNUM(ep_addr)) |
 2271              	 .loc 3 816 56
 2272 00b0 1A43     	 orrs r2,r2,r3
 818:../Libraries/XMCLib/src/xmc_usbh.c ****                        (USB_CH_HCCHARx_EPTYPE (ep_type) ) |
 2273              	 .loc 3 818 25
 2274 00b2 97F82C30 	 ldrb r3,[r7,#44]
 2275 00b6 9B04     	 lsls r3,r3,#18
 2276 00b8 03F44023 	 and r3,r3,#786432
 817:../Libraries/XMCLib/src/xmc_usbh.c ****                        (uint32_t)(USB_CH_HCCHAR_EPDir_Msk * loc_val) |
 2277              	 .loc 3 817 70
 2278 00bc 1A43     	 orrs r2,r2,r3
 819:../Libraries/XMCLib/src/xmc_usbh.c ****                        (USB_CH_HCCHARx_DEVADDR (dev_addr) ) ;
 2279              	 .loc 3 819 25
 2280 00be FB79     	 ldrb r3,[r7,#7]
 2281 00c0 9B05     	 lsls r3,r3,#22
 2282 00c2 03F0FE53 	 and r3,r3,#532676608
 818:../Libraries/XMCLib/src/xmc_usbh.c ****                        (USB_CH_HCCHARx_EPTYPE (ep_type) ) |
 2283              	 .loc 3 818 59
 2284 00c6 1A43     	 orrs r2,r2,r3
 815:../Libraries/XMCLib/src/xmc_usbh.c ****                         USB_CH_HCCHARx_EPNUM(ep_addr)) |
 2285              	 .loc 3 815 22
 2286 00c8 7B69     	 ldr r3,[r7,#20]
 2287 00ca 1A60     	 str r2,[r3]
 820:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Store Pipe settings */
 821:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe->ep_max_packet_size = ep_max_packet_size;
 2288              	 .loc 3 821 36
 2289 00cc BB68     	 ldr r3,[r7,#8]
 2290 00ce 3A8E     	 ldrh r2,[r7,#48]
 2291 00d0 9A82     	 strh r2,[r3,#20]
 822:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe->ep_type            = ep_type;
 2292              	 .loc 3 822 36
 2293 00d2 BB68     	 ldr r3,[r7,#8]
 2294 00d4 97F82C20 	 ldrb r2,[r7,#44]
 2295 00d8 9A76     	 strb r2,[r3,#26]
 823:../Libraries/XMCLib/src/xmc_usbh.c ****       switch (ep_type)
 2296              	 .loc 3 823 7
 2297 00da 97F82C30 	 ldrb r3,[r7,#44]
 2298 00de 032B     	 cmp r3,#3
 2299 00e0 28D8     	 bhi .L154
 2300 00e2 01A2     	 adr r2,.L149
 2301 00e4 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 2302              	 .p2align 2
 2303              	.L149:
 2304 00e8 35010000 	 .word .L154+1
 2305 00ec F9000000 	 .word .L148+1
 2306 00f0 35010000 	 .word .L154+1
 2307 00f4 F9000000 	 .word .L148+1
 2308              	 .p2align 1
 2309              	.L148:
 824:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 825:../Libraries/XMCLib/src/xmc_usbh.c ****         case XMC_USBH_ENDPOINT_CONTROL:
 826:../Libraries/XMCLib/src/xmc_usbh.c ****         case XMC_USBH_ENDPOINT_BULK:
 827:../Libraries/XMCLib/src/xmc_usbh.c ****           break;
 828:../Libraries/XMCLib/src/xmc_usbh.c ****         case XMC_USBH_ENDPOINT_ISOCHRONOUS:
 829:../Libraries/XMCLib/src/xmc_usbh.c ****         case XMC_USBH_ENDPOINT_INTERRUPT:
 830:../Libraries/XMCLib/src/xmc_usbh.c ****           if (ep_interval > 0U)
 2310              	 .loc 3 830 14
 2311 00f8 97F83430 	 ldrb r3,[r7,#52]
 2312 00fc 002B     	 cmp r3,#0
 2313 00fe 04D0     	 beq .L151
 831:../Libraries/XMCLib/src/xmc_usbh.c ****           {
 832:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->interval_reload = ep_interval;
 2314              	 .loc 3 832 39
 2315 0100 97F83430 	 ldrb r3,[r7,#52]
 2316 0104 9AB2     	 uxth r2,r3
 2317 0106 BB68     	 ldr r3,[r7,#8]
 2318 0108 DA82     	 strh r2,[r3,#22]
 2319              	.L151:
 833:../Libraries/XMCLib/src/xmc_usbh.c ****           }
 834:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->interval = ptr_pipe->interval_reload;
 2320              	 .loc 3 834 40
 2321 010a BB68     	 ldr r3,[r7,#8]
 2322 010c DA8A     	 ldrh r2,[r3,#22]
 2323              	 .loc 3 834 30
 2324 010e BB68     	 ldr r3,[r7,#8]
 2325 0110 1A83     	 strh r2,[r3,#24]
 835:../Libraries/XMCLib/src/xmc_usbh.c ****           loc_val = ((((uint32_t)ep_max_packet_size >> 11U) + 1U) & 3U);
 2326              	 .loc 3 835 53
 2327 0112 3B8E     	 ldrh r3,[r7,#48]
 2328 0114 DB0A     	 lsrs r3,r3,#11
 2329 0116 9BB2     	 uxth r3,r3
 2330              	 .loc 3 835 61
 2331 0118 0133     	 adds r3,r3,#1
 2332              	 .loc 3 835 19
 2333 011a 03F00303 	 and r3,r3,#3
 2334 011e FB60     	 str r3,[r7,#12]
 836:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCCHAR |= (uint32_t)USB_CH_HCCHARx_MCEC(loc_val);
 2335              	 .loc 3 836 26
 2336 0120 7B69     	 ldr r3,[r7,#20]
 2337 0122 1A68     	 ldr r2,[r3]
 2338              	 .loc 3 836 39
 2339 0124 FB68     	 ldr r3,[r7,#12]
 2340 0126 1B05     	 lsls r3,r3,#20
 2341              	 .loc 3 836 29
 2342 0128 03F44013 	 and r3,r3,#3145728
 2343              	 .loc 3 836 26
 2344 012c 1A43     	 orrs r2,r2,r3
 2345 012e 7B69     	 ldr r3,[r7,#20]
 2346 0130 1A60     	 str r2,[r3]
 837:../Libraries/XMCLib/src/xmc_usbh.c ****           break;
 2347              	 .loc 3 837 11
 2348 0132 00E0     	 b .L140
 2349              	.L154:
 838:../Libraries/XMCLib/src/xmc_usbh.c ****         default:
 839:../Libraries/XMCLib/src/xmc_usbh.c ****           break;
 2350              	 .loc 3 839 11
 2351 0134 00BF     	 nop
 2352              	.L140:
 840:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 841:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 842:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 843:../Libraries/XMCLib/src/xmc_usbh.c ****   return ((XMC_USBH_EP_HANDLE)ptr_ch);
 2353              	 .loc 3 843 11
 2354 0136 7B69     	 ldr r3,[r7,#20]
 844:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2355              	 .loc 3 844 1
 2356 0138 1846     	 mov r0,r3
 2357 013a 1C37     	 adds r7,r7,#28
 2358              	.LCFI92:
 2359              	 .cfi_def_cfa_offset 12
 2360 013c BD46     	 mov sp,r7
 2361              	.LCFI93:
 2362              	 .cfi_def_cfa_register 13
 2363              	 
 2364 013e 90BD     	 pop {r4,r7,pc}
 2365              	.L156:
 2366              	 .align 2
 2367              	.L155:
 2368 0140 00000000 	 .word XMC_USBH0_device
 2369 0144 00000000 	 .word pipe
 2370              	 .cfi_endproc
 2371              	.LFE194:
 2373              	 .section .text.XMC_USBH_PipeModify,"ax",%progbits
 2374              	 .align 1
 2375              	 .syntax unified
 2376              	 .thumb
 2377              	 .thumb_func
 2378              	 .fpu fpv4-sp-d16
 2380              	XMC_USBH_PipeModify:
 2381              	.LFB195:
 845:../Libraries/XMCLib/src/xmc_usbh.c **** 
 846:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 847:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
 848:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param dev_addr Device address to be configured for the pipe.
 849:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param dev_speed  Device speed class.
 850:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param hub_addr Hub address. It should be 0 since hub is not supported.
 851:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param hub_port USB port number. Only one port(0) is supported.
 852:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param ep_max_packet_size Endpoint maximum packet size
 853:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Execution_status
 854:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 855:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 856:../Libraries/XMCLib/src/xmc_usbh.c ****  * Modify an existing pipe with input parameters. It can be used to configure the pipe after receiv
 857:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 858:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 859:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeDelete(), XMC_USBH_PipeReset(), XMC_USBH_PipeTransfer() \n
 860:../Libraries/XMCLib/src/xmc_usbh.c **** */
 861:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PipeModify (XMC_USBH_PIPE_HANDLE pipe_hndl, uint8_t dev_addr, uint8_t dev_s
 862:../Libraries/XMCLib/src/xmc_usbh.c **** {
 2382              	 .loc 3 862 1
 2383              	 .cfi_startproc
 2384              	 
 2385              	 
 2386              	 
 2387 0000 80B4     	 push {r7}
 2388              	.LCFI94:
 2389              	 .cfi_def_cfa_offset 4
 2390              	 .cfi_offset 7,-4
 2391 0002 87B0     	 sub sp,sp,#28
 2392              	.LCFI95:
 2393              	 .cfi_def_cfa_offset 32
 2394 0004 00AF     	 add r7,sp,#0
 2395              	.LCFI96:
 2396              	 .cfi_def_cfa_register 7
 2397 0006 7860     	 str r0,[r7,#4]
 2398 0008 0846     	 mov r0,r1
 2399 000a 1146     	 mov r1,r2
 2400 000c 1A46     	 mov r2,r3
 2401 000e 0346     	 mov r3,r0
 2402 0010 FB70     	 strb r3,[r7,#3]
 2403 0012 0B46     	 mov r3,r1
 2404 0014 BB70     	 strb r3,[r7,#2]
 2405 0016 1346     	 mov r3,r2
 2406 0018 7B70     	 strb r3,[r7,#1]
 863:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t    *ptr_pipe;
 864:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
 865:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t   hcchar;
 866:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 2407              	 .loc 3 866 11
 2408 001a 0023     	 movs r3,#0
 2409 001c 7B61     	 str r3,[r7,#20]
 867:../Libraries/XMCLib/src/xmc_usbh.c **** 
 868:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_UNUSED_ARG(hub_addr);
 869:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_UNUSED_ARG(hub_port);
 870:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_UNUSED_ARG(dev_speed);
 871:../Libraries/XMCLib/src/xmc_usbh.c **** 
 872:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2410              	 .loc 3 872 23
 2411 001e 204B     	 ldr r3,.L163
 2412 0020 5B7C     	 ldrb r3,[r3,#17]
 2413              	 .loc 3 872 6
 2414 0022 002B     	 cmp r3,#0
 2415 0024 03D1     	 bne .L158
 873:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 874:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 2416              	 .loc 3 874 12
 2417 0026 4FF0FF33 	 mov r3,#-1
 2418 002a 7B61     	 str r3,[r7,#20]
 2419 002c 31E0     	 b .L159
 2420              	.L158:
 875:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 876:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 877:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 878:../Libraries/XMCLib/src/xmc_usbh.c ****     if (pipe_hndl  == 0U)
 2421              	 .loc 3 878 8
 2422 002e 7B68     	 ldr r3,[r7,#4]
 2423 0030 002B     	 cmp r3,#0
 2424 0032 03D1     	 bne .L160
 879:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 880:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2425              	 .loc 3 880 14
 2426 0034 6FF00403 	 mvn r3,#4
 2427 0038 7B61     	 str r3,[r7,#20]
 2428 003a 2AE0     	 b .L159
 2429              	.L160:
 881:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 882:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 883:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 884:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch   = (USB0_CH_TypeDef *)(pipe_hndl);
 2430              	 .loc 3 884 16
 2431 003c 7B68     	 ldr r3,[r7,#4]
 2432 003e 3B61     	 str r3,[r7,#16]
 885:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t *)(&pipe[(ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_cha
 2433              	 .loc 3 885 91
 2434 0040 174B     	 ldr r3,.L163
 2435 0042 5B68     	 ldr r3,[r3,#4]
 2436              	 .loc 3 885 53
 2437 0044 3A69     	 ldr r2,[r7,#16]
 2438 0046 D31A     	 subs r3,r2,r3
 2439 0048 5B11     	 asrs r3,r3,#5
 2440              	 .loc 3 885 16
 2441 004a 5B01     	 lsls r3,r3,#5
 2442 004c 154A     	 ldr r2,.L163+4
 2443 004e 1344     	 add r3,r3,r2
 2444 0050 FB60     	 str r3,[r7,#12]
 886:../Libraries/XMCLib/src/xmc_usbh.c ****       if (ptr_pipe->in_use != 0U)
 2445              	 .loc 3 886 19
 2446 0052 FB68     	 ldr r3,[r7,#12]
 2447 0054 DB7E     	 ldrb r3,[r3,#27]
 2448              	 .loc 3 886 10
 2449 0056 002B     	 cmp r3,#0
 2450 0058 03D0     	 beq .L161
 887:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 888:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_ERROR_BUSY;
 2451              	 .loc 3 888 16
 2452 005a 6FF00103 	 mvn r3,#1
 2453 005e 7B61     	 str r3,[r7,#20]
 2454 0060 17E0     	 b .L159
 2455              	.L161:
 889:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 890:../Libraries/XMCLib/src/xmc_usbh.c ****       else
 891:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 892:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Fill in all fields of channel */
 893:../Libraries/XMCLib/src/xmc_usbh.c ****         hcchar  =   ptr_ch->HCCHAR;
 2456              	 .loc 3 893 17
 2457 0062 3B69     	 ldr r3,[r7,#16]
 2458 0064 1B68     	 ldr r3,[r3]
 2459 0066 BB60     	 str r3,[r7,#8]
 894:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Clear fields */
 895:../Libraries/XMCLib/src/xmc_usbh.c ****         hcchar &= (uint32_t)~(USB_CH_HCCHAR_MPS_Msk | USB_CH_HCCHAR_DevAddr_Msk)  ;
 2460              	 .loc 3 895 16
 2461 0068 BA68     	 ldr r2,[r7,#8]
 2462 006a 0F4B     	 ldr r3,.L163+8
 2463 006c 1340     	 ands r3,r3,r2
 2464 006e BB60     	 str r3,[r7,#8]
 896:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Set fields */
 897:../Libraries/XMCLib/src/xmc_usbh.c ****         hcchar |= (uint32_t)(USB_CH_HCCHARx_MPS(ep_max_packet_size) | (USB_CH_HCCHARx_DEVADDR(dev_a
 2465              	 .loc 3 897 30
 2466 0070 BB8C     	 ldrh r3,[r7,#36]
 2467 0072 C3F30A02 	 ubfx r2,r3,#0,#11
 2468              	 .loc 3 897 72
 2469 0076 FB78     	 ldrb r3,[r7,#3]
 2470 0078 9B05     	 lsls r3,r3,#22
 2471 007a 03F0FE53 	 and r3,r3,#532676608
 2472              	 .loc 3 897 19
 2473 007e 1343     	 orrs r3,r3,r2
 2474              	 .loc 3 897 16
 2475 0080 BA68     	 ldr r2,[r7,#8]
 2476 0082 1343     	 orrs r3,r3,r2
 2477 0084 BB60     	 str r3,[r7,#8]
 898:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCCHAR = hcchar;
 2478              	 .loc 3 898 24
 2479 0086 3B69     	 ldr r3,[r7,#16]
 2480 0088 BA68     	 ldr r2,[r7,#8]
 2481 008a 1A60     	 str r2,[r3]
 899:../Libraries/XMCLib/src/xmc_usbh.c **** 
 900:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe->ep_max_packet_size = ep_max_packet_size;
 2482              	 .loc 3 900 38
 2483 008c FB68     	 ldr r3,[r7,#12]
 2484 008e BA8C     	 ldrh r2,[r7,#36]
 2485 0090 9A82     	 strh r2,[r3,#20]
 2486              	.L159:
 901:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 902:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 903:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 904:../Libraries/XMCLib/src/xmc_usbh.c **** 
 905:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2487              	 .loc 3 905 10
 2488 0092 7B69     	 ldr r3,[r7,#20]
 906:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2489              	 .loc 3 906 1
 2490 0094 1846     	 mov r0,r3
 2491 0096 1C37     	 adds r7,r7,#28
 2492              	.LCFI97:
 2493              	 .cfi_def_cfa_offset 4
 2494 0098 BD46     	 mov sp,r7
 2495              	.LCFI98:
 2496              	 .cfi_def_cfa_register 13
 2497              	 
 2498 009a 5DF8047B 	 ldr r7,[sp],#4
 2499              	.LCFI99:
 2500              	 .cfi_restore 7
 2501              	 .cfi_def_cfa_offset 0
 2502 009e 7047     	 bx lr
 2503              	.L164:
 2504              	 .align 2
 2505              	.L163:
 2506 00a0 00000000 	 .word XMC_USBH0_device
 2507 00a4 00000000 	 .word pipe
 2508 00a8 00F83FE0 	 .word -532678656
 2509              	 .cfi_endproc
 2510              	.LFE195:
 2512              	 .section .text.XMC_USBH_PipeDelete,"ax",%progbits
 2513              	 .align 1
 2514              	 .syntax unified
 2515              	 .thumb
 2516              	 .thumb_func
 2517              	 .fpu fpv4-sp-d16
 2519              	XMC_USBH_PipeDelete:
 2520              	.LFB196:
 907:../Libraries/XMCLib/src/xmc_usbh.c **** 
 908:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 909:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
 910:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Execution_status
 911:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 912:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 913:../Libraries/XMCLib/src/xmc_usbh.c ****  * Delete pipe from active pipes list. After it is deleted, it can be assigned to new pipe request.
 914:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 915:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 916:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeModify(), XMC_USBH_PipeReset(), XMC_USBH_PipeTransfer() \n
 917:../Libraries/XMCLib/src/xmc_usbh.c **** */
 918:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PipeDelete (XMC_USBH_PIPE_HANDLE pipe_hndl)
 919:../Libraries/XMCLib/src/xmc_usbh.c **** {
 2521              	 .loc 3 919 1
 2522              	 .cfi_startproc
 2523              	 
 2524              	 
 2525 0000 80B5     	 push {r7,lr}
 2526              	.LCFI100:
 2527              	 .cfi_def_cfa_offset 8
 2528              	 .cfi_offset 7,-8
 2529              	 .cfi_offset 14,-4
 2530 0002 86B0     	 sub sp,sp,#24
 2531              	.LCFI101:
 2532              	 .cfi_def_cfa_offset 32
 2533 0004 00AF     	 add r7,sp,#0
 2534              	.LCFI102:
 2535              	 .cfi_def_cfa_register 7
 2536 0006 7860     	 str r0,[r7,#4]
 920:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t    *ptr_pipe;
 921:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
 922:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 2537              	 .loc 3 922 11
 2538 0008 0023     	 movs r3,#0
 2539 000a 7B61     	 str r3,[r7,#20]
 923:../Libraries/XMCLib/src/xmc_usbh.c **** 
 924:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2540              	 .loc 3 924 23
 2541 000c 1B4B     	 ldr r3,.L171
 2542 000e 5B7C     	 ldrb r3,[r3,#17]
 2543              	 .loc 3 924 6
 2544 0010 002B     	 cmp r3,#0
 2545 0012 03D1     	 bne .L166
 925:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 926:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 2546              	 .loc 3 926 12
 2547 0014 4FF0FF33 	 mov r3,#-1
 2548 0018 7B61     	 str r3,[r7,#20]
 2549 001a 2AE0     	 b .L167
 2550              	.L166:
 927:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 928:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 929:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 930:../Libraries/XMCLib/src/xmc_usbh.c ****     if (pipe_hndl == 0U)
 2551              	 .loc 3 930 8
 2552 001c 7B68     	 ldr r3,[r7,#4]
 2553 001e 002B     	 cmp r3,#0
 2554 0020 03D1     	 bne .L168
 931:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 932:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2555              	 .loc 3 932 14
 2556 0022 6FF00403 	 mvn r3,#4
 2557 0026 7B61     	 str r3,[r7,#20]
 2558 0028 23E0     	 b .L167
 2559              	.L168:
 933:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 934:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 935:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 936:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch   = (USB0_CH_TypeDef *)(pipe_hndl);
 2560              	 .loc 3 936 16
 2561 002a 7B68     	 ldr r3,[r7,#4]
 2562 002c 3B61     	 str r3,[r7,#16]
 937:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t *)(&pipe[(ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_cha
 2563              	 .loc 3 937 91
 2564 002e 134B     	 ldr r3,.L171
 2565 0030 5B68     	 ldr r3,[r3,#4]
 2566              	 .loc 3 937 53
 2567 0032 3A69     	 ldr r2,[r7,#16]
 2568 0034 D31A     	 subs r3,r2,r3
 2569 0036 5B11     	 asrs r3,r3,#5
 2570              	 .loc 3 937 16
 2571 0038 5B01     	 lsls r3,r3,#5
 2572 003a 114A     	 ldr r2,.L171+4
 2573 003c 1344     	 add r3,r3,r2
 2574 003e FB60     	 str r3,[r7,#12]
 938:../Libraries/XMCLib/src/xmc_usbh.c ****       if (ptr_pipe->in_use != 0U)
 2575              	 .loc 3 938 19
 2576 0040 FB68     	 ldr r3,[r7,#12]
 2577 0042 DB7E     	 ldrb r3,[r3,#27]
 2578              	 .loc 3 938 10
 2579 0044 002B     	 cmp r3,#0
 2580 0046 03D0     	 beq .L169
 939:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 940:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_ERROR_BUSY;
 2581              	 .loc 3 940 16
 2582 0048 6FF00103 	 mvn r3,#1
 2583 004c 7B61     	 str r3,[r7,#20]
 2584 004e 10E0     	 b .L167
 2585              	.L169:
 941:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 942:../Libraries/XMCLib/src/xmc_usbh.c ****       else
 943:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 944:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCCHAR            = 0U;
 2586              	 .loc 3 944 35
 2587 0050 3B69     	 ldr r3,[r7,#16]
 2588 0052 0022     	 movs r2,#0
 2589 0054 1A60     	 str r2,[r3]
 945:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCINT             = 0U;
 2590              	 .loc 3 945 35
 2591 0056 3B69     	 ldr r3,[r7,#16]
 2592 0058 0022     	 movs r2,#0
 2593 005a 9A60     	 str r2,[r3,#8]
 946:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCINTMSK          = 0U;
 2594              	 .loc 3 946 35
 2595 005c 3B69     	 ldr r3,[r7,#16]
 2596 005e 0022     	 movs r2,#0
 2597 0060 DA60     	 str r2,[r3,#12]
 947:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCTSIZ_BUFFERMODE = 0U;
 2598              	 .loc 3 947 35
 2599 0062 3B69     	 ldr r3,[r7,#16]
 2600 0064 0022     	 movs r2,#0
 2601 0066 1A61     	 str r2,[r3,#16]
 948:../Libraries/XMCLib/src/xmc_usbh.c **** 
 949:../Libraries/XMCLib/src/xmc_usbh.c ****         memset((void *)ptr_pipe, 0, sizeof(XMC_USBH0_pipe_t));
 2602              	 .loc 3 949 9
 2603 0068 2022     	 movs r2,#32
 2604 006a 0021     	 movs r1,#0
 2605 006c F868     	 ldr r0,[r7,#12]
 2606 006e FFF7FEFF 	 bl memset
 2607              	.L167:
 950:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 951:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 952:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 953:../Libraries/XMCLib/src/xmc_usbh.c **** 
 954:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2608              	 .loc 3 954 10
 2609 0072 7B69     	 ldr r3,[r7,#20]
 955:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2610              	 .loc 3 955 1
 2611 0074 1846     	 mov r0,r3
 2612 0076 1837     	 adds r7,r7,#24
 2613              	.LCFI103:
 2614              	 .cfi_def_cfa_offset 8
 2615 0078 BD46     	 mov sp,r7
 2616              	.LCFI104:
 2617              	 .cfi_def_cfa_register 13
 2618              	 
 2619 007a 80BD     	 pop {r7,pc}
 2620              	.L172:
 2621              	 .align 2
 2622              	.L171:
 2623 007c 00000000 	 .word XMC_USBH0_device
 2624 0080 00000000 	 .word pipe
 2625              	 .cfi_endproc
 2626              	.LFE196:
 2628              	 .section .text.XMC_USBH_PipeReset,"ax",%progbits
 2629              	 .align 1
 2630              	 .syntax unified
 2631              	 .thumb
 2632              	 .thumb_func
 2633              	 .fpu fpv4-sp-d16
 2635              	XMC_USBH_PipeReset:
 2636              	.LFB197:
 956:../Libraries/XMCLib/src/xmc_usbh.c **** 
 957:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 958:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
 959:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Execution_status
 960:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 961:../Libraries/XMCLib/src/xmc_usbh.c ****  * Reset pipe by clearing the interrupt mask and resetting the transfer control register.\n
 962:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 963:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 964:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeModify(), XMC_USBH_PipeDelete(), XMC_USBH_PipeTransfer() \n
 965:../Libraries/XMCLib/src/xmc_usbh.c **** */
 966:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PipeReset (XMC_USBH_PIPE_HANDLE pipe_hndl)
 967:../Libraries/XMCLib/src/xmc_usbh.c **** {
 2637              	 .loc 3 967 1
 2638              	 .cfi_startproc
 2639              	 
 2640              	 
 2641              	 
 2642 0000 80B4     	 push {r7}
 2643              	.LCFI105:
 2644              	 .cfi_def_cfa_offset 4
 2645              	 .cfi_offset 7,-4
 2646 0002 87B0     	 sub sp,sp,#28
 2647              	.LCFI106:
 2648              	 .cfi_def_cfa_offset 32
 2649 0004 00AF     	 add r7,sp,#0
 2650              	.LCFI107:
 2651              	 .cfi_def_cfa_register 7
 2652 0006 7860     	 str r0,[r7,#4]
 968:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t    *ptr_pipe;
 969:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
 970:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 2653              	 .loc 3 970 11
 2654 0008 0023     	 movs r3,#0
 2655 000a 7B61     	 str r3,[r7,#20]
 971:../Libraries/XMCLib/src/xmc_usbh.c **** 
 972:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2656              	 .loc 3 972 23
 2657 000c 184B     	 ldr r3,.L179
 2658 000e 5B7C     	 ldrb r3,[r3,#17]
 2659              	 .loc 3 972 6
 2660 0010 002B     	 cmp r3,#0
 2661 0012 03D1     	 bne .L174
 973:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 974:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 2662              	 .loc 3 974 12
 2663 0014 4FF0FF33 	 mov r3,#-1
 2664 0018 7B61     	 str r3,[r7,#20]
 2665 001a 22E0     	 b .L175
 2666              	.L174:
 975:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 976:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 977:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 978:../Libraries/XMCLib/src/xmc_usbh.c ****     if (pipe_hndl  == 0U)
 2667              	 .loc 3 978 8
 2668 001c 7B68     	 ldr r3,[r7,#4]
 2669 001e 002B     	 cmp r3,#0
 2670 0020 03D1     	 bne .L176
 979:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 980:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2671              	 .loc 3 980 14
 2672 0022 6FF00403 	 mvn r3,#4
 2673 0026 7B61     	 str r3,[r7,#20]
 2674 0028 1BE0     	 b .L175
 2675              	.L176:
 981:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 982:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 983:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 984:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch   = (USB0_CH_TypeDef *)(pipe_hndl);
 2676              	 .loc 3 984 16
 2677 002a 7B68     	 ldr r3,[r7,#4]
 2678 002c 3B61     	 str r3,[r7,#16]
 985:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t *)(&pipe[(ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_cha
 2679              	 .loc 3 985 91
 2680 002e 104B     	 ldr r3,.L179
 2681 0030 5B68     	 ldr r3,[r3,#4]
 2682              	 .loc 3 985 53
 2683 0032 3A69     	 ldr r2,[r7,#16]
 2684 0034 D31A     	 subs r3,r2,r3
 2685 0036 5B11     	 asrs r3,r3,#5
 2686              	 .loc 3 985 16
 2687 0038 5B01     	 lsls r3,r3,#5
 2688 003a 0E4A     	 ldr r2,.L179+4
 2689 003c 1344     	 add r3,r3,r2
 2690 003e FB60     	 str r3,[r7,#12]
 986:../Libraries/XMCLib/src/xmc_usbh.c ****       if (ptr_pipe->in_use != 0U)
 2691              	 .loc 3 986 19
 2692 0040 FB68     	 ldr r3,[r7,#12]
 2693 0042 DB7E     	 ldrb r3,[r3,#27]
 2694              	 .loc 3 986 10
 2695 0044 002B     	 cmp r3,#0
 2696 0046 03D0     	 beq .L177
 987:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 988:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_ERROR_BUSY;
 2697              	 .loc 3 988 16
 2698 0048 6FF00103 	 mvn r3,#1
 2699 004c 7B61     	 str r3,[r7,#20]
 2700 004e 08E0     	 b .L175
 2701              	.L177:
 989:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 990:../Libraries/XMCLib/src/xmc_usbh.c ****       else
 991:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 992:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCINT    = 0U;
 2702              	 .loc 3 992 26
 2703 0050 3B69     	 ldr r3,[r7,#16]
 2704 0052 0022     	 movs r2,#0
 2705 0054 9A60     	 str r2,[r3,#8]
 993:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCINTMSK = 0U;
 2706              	 .loc 3 993 26
 2707 0056 3B69     	 ldr r3,[r7,#16]
 2708 0058 0022     	 movs r2,#0
 2709 005a DA60     	 str r2,[r3,#12]
 994:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCTSIZ_BUFFERMODE   = 0U;
 2710              	 .loc 3 994 37
 2711 005c 3B69     	 ldr r3,[r7,#16]
 2712 005e 0022     	 movs r2,#0
 2713 0060 1A61     	 str r2,[r3,#16]
 2714              	.L175:
 995:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 996:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 997:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 998:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2715              	 .loc 3 998 10
 2716 0062 7B69     	 ldr r3,[r7,#20]
 999:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2717              	 .loc 3 999 1
 2718 0064 1846     	 mov r0,r3
 2719 0066 1C37     	 adds r7,r7,#28
 2720              	.LCFI108:
 2721              	 .cfi_def_cfa_offset 4
 2722 0068 BD46     	 mov sp,r7
 2723              	.LCFI109:
 2724              	 .cfi_def_cfa_register 13
 2725              	 
 2726 006a 5DF8047B 	 ldr r7,[sp],#4
 2727              	.LCFI110:
 2728              	 .cfi_restore 7
 2729              	 .cfi_def_cfa_offset 0
 2730 006e 7047     	 bx lr
 2731              	.L180:
 2732              	 .align 2
 2733              	.L179:
 2734 0070 00000000 	 .word XMC_USBH0_device
 2735 0074 00000000 	 .word pipe
 2736              	 .cfi_endproc
 2737              	.LFE197:
 2739              	 .section .text.XMC_USBH_PipeTransfer,"ax",%progbits
 2740              	 .align 1
 2741              	 .syntax unified
 2742              	 .thumb
 2743              	 .thumb_func
 2744              	 .fpu fpv4-sp-d16
 2746              	XMC_USBH_PipeTransfer:
 2747              	.LFB198:
1000:../Libraries/XMCLib/src/xmc_usbh.c **** 
1001:../Libraries/XMCLib/src/xmc_usbh.c **** /**
1002:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
1003:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param packet Packet information with bit masks to represent packet data toggle information and 
1004:../Libraries/XMCLib/src/xmc_usbh.c ****  *               \ref XMC_USBH_PACKET_DATA0 / \ref XMC_USBH_PACKET_DATA1, \ref XMC_USBH_PACKET_SETU
1005:../Libraries/XMCLib/src/xmc_usbh.c ****  *               \ref XMC_USBH_PACKET_OUT / \ref XMC_USBH_PACKET_IN
1006:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param data Pointer to buffer with data to send or for received data to be stored.
1007:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param num Number of data bytes to transfer
1008:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Execution_status
1009:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1010:../Libraries/XMCLib/src/xmc_usbh.c ****  *  \par<b>Description:</b><BR>
1011:../Libraries/XMCLib/src/xmc_usbh.c ****  *  Transfer packets through USB Pipe. Handles transfer of multiple packets using the pipe transfer
1012:../Libraries/XMCLib/src/xmc_usbh.c ****  *  The pipe event callback function will be called when the transfer is completed.\n
1013:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1014:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
1015:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeModify(), XMC_USBH_PipeDelete(), XMC_USBH_PipeReset() \n
1016:../Libraries/XMCLib/src/xmc_usbh.c **** */
1017:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PipeTransfer (XMC_USBH_PIPE_HANDLE pipe_hndl, uint32_t packet, uint8_t *dat
1018:../Libraries/XMCLib/src/xmc_usbh.c **** {
 2748              	 .loc 3 1018 1
 2749              	 .cfi_startproc
 2750              	 
 2751              	 
 2752 0000 80B5     	 push {r7,lr}
 2753              	.LCFI111:
 2754              	 .cfi_def_cfa_offset 8
 2755              	 .cfi_offset 7,-8
 2756              	 .cfi_offset 14,-4
 2757 0002 86B0     	 sub sp,sp,#24
 2758              	.LCFI112:
 2759              	 .cfi_def_cfa_offset 32
 2760 0004 00AF     	 add r7,sp,#0
 2761              	.LCFI113:
 2762              	 .cfi_def_cfa_register 7
 2763 0006 F860     	 str r0,[r7,#12]
 2764 0008 B960     	 str r1,[r7,#8]
 2765 000a 7A60     	 str r2,[r7,#4]
 2766 000c 3B60     	 str r3,[r7]
1019:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t *ptr_pipe;
1020:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 2767              	 .loc 3 1020 11
 2768 000e 0023     	 movs r3,#0
 2769 0010 7B61     	 str r3,[r7,#20]
1021:../Libraries/XMCLib/src/xmc_usbh.c **** 
1022:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2770              	 .loc 3 1022 23
 2771 0012 3F4B     	 ldr r3,.L190
 2772 0014 5B7C     	 ldrb r3,[r3,#17]
 2773              	 .loc 3 1022 6
 2774 0016 002B     	 cmp r3,#0
 2775 0018 03D1     	 bne .L182
1023:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1024:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 2776              	 .loc 3 1024 12
 2777 001a 4FF0FF33 	 mov r3,#-1
 2778 001e 7B61     	 str r3,[r7,#20]
 2779 0020 71E0     	 b .L183
 2780              	.L182:
1025:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1026:../Libraries/XMCLib/src/xmc_usbh.c ****   else
1027:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1028:../Libraries/XMCLib/src/xmc_usbh.c **** 
1029:../Libraries/XMCLib/src/xmc_usbh.c ****     if (!(((((packet & XMC_USBH_PACKET_TOKEN_Msk) == XMC_USBH_PACKET_OUT) ||
 2781              	 .loc 3 1029 22
 2782 0022 BB68     	 ldr r3,[r7,#8]
 2783 0024 03F00F03 	 and r3,r3,#15
 2784              	 .loc 3 1029 8
 2785 0028 022B     	 cmp r3,#2
 2786 002a 0DD0     	 beq .L184
1030:../Libraries/XMCLib/src/xmc_usbh.c ****             ((packet & XMC_USBH_PACKET_TOKEN_Msk) == XMC_USBH_PACKET_IN))) ||
 2787              	 .loc 3 1030 22 discriminator 1
 2788 002c BB68     	 ldr r3,[r7,#8]
 2789 002e 03F00F03 	 and r3,r3,#15
1029:../Libraries/XMCLib/src/xmc_usbh.c ****             ((packet & XMC_USBH_PACKET_TOKEN_Msk) == XMC_USBH_PACKET_IN))) ||
 2790              	 .loc 3 1029 75 discriminator 1
 2791 0032 032B     	 cmp r3,#3
 2792 0034 08D0     	 beq .L184
1031:../Libraries/XMCLib/src/xmc_usbh.c ****           ((packet & XMC_USBH_PACKET_TOKEN_Msk) == XMC_USBH_PACKET_SETUP )))
 2793              	 .loc 3 1031 20 discriminator 2
 2794 0036 BB68     	 ldr r3,[r7,#8]
 2795 0038 03F00F03 	 and r3,r3,#15
1029:../Libraries/XMCLib/src/xmc_usbh.c ****             ((packet & XMC_USBH_PACKET_TOKEN_Msk) == XMC_USBH_PACKET_IN))) ||
 2796              	 .loc 3 1029 9 discriminator 2
 2797 003c 012B     	 cmp r3,#1
 2798 003e 03D0     	 beq .L184
1032:../Libraries/XMCLib/src/xmc_usbh.c ****     {
1033:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2799              	 .loc 3 1033 14
 2800 0040 6FF00403 	 mvn r3,#4
 2801 0044 7B61     	 str r3,[r7,#20]
 2802 0046 5EE0     	 b .L183
 2803              	.L184:
1034:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1035:../Libraries/XMCLib/src/xmc_usbh.c ****     else
1036:../Libraries/XMCLib/src/xmc_usbh.c ****     {
1037:../Libraries/XMCLib/src/xmc_usbh.c ****       if (pipe_hndl  == 0U)
 2804              	 .loc 3 1037 10
 2805 0048 FB68     	 ldr r3,[r7,#12]
 2806 004a 002B     	 cmp r3,#0
 2807 004c 03D1     	 bne .L185
1038:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1039:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2808              	 .loc 3 1039 16
 2809 004e 6FF00403 	 mvn r3,#4
 2810 0052 7B61     	 str r3,[r7,#20]
 2811 0054 57E0     	 b .L183
 2812              	.L185:
1040:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1041:../Libraries/XMCLib/src/xmc_usbh.c ****       else
1042:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1043:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((XMC_USBH0_device.global_register->HPRT & USB_HPRT_PrtConnSts_Msk) == 0U)
 2813              	 .loc 3 1043 30
 2814 0056 2E4B     	 ldr r3,.L190
 2815 0058 1B68     	 ldr r3,[r3]
 2816              	 .loc 3 1043 46
 2817 005a D3F84034 	 ldr r3,[r3,#1088]
 2818              	 .loc 3 1043 53
 2819 005e 03F00103 	 and r3,r3,#1
 2820              	 .loc 3 1043 12
 2821 0062 002B     	 cmp r3,#0
 2822 0064 03D1     	 bne .L186
1044:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1045:../Libraries/XMCLib/src/xmc_usbh.c ****           status = XMC_USBH_DRIVER_ERROR;
 2823              	 .loc 3 1045 18
 2824 0066 4FF0FF33 	 mov r3,#-1
 2825 006a 7B61     	 str r3,[r7,#20]
 2826 006c 4BE0     	 b .L183
 2827              	.L186:
1046:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1047:../Libraries/XMCLib/src/xmc_usbh.c ****         else
1048:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1049:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe = (XMC_USBH0_pipe_t *)(&pipe[((USB0_CH_TypeDef *)pipe_hndl - (USB0_CH_TypeDef *)
 2828              	 .loc 3 1049 50
 2829 006e FA68     	 ldr r2,[r7,#12]
 2830              	 .loc 3 1049 117
 2831 0070 274B     	 ldr r3,.L190
 2832 0072 5B68     	 ldr r3,[r3,#4]
 2833              	 .loc 3 1049 79
 2834 0074 D31A     	 subs r3,r2,r3
 2835 0076 5B11     	 asrs r3,r3,#5
 2836              	 .loc 3 1049 20
 2837 0078 5B01     	 lsls r3,r3,#5
 2838 007a 264A     	 ldr r2,.L190+4
 2839 007c 1344     	 add r3,r3,r2
 2840 007e 3B61     	 str r3,[r7,#16]
1050:../Libraries/XMCLib/src/xmc_usbh.c ****           if (ptr_pipe->in_use != 0U)
 2841              	 .loc 3 1050 23
 2842 0080 3B69     	 ldr r3,[r7,#16]
 2843 0082 DB7E     	 ldrb r3,[r3,#27]
 2844              	 .loc 3 1050 14
 2845 0084 002B     	 cmp r3,#0
 2846 0086 03D0     	 beq .L187
1051:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1052:../Libraries/XMCLib/src/xmc_usbh.c ****             status = XMC_USBH_DRIVER_ERROR_BUSY;
 2847              	 .loc 3 1052 20
 2848 0088 6FF00103 	 mvn r3,#1
 2849 008c 7B61     	 str r3,[r7,#20]
 2850 008e 3AE0     	 b .L183
 2851              	.L187:
1053:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1054:../Libraries/XMCLib/src/xmc_usbh.c ****           else
1055:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1056:../Libraries/XMCLib/src/xmc_usbh.c ****             /* Prepare transfer information */
1057:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->packet                = packet;
 2852              	 .loc 3 1057 45
 2853 0090 3B69     	 ldr r3,[r7,#16]
 2854 0092 BA68     	 ldr r2,[r7,#8]
 2855 0094 1A60     	 str r2,[r3]
1058:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->data                  = data;
 2856              	 .loc 3 1058 45
 2857 0096 3B69     	 ldr r3,[r7,#16]
 2858 0098 7A68     	 ldr r2,[r7,#4]
 2859 009a 5A60     	 str r2,[r3,#4]
1059:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num                   = num;
 2860              	 .loc 3 1059 45
 2861 009c 3B69     	 ldr r3,[r7,#16]
 2862 009e 3A68     	 ldr r2,[r7]
 2863 00a0 9A60     	 str r2,[r3,#8]
1060:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num_transferred_total = 0U;
 2864              	 .loc 3 1060 45
 2865 00a2 3B69     	 ldr r3,[r7,#16]
 2866 00a4 0022     	 movs r2,#0
 2867 00a6 DA60     	 str r2,[r3,#12]
1061:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num_transferring      = 0U;
 2868              	 .loc 3 1061 45
 2869 00a8 3B69     	 ldr r3,[r7,#16]
 2870 00aa 0022     	 movs r2,#0
 2871 00ac 1A61     	 str r2,[r3,#16]
1062:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->in_use                = 0U;
 2872              	 .loc 3 1062 45
 2873 00ae 3B69     	 ldr r3,[r7,#16]
 2874 00b0 0022     	 movs r2,#0
 2875 00b2 DA76     	 strb r2,[r3,#27]
1063:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->transfer_active       = 0U;
 2876              	 .loc 3 1063 45
 2877 00b4 3B69     	 ldr r3,[r7,#16]
 2878 00b6 0022     	 movs r2,#0
 2879 00b8 1A77     	 strb r2,[r3,#28]
1064:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->interrupt_triggered   = 0U;
 2880              	 .loc 3 1064 45
 2881 00ba 3B69     	 ldr r3,[r7,#16]
 2882 00bc 0022     	 movs r2,#0
 2883 00be 5A77     	 strb r2,[r3,#29]
1065:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->event                 = 0U;
 2884              	 .loc 3 1065 45
 2885 00c0 3B69     	 ldr r3,[r7,#16]
 2886 00c2 0022     	 movs r2,#0
 2887 00c4 9A77     	 strb r2,[r3,#30]
1066:../Libraries/XMCLib/src/xmc_usbh.c **** 
1067:../Libraries/XMCLib/src/xmc_usbh.c ****             if ((ptr_pipe->ep_type == (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT) && (ptr_pipe->interval 
 2888              	 .loc 3 1067 26
 2889 00c6 3B69     	 ldr r3,[r7,#16]
 2890 00c8 9B7E     	 ldrb r3,[r3,#26]
 2891              	 .loc 3 1067 16
 2892 00ca 032B     	 cmp r3,#3
 2893 00cc 07D1     	 bne .L188
 2894              	 .loc 3 1067 89 discriminator 1
 2895 00ce 3B69     	 ldr r3,[r7,#16]
 2896 00d0 1B8B     	 ldrh r3,[r3,#24]
 2897              	 .loc 3 1067 77 discriminator 1
 2898 00d2 002B     	 cmp r3,#0
 2899 00d4 03D0     	 beq .L188
1068:../Libraries/XMCLib/src/xmc_usbh.c ****             {
1069:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->in_use              = 1U; /* transfer will be started inside interrupt (SOF
 2900              	 .loc 3 1069 45
 2901 00d6 3B69     	 ldr r3,[r7,#16]
 2902 00d8 0122     	 movs r2,#1
 2903 00da DA76     	 strb r2,[r3,#27]
 2904 00dc 13E0     	 b .L183
 2905              	.L188:
1070:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1071:../Libraries/XMCLib/src/xmc_usbh.c ****             else
1072:../Libraries/XMCLib/src/xmc_usbh.c ****             {
1073:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->transfer_active     = 1U;
 2906              	 .loc 3 1073 45
 2907 00de 3B69     	 ldr r3,[r7,#16]
 2908 00e0 0122     	 movs r2,#1
 2909 00e2 1A77     	 strb r2,[r3,#28]
1074:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->in_use              = 1U;
 2910              	 .loc 3 1074 45
 2911 00e4 3B69     	 ldr r3,[r7,#16]
 2912 00e6 0122     	 movs r2,#1
 2913 00e8 DA76     	 strb r2,[r3,#27]
1075:../Libraries/XMCLib/src/xmc_usbh.c ****               if (XMC_lStartTransfer (ptr_pipe, (USB0_CH_TypeDef *)pipe_hndl) == false)
 2914              	 .loc 3 1075 19
 2915 00ea FB68     	 ldr r3,[r7,#12]
 2916 00ec 1946     	 mov r1,r3
 2917 00ee 3869     	 ldr r0,[r7,#16]
 2918 00f0 FFF7FEFF 	 bl XMC_lStartTransfer
 2919 00f4 0346     	 mov r3,r0
 2920              	 .loc 3 1075 79
 2921 00f6 83F00103 	 eor r3,r3,#1
 2922 00fa DBB2     	 uxtb r3,r3
 2923              	 .loc 3 1075 18
 2924 00fc 002B     	 cmp r3,#0
 2925 00fe 02D0     	 beq .L183
1076:../Libraries/XMCLib/src/xmc_usbh.c ****               {
1077:../Libraries/XMCLib/src/xmc_usbh.c ****                 status = XMC_USBH_DRIVER_ERROR;
 2926              	 .loc 3 1077 24
 2927 0100 4FF0FF33 	 mov r3,#-1
 2928 0104 7B61     	 str r3,[r7,#20]
 2929              	.L183:
1078:../Libraries/XMCLib/src/xmc_usbh.c ****               }
1079:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1080:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1081:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1082:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1083:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1084:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1085:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2930              	 .loc 3 1085 10
 2931 0106 7B69     	 ldr r3,[r7,#20]
1086:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2932              	 .loc 3 1086 1
 2933 0108 1846     	 mov r0,r3
 2934 010a 1837     	 adds r7,r7,#24
 2935              	.LCFI114:
 2936              	 .cfi_def_cfa_offset 8
 2937 010c BD46     	 mov sp,r7
 2938              	.LCFI115:
 2939              	 .cfi_def_cfa_register 13
 2940              	 
 2941 010e 80BD     	 pop {r7,pc}
 2942              	.L191:
 2943              	 .align 2
 2944              	.L190:
 2945 0110 00000000 	 .word XMC_USBH0_device
 2946 0114 00000000 	 .word pipe
 2947              	 .cfi_endproc
 2948              	.LFE198:
 2950              	 .section .text.XMC_USBH_PipeTransferGetResult,"ax",%progbits
 2951              	 .align 1
 2952              	 .syntax unified
 2953              	 .thumb
 2954              	 .thumb_func
 2955              	 .fpu fpv4-sp-d16
 2957              	XMC_USBH_PipeTransferGetResult:
 2958              	.LFB199:
1087:../Libraries/XMCLib/src/xmc_usbh.c **** 
1088:../Libraries/XMCLib/src/xmc_usbh.c **** /**
1089:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
1090:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return uint32_t Number of successfully transferred data bytes
1091:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1092:../Libraries/XMCLib/src/xmc_usbh.c ****  *  \par<b>Description:</b><BR>
1093:../Libraries/XMCLib/src/xmc_usbh.c ****  *  Get result of USB Pipe transfer.
1094:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1095:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
1096:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeModify(), XMC_USBH_PipeDelete(), XMC_USBH_PipeTransfer() \n
1097:../Libraries/XMCLib/src/xmc_usbh.c **** */
1098:../Libraries/XMCLib/src/xmc_usbh.c **** static uint32_t XMC_USBH_PipeTransferGetResult (XMC_USBH_PIPE_HANDLE pipe_hndl)
1099:../Libraries/XMCLib/src/xmc_usbh.c **** {
 2959              	 .loc 3 1099 1
 2960              	 .cfi_startproc
 2961              	 
 2962              	 
 2963              	 
 2964 0000 80B4     	 push {r7}
 2965              	.LCFI116:
 2966              	 .cfi_def_cfa_offset 4
 2967              	 .cfi_offset 7,-4
 2968 0002 85B0     	 sub sp,sp,#20
 2969              	.LCFI117:
 2970              	 .cfi_def_cfa_offset 24
 2971 0004 00AF     	 add r7,sp,#0
 2972              	.LCFI118:
 2973              	 .cfi_def_cfa_register 7
 2974 0006 7860     	 str r0,[r7,#4]
1100:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t status;
1101:../Libraries/XMCLib/src/xmc_usbh.c ****   if (pipe_hndl == 0U)
 2975              	 .loc 3 1101 6
 2976 0008 7B68     	 ldr r3,[r7,#4]
 2977 000a 002B     	 cmp r3,#0
 2978 000c 02D1     	 bne .L193
1102:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1103:../Libraries/XMCLib/src/xmc_usbh.c ****     status = 0U;
 2979              	 .loc 3 1103 12
 2980 000e 0023     	 movs r3,#0
 2981 0010 FB60     	 str r3,[r7,#12]
 2982 0012 0AE0     	 b .L194
 2983              	.L193:
1104:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1105:../Libraries/XMCLib/src/xmc_usbh.c ****   else
1106:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1107:../Libraries/XMCLib/src/xmc_usbh.c ****     status = (pipe[((USB0_CH_TypeDef *)pipe_hndl - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_channe
 2984              	 .loc 3 1107 21
 2985 0014 7A68     	 ldr r2,[r7,#4]
 2986              	 .loc 3 1107 88
 2987 0016 084B     	 ldr r3,.L196
 2988 0018 5B68     	 ldr r3,[r3,#4]
 2989              	 .loc 3 1107 50
 2990 001a D31A     	 subs r3,r2,r3
 2991 001c 5B11     	 asrs r3,r3,#5
 2992              	 .loc 3 1107 12
 2993 001e 074A     	 ldr r2,.L196+4
 2994 0020 5B01     	 lsls r3,r3,#5
 2995 0022 1344     	 add r3,r3,r2
 2996 0024 0C33     	 adds r3,r3,#12
 2997 0026 1B68     	 ldr r3,[r3]
 2998 0028 FB60     	 str r3,[r7,#12]
 2999              	.L194:
1108:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1109:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 3000              	 .loc 3 1109 10
 3001 002a FB68     	 ldr r3,[r7,#12]
1110:../Libraries/XMCLib/src/xmc_usbh.c **** }
 3002              	 .loc 3 1110 1
 3003 002c 1846     	 mov r0,r3
 3004 002e 1437     	 adds r7,r7,#20
 3005              	.LCFI119:
 3006              	 .cfi_def_cfa_offset 4
 3007 0030 BD46     	 mov sp,r7
 3008              	.LCFI120:
 3009              	 .cfi_def_cfa_register 13
 3010              	 
 3011 0032 5DF8047B 	 ldr r7,[sp],#4
 3012              	.LCFI121:
 3013              	 .cfi_restore 7
 3014              	 .cfi_def_cfa_offset 0
 3015 0036 7047     	 bx lr
 3016              	.L197:
 3017              	 .align 2
 3018              	.L196:
 3019 0038 00000000 	 .word XMC_USBH0_device
 3020 003c 00000000 	 .word pipe
 3021              	 .cfi_endproc
 3022              	.LFE199:
 3024              	 .section .text.XMC_USBH_PipeTransferAbort,"ax",%progbits
 3025              	 .align 1
 3026              	 .syntax unified
 3027              	 .thumb
 3028              	 .thumb_func
 3029              	 .fpu fpv4-sp-d16
 3031              	XMC_USBH_PipeTransferAbort:
 3032              	.LFB200:
1111:../Libraries/XMCLib/src/xmc_usbh.c **** 
1112:../Libraries/XMCLib/src/xmc_usbh.c **** /**
1113:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
1114:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Execution_status
1115:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1116:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><BR>
1117:../Libraries/XMCLib/src/xmc_usbh.c ****  * Abort current USB Pipe transfer.\n
1118:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1119:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
1120:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeModify(), XMC_USBH_PipeDelete(), XMC_USBH_PipeTransfer() \n
1121:../Libraries/XMCLib/src/xmc_usbh.c **** */
1122:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PipeTransferAbort (XMC_USBH_PIPE_HANDLE pipe_hndl)
1123:../Libraries/XMCLib/src/xmc_usbh.c **** {
 3033              	 .loc 3 1123 1
 3034              	 .cfi_startproc
 3035              	 
 3036              	 
 3037 0000 80B5     	 push {r7,lr}
 3038              	.LCFI122:
 3039              	 .cfi_def_cfa_offset 8
 3040              	 .cfi_offset 7,-8
 3041              	 .cfi_offset 14,-4
 3042 0002 86B0     	 sub sp,sp,#24
 3043              	.LCFI123:
 3044              	 .cfi_def_cfa_offset 32
 3045 0004 00AF     	 add r7,sp,#0
 3046              	.LCFI124:
 3047              	 .cfi_def_cfa_register 7
 3048 0006 7860     	 str r0,[r7,#4]
1124:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t *ptr_pipe;
1125:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
1126:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t timeout;
1127:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_ERROR;
 3049              	 .loc 3 1127 11
 3050 0008 4FF0FF33 	 mov r3,#-1
 3051 000c 3B61     	 str r3,[r7,#16]
1128:../Libraries/XMCLib/src/xmc_usbh.c **** 
1129:../Libraries/XMCLib/src/xmc_usbh.c ****   ptr_ch = (USB0_CH_TypeDef *) pipe_hndl;
 3052              	 .loc 3 1129 10
 3053 000e 7B68     	 ldr r3,[r7,#4]
 3054 0010 FB60     	 str r3,[r7,#12]
1130:../Libraries/XMCLib/src/xmc_usbh.c **** 
1131:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 3055              	 .loc 3 1131 23
 3056 0012 2F4B     	 ldr r3,.L206
 3057 0014 5B7C     	 ldrb r3,[r3,#17]
 3058              	 .loc 3 1131 6
 3059 0016 002B     	 cmp r3,#0
 3060 0018 54D0     	 beq .L199
1132:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1133:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Error in power state*/
1134:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1135:../Libraries/XMCLib/src/xmc_usbh.c ****   else
1136:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1137:../Libraries/XMCLib/src/xmc_usbh.c ****     if (pipe_hndl  == 0U)
 3061              	 .loc 3 1137 8
 3062 001a 7B68     	 ldr r3,[r7,#4]
 3063 001c 002B     	 cmp r3,#0
 3064 001e 03D1     	 bne .L200
1138:../Libraries/XMCLib/src/xmc_usbh.c ****     {
1139:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 3065              	 .loc 3 1139 14
 3066 0020 6FF00403 	 mvn r3,#4
 3067 0024 3B61     	 str r3,[r7,#16]
 3068 0026 4DE0     	 b .L199
 3069              	.L200:
1140:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1141:../Libraries/XMCLib/src/xmc_usbh.c ****     else
1142:../Libraries/XMCLib/src/xmc_usbh.c ****     {
1143:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t *)(&pipe[(ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_cha
 3070              	 .loc 3 1143 91
 3071 0028 294B     	 ldr r3,.L206
 3072 002a 5B68     	 ldr r3,[r3,#4]
 3073              	 .loc 3 1143 53
 3074 002c FA68     	 ldr r2,[r7,#12]
 3075 002e D31A     	 subs r3,r2,r3
 3076 0030 5B11     	 asrs r3,r3,#5
 3077              	 .loc 3 1143 16
 3078 0032 5B01     	 lsls r3,r3,#5
 3079 0034 274A     	 ldr r2,.L206+4
 3080 0036 1344     	 add r3,r3,r2
 3081 0038 BB60     	 str r3,[r7,#8]
1144:../Libraries/XMCLib/src/xmc_usbh.c **** 
1145:../Libraries/XMCLib/src/xmc_usbh.c ****       if (ptr_pipe->in_use != 0U)
 3082              	 .loc 3 1145 19
 3083 003a BB68     	 ldr r3,[r7,#8]
 3084 003c DB7E     	 ldrb r3,[r3,#27]
 3085              	 .loc 3 1145 10
 3086 003e 002B     	 cmp r3,#0
 3087 0040 40D0     	 beq .L199
1146:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1147:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe->in_use = 0U;
 3088              	 .loc 3 1147 26
 3089 0042 BB68     	 ldr r3,[r7,#8]
 3090 0044 0022     	 movs r2,#0
 3091 0046 DA76     	 strb r2,[r3,#27]
1148:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Disable channel if not yet halted */
1149:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((ptr_ch->HCINT & USB_CH_HCINT_ChHltd_Msk) == 0U)
 3092              	 .loc 3 1149 20
 3093 0048 FB68     	 ldr r3,[r7,#12]
 3094 004a 9B68     	 ldr r3,[r3,#8]
 3095              	 .loc 3 1149 28
 3096 004c 03F00203 	 and r3,r3,#2
 3097              	 .loc 3 1149 12
 3098 0050 002B     	 cmp r3,#0
 3099 0052 37D1     	 bne .L199
1150:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1151:../Libraries/XMCLib/src/xmc_usbh.c ****           if (ptr_ch->HCCHAR & USB_CH_HCCHAR_ChEna_Msk)
 3100              	 .loc 3 1151 21
 3101 0054 FB68     	 ldr r3,[r7,#12]
 3102 0056 1B68     	 ldr r3,[r3]
 3103              	 .loc 3 1151 14
 3104 0058 002B     	 cmp r3,#0
 3105 005a 33DA     	 bge .L199
1152:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1153:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_ch->HCINTMSK = 0U;
 3106              	 .loc 3 1153 30
 3107 005c FB68     	 ldr r3,[r7,#12]
 3108 005e 0022     	 movs r2,#0
 3109 0060 DA60     	 str r2,[r3,#12]
1154:../Libraries/XMCLib/src/xmc_usbh.c ****             (void)XMC_USBH_osDelay(1U);
 3110              	 .loc 3 1154 19
 3111 0062 0120     	 movs r0,#1
 3112 0064 FFF7FEFF 	 bl XMC_USBH_osDelay
1155:../Libraries/XMCLib/src/xmc_usbh.c ****             if (ptr_ch->HCINT & USB_CH_HCINT_NAK_Msk)
 3113              	 .loc 3 1155 23
 3114 0068 FB68     	 ldr r3,[r7,#12]
 3115 006a 9B68     	 ldr r3,[r3,#8]
 3116              	 .loc 3 1155 31
 3117 006c 03F01003 	 and r3,r3,#16
 3118              	 .loc 3 1155 16
 3119 0070 002B     	 cmp r3,#0
 3120 0072 06D0     	 beq .L201
1156:../Libraries/XMCLib/src/xmc_usbh.c ****             {
1157:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_ch->HCINT  =  USB_CH_HCINTx_ALL;    /* Clear all interrupts */
 3121              	 .loc 3 1157 30
 3122 0074 FB68     	 ldr r3,[r7,#12]
 3123 0076 40F2BB72 	 movw r2,#1979
 3124 007a 9A60     	 str r2,[r3,#8]
1158:../Libraries/XMCLib/src/xmc_usbh.c ****               status = XMC_USBH_DRIVER_OK;
 3125              	 .loc 3 1158 22
 3126 007c 0023     	 movs r3,#0
 3127 007e 3B61     	 str r3,[r7,#16]
 3128 0080 20E0     	 b .L199
 3129              	.L201:
1159:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1160:../Libraries/XMCLib/src/xmc_usbh.c ****             else
1161:../Libraries/XMCLib/src/xmc_usbh.c ****             {
1162:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_ch->HCINT  =  USB_CH_HCINTx_ALL;      /* Clear all interrupts */
 3130              	 .loc 3 1162 30
 3131 0082 FB68     	 ldr r3,[r7,#12]
 3132 0084 40F2BB72 	 movw r2,#1979
 3133 0088 9A60     	 str r2,[r3,#8]
1163:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_ch->HCCHAR =  (uint32_t)(ptr_ch->HCCHAR | USB_CH_HCCHAR_ChEna_Msk | USB_CH_HCCHAR
 3134              	 .loc 3 1163 50
 3135 008a FB68     	 ldr r3,[r7,#12]
 3136 008c 1B68     	 ldr r3,[r3]
 3137              	 .loc 3 1163 33
 3138 008e 43F04042 	 orr r2,r3,#-1073741824
 3139              	 .loc 3 1163 30
 3140 0092 FB68     	 ldr r3,[r7,#12]
 3141 0094 1A60     	 str r2,[r3]
1164:../Libraries/XMCLib/src/xmc_usbh.c **** 
1165:../Libraries/XMCLib/src/xmc_usbh.c ****               /* wait until channel is halted */
1166:../Libraries/XMCLib/src/xmc_usbh.c ****               for (timeout = 0U; timeout < 5000U; timeout++)
 3142              	 .loc 3 1166 28
 3143 0096 0023     	 movs r3,#0
 3144 0098 7B61     	 str r3,[r7,#20]
 3145              	 .loc 3 1166 15
 3146 009a 0EE0     	 b .L202
 3147              	.L204:
1167:../Libraries/XMCLib/src/xmc_usbh.c ****               {
1168:../Libraries/XMCLib/src/xmc_usbh.c ****                 if (ptr_ch->HCINT & USB_CH_HCINT_ChHltd_Msk)
 3148              	 .loc 3 1168 27
 3149 009c FB68     	 ldr r3,[r7,#12]
 3150 009e 9B68     	 ldr r3,[r3,#8]
 3151              	 .loc 3 1168 35
 3152 00a0 03F00203 	 and r3,r3,#2
 3153              	 .loc 3 1168 20
 3154 00a4 002B     	 cmp r3,#0
 3155 00a6 05D0     	 beq .L203
1169:../Libraries/XMCLib/src/xmc_usbh.c ****                 {
1170:../Libraries/XMCLib/src/xmc_usbh.c ****                   ptr_ch->HCINT = USB_CH_HCINTx_ALL;
 3156              	 .loc 3 1170 33
 3157 00a8 FB68     	 ldr r3,[r7,#12]
 3158 00aa 40F2BB72 	 movw r2,#1979
 3159 00ae 9A60     	 str r2,[r3,#8]
1171:../Libraries/XMCLib/src/xmc_usbh.c ****                   status = XMC_USBH_DRIVER_OK;
 3160              	 .loc 3 1171 26
 3161 00b0 0023     	 movs r3,#0
 3162 00b2 3B61     	 str r3,[r7,#16]
 3163              	.L203:
1166:../Libraries/XMCLib/src/xmc_usbh.c ****               {
 3164              	 .loc 3 1166 58 discriminator 2
 3165 00b4 7B69     	 ldr r3,[r7,#20]
 3166 00b6 0133     	 adds r3,r3,#1
 3167 00b8 7B61     	 str r3,[r7,#20]
 3168              	.L202:
1166:../Libraries/XMCLib/src/xmc_usbh.c ****               {
 3169              	 .loc 3 1166 15 discriminator 1
 3170 00ba 7B69     	 ldr r3,[r7,#20]
 3171 00bc 41F28732 	 movw r2,#4999
 3172 00c0 9342     	 cmp r3,r2
 3173 00c2 EBD9     	 bls .L204
 3174              	.L199:
1172:../Libraries/XMCLib/src/xmc_usbh.c ****                 }
1173:../Libraries/XMCLib/src/xmc_usbh.c ****               }
1174:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1175:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1176:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1177:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1178:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1179:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1180:../Libraries/XMCLib/src/xmc_usbh.c **** 
1181:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 3175              	 .loc 3 1181 10
 3176 00c4 3B69     	 ldr r3,[r7,#16]
1182:../Libraries/XMCLib/src/xmc_usbh.c **** }
 3177              	 .loc 3 1182 1
 3178 00c6 1846     	 mov r0,r3
 3179 00c8 1837     	 adds r7,r7,#24
 3180              	.LCFI125:
 3181              	 .cfi_def_cfa_offset 8
 3182 00ca BD46     	 mov sp,r7
 3183              	.LCFI126:
 3184              	 .cfi_def_cfa_register 13
 3185              	 
 3186 00cc 80BD     	 pop {r7,pc}
 3187              	.L207:
 3188 00ce 00BF     	 .align 2
 3189              	.L206:
 3190 00d0 00000000 	 .word XMC_USBH0_device
 3191 00d4 00000000 	 .word pipe
 3192              	 .cfi_endproc
 3193              	.LFE200:
 3195              	 .section .text.XMC_USBH_GetFrameNumber,"ax",%progbits
 3196              	 .align 1
 3197              	 .syntax unified
 3198              	 .thumb
 3199              	 .thumb_func
 3200              	 .fpu fpv4-sp-d16
 3202              	XMC_USBH_GetFrameNumber:
 3203              	.LFB201:
1183:../Libraries/XMCLib/src/xmc_usbh.c **** 
1184:../Libraries/XMCLib/src/xmc_usbh.c **** /**
1185:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Frame number.
1186:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1187:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><BR>
1188:../Libraries/XMCLib/src/xmc_usbh.c ****  * Get current USB Frame Number.
1189:../Libraries/XMCLib/src/xmc_usbh.c **** */
1190:../Libraries/XMCLib/src/xmc_usbh.c **** static uint16_t XMC_USBH_GetFrameNumber (void)
1191:../Libraries/XMCLib/src/xmc_usbh.c **** {
 3204              	 .loc 3 1191 1
 3205              	 .cfi_startproc
 3206              	 
 3207              	 
 3208              	 
 3209 0000 80B4     	 push {r7}
 3210              	.LCFI127:
 3211              	 .cfi_def_cfa_offset 4
 3212              	 .cfi_offset 7,-4
 3213 0002 83B0     	 sub sp,sp,#12
 3214              	.LCFI128:
 3215              	 .cfi_def_cfa_offset 16
 3216 0004 00AF     	 add r7,sp,#0
 3217              	.LCFI129:
 3218              	 .cfi_def_cfa_register 7
1192:../Libraries/XMCLib/src/xmc_usbh.c ****   uint16_t status;
1193:../Libraries/XMCLib/src/xmc_usbh.c **** 
1194:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 3219              	 .loc 3 1194 23
 3220 0006 0B4B     	 ldr r3,.L212
 3221 0008 5B7C     	 ldrb r3,[r3,#17]
 3222              	 .loc 3 1194 6
 3223 000a 002B     	 cmp r3,#0
 3224 000c 02D1     	 bne .L209
1195:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1196:../Libraries/XMCLib/src/xmc_usbh.c ****     status = 0U;
 3225              	 .loc 3 1196 12
 3226 000e 0023     	 movs r3,#0
 3227 0010 FB80     	 strh r3,[r7,#6]
 3228 0012 07E0     	 b .L210
 3229              	.L209:
1197:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1198:../Libraries/XMCLib/src/xmc_usbh.c ****   else
1199:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1200:../Libraries/XMCLib/src/xmc_usbh.c ****     status = (uint16_t)((XMC_USBH0_device.global_register->HFNUM) & 0xFFFU);
 3230              	 .loc 3 1200 42
 3231 0014 074B     	 ldr r3,.L212
 3232 0016 1B68     	 ldr r3,[r3]
 3233              	 .loc 3 1200 58
 3234 0018 D3F80834 	 ldr r3,[r3,#1032]
 3235              	 .loc 3 1200 14
 3236 001c 9BB2     	 uxth r3,r3
 3237              	 .loc 3 1200 12
 3238 001e C3F30B03 	 ubfx r3,r3,#0,#12
 3239 0022 FB80     	 strh r3,[r7,#6]
 3240              	.L210:
1201:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1202:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 3241              	 .loc 3 1202 10
 3242 0024 FB88     	 ldrh r3,[r7,#6]
1203:../Libraries/XMCLib/src/xmc_usbh.c **** }
 3243              	 .loc 3 1203 1
 3244 0026 1846     	 mov r0,r3
 3245 0028 0C37     	 adds r7,r7,#12
 3246              	.LCFI130:
 3247              	 .cfi_def_cfa_offset 4
 3248 002a BD46     	 mov sp,r7
 3249              	.LCFI131:
 3250              	 .cfi_def_cfa_register 13
 3251              	 
 3252 002c 5DF8047B 	 ldr r7,[sp],#4
 3253              	.LCFI132:
 3254              	 .cfi_restore 7
 3255              	 .cfi_def_cfa_offset 0
 3256 0030 7047     	 bx lr
 3257              	.L213:
 3258 0032 00BF     	 .align 2
 3259              	.L212:
 3260 0034 00000000 	 .word XMC_USBH0_device
 3261              	 .cfi_endproc
 3262              	.LFE201:
 3264              	 .section .text.XMC_USBH_HandleIrq,"ax",%progbits
 3265              	 .align 1
 3266              	 .global XMC_USBH_HandleIrq
 3267              	 .syntax unified
 3268              	 .thumb
 3269              	 .thumb_func
 3270              	 .fpu fpv4-sp-d16
 3272              	XMC_USBH_HandleIrq:
 3273              	.LFB202:
1204:../Libraries/XMCLib/src/xmc_usbh.c **** 
1205:../Libraries/XMCLib/src/xmc_usbh.c **** /**
1206:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param gintsts USB port interrupt status flag.
1207:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1208:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><BR>
1209:../Libraries/XMCLib/src/xmc_usbh.c ****  * USB host interrupt handler. It updates port and pipe state information based on different events
1210:../Libraries/XMCLib/src/xmc_usbh.c ****  * generated by the peripheral. It propagates the port events to the callback function registered b
1211:../Libraries/XMCLib/src/xmc_usbh.c ****  * during initialization. When a pipe transfer complete event is detected, it checks if any further
1212:../Libraries/XMCLib/src/xmc_usbh.c ****  * to be transmitted on the same pipe and continues transmission until data is available. A pipe ev
1213:../Libraries/XMCLib/src/xmc_usbh.c ****  * to the user provided pipe event callback function. A transfer complete event will be propagated 
1214:../Libraries/XMCLib/src/xmc_usbh.c ****  * is transmitted for an OUT transaction.
1215:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1216:../Libraries/XMCLib/src/xmc_usbh.c **** */
1217:../Libraries/XMCLib/src/xmc_usbh.c **** void XMC_USBH_HandleIrq (uint32_t gintsts)
1218:../Libraries/XMCLib/src/xmc_usbh.c **** {
 3274              	 .loc 3 1218 1
 3275              	 .cfi_startproc
 3276              	 
 3277              	 
 3278 0000 80B5     	 push {r7,lr}
 3279              	.LCFI133:
 3280              	 .cfi_def_cfa_offset 8
 3281              	 .cfi_offset 7,-8
 3282              	 .cfi_offset 14,-4
 3283 0002 92B0     	 sub sp,sp,#72
 3284              	.LCFI134:
 3285              	 .cfi_def_cfa_offset 80
 3286 0004 00AF     	 add r7,sp,#0
 3287              	.LCFI135:
 3288              	 .cfi_def_cfa_register 7
 3289 0006 7860     	 str r0,[r7,#4]
1219:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t *ptr_pipe;
1220:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
1221:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt, haint, hcint, pktcnt, mpsiz;
1222:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t ch;
1223:../Libraries/XMCLib/src/xmc_usbh.c ****   uint8_t *ptr_data;
1224:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t *dfifo;
1225:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t grxsts, bcnt, dat, len, len_rest;
1226:../Libraries/XMCLib/src/xmc_usbh.c **** 
1227:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Host port interrupt */
1228:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_PrtInt_Msk) != 0U)
 3290              	 .loc 3 1228 16
 3291 0008 7B68     	 ldr r3,[r7,#4]
 3292 000a 03F08073 	 and r3,r3,#16777216
 3293              	 .loc 3 1228 6
 3294 000e 002B     	 cmp r3,#0
 3295 0010 38D0     	 beq .L215
1229:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1230:../Libraries/XMCLib/src/xmc_usbh.c ****     hprt = XMC_USBH0_device.global_register->HPRT;
 3296              	 .loc 3 1230 28
 3297 0012 884B     	 ldr r3,.L263
 3298 0014 1B68     	 ldr r3,[r3]
 3299              	 .loc 3 1230 10
 3300 0016 D3F84034 	 ldr r3,[r3,#1088]
 3301 001a 3B62     	 str r3,[r7,#32]
1231:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Clear port enable */
1232:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->HPRT = hprt & (uint32_t)(~USB_HPRT_PrtEna_Msk);
 3302              	 .loc 3 1232 21
 3303 001c 854B     	 ldr r3,.L263
 3304 001e 1B68     	 ldr r3,[r3]
 3305              	 .loc 3 1232 51
 3306 0020 3A6A     	 ldr r2,[r7,#32]
 3307 0022 22F00402 	 bic r2,r2,#4
 3308              	 .loc 3 1232 44
 3309 0026 C3F84024 	 str r2,[r3,#1088]
1233:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((hprt & USB_HPRT_PrtConnDet_Msk) != 0U)
 3310              	 .loc 3 1233 15
 3311 002a 3B6A     	 ldr r3,[r7,#32]
 3312 002c 03F00203 	 and r3,r3,#2
 3313              	 .loc 3 1233 8
 3314 0030 002B     	 cmp r3,#0
 3315 0032 11D0     	 beq .L216
1234:../Libraries/XMCLib/src/xmc_usbh.c ****     {
1235:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HCFG =  (0x200U | (USB_CH_HCFG_FSLSPCS(1) |
 3316              	 .loc 3 1235 23
 3317 0034 7F4B     	 ldr r3,.L263
 3318 0036 1B68     	 ldr r3,[r3]
 3319              	 .loc 3 1235 46
 3320 0038 40F20522 	 movw r2,#517
 3321 003c C3F80024 	 str r2,[r3,#1024]
1236:../Libraries/XMCLib/src/xmc_usbh.c ****           USB_CH_HCFG_FSLSSUP(1)));
1237:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Ignore connect under reset */
1238:../Libraries/XMCLib/src/xmc_usbh.c ****       if (XMC_USBH0_device.port_reset_active == false)
 3322              	 .loc 3 1238 27
 3323 0040 7C4B     	 ldr r3,.L263
 3324 0042 9B7C     	 ldrb r3,[r3,#18]
 3325              	 .loc 3 1238 46
 3326 0044 83F00103 	 eor r3,r3,#1
 3327 0048 DBB2     	 uxtb r3,r3
 3328              	 .loc 3 1238 10
 3329 004a 002B     	 cmp r3,#0
 3330 004c 04D0     	 beq .L216
1239:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1240:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_USBH0_device.SignalPortEvent_cb(0U, XMC_USBH_EVENT_CONNECT);
 3331              	 .loc 3 1240 25
 3332 004e 794B     	 ldr r3,.L263
 3333 0050 9B68     	 ldr r3,[r3,#8]
 3334              	 .loc 3 1240 9
 3335 0052 0121     	 movs r1,#1
 3336 0054 0020     	 movs r0,#0
 3337 0056 9847     	 blx r3
 3338              	.LVL0:
 3339              	.L216:
1241:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1242:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1243:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((hprt & USB_HPRT_PrtEnChng_Msk) != 0U)   /* If port enable changed */
 3340              	 .loc 3 1243 15
 3341 0058 3B6A     	 ldr r3,[r7,#32]
 3342 005a 03F00803 	 and r3,r3,#8
 3343              	 .loc 3 1243 8
 3344 005e 002B     	 cmp r3,#0
 3345 0060 10D0     	 beq .L215
1244:../Libraries/XMCLib/src/xmc_usbh.c ****     {
1245:../Libraries/XMCLib/src/xmc_usbh.c ****       if ((hprt & USB_HPRT_PrtEna_Msk) != 0U)    /* If device connected */
 3346              	 .loc 3 1245 17
 3347 0062 3B6A     	 ldr r3,[r7,#32]
 3348 0064 03F00403 	 and r3,r3,#4
 3349              	 .loc 3 1245 10
 3350 0068 002B     	 cmp r3,#0
 3351 006a 0BD0     	 beq .L215
1246:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1247:../Libraries/XMCLib/src/xmc_usbh.c ****         if (XMC_USBH0_device.port_reset_active == true)
 3352              	 .loc 3 1247 29
 3353 006c 714B     	 ldr r3,.L263
 3354 006e 9B7C     	 ldrb r3,[r3,#18]
 3355              	 .loc 3 1247 12
 3356 0070 002B     	 cmp r3,#0
 3357 0072 07D0     	 beq .L215
1248:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1249:../Libraries/XMCLib/src/xmc_usbh.c ****           XMC_USBH0_device.port_reset_active = false;
 3358              	 .loc 3 1249 46
 3359 0074 6F4B     	 ldr r3,.L263
 3360 0076 0022     	 movs r2,#0
 3361 0078 9A74     	 strb r2,[r3,#18]
1250:../Libraries/XMCLib/src/xmc_usbh.c ****           XMC_USBH0_device.SignalPortEvent_cb(0U, XMC_USBH_EVENT_RESET);
 3362              	 .loc 3 1250 27
 3363 007a 6E4B     	 ldr r3,.L263
 3364 007c 9B68     	 ldr r3,[r3,#8]
 3365              	 .loc 3 1250 11
 3366 007e 0821     	 movs r1,#8
 3367 0080 0020     	 movs r0,#0
 3368 0082 9847     	 blx r3
 3369              	.LVL1:
 3370              	.L215:
1251:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1252:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1253:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1254:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1255:../Libraries/XMCLib/src/xmc_usbh.c **** 
1256:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Disconnect interrupt */
1257:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_DisconnInt_Msk) != 0U)
 3371              	 .loc 3 1257 16
 3372 0084 7B68     	 ldr r3,[r7,#4]
 3373 0086 03F00053 	 and r3,r3,#536870912
 3374              	 .loc 3 1257 6
 3375 008a 002B     	 cmp r3,#0
 3376 008c 3ED0     	 beq .L217
1258:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1259:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->GINTSTS_HOSTMODE = USB_GINTSTS_HOSTMODE_DisconnInt_Msk; /* Cl
 3377              	 .loc 3 1259 21
 3378 008e 694B     	 ldr r3,.L263
 3379 0090 1B68     	 ldr r3,[r3]
 3380              	 .loc 3 1259 56
 3381 0092 4FF00052 	 mov r2,#536870912
 3382 0096 5A61     	 str r2,[r3,#20]
1260:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Ignore disconnect under reset */
1261:../Libraries/XMCLib/src/xmc_usbh.c ****     if ( XMC_USBH0_device.port_reset_active == false)
 3383              	 .loc 3 1261 26
 3384 0098 664B     	 ldr r3,.L263
 3385 009a 9B7C     	 ldrb r3,[r3,#18]
 3386              	 .loc 3 1261 45
 3387 009c 83F00103 	 eor r3,r3,#1
 3388 00a0 DBB2     	 uxtb r3,r3
 3389              	 .loc 3 1261 8
 3390 00a2 002B     	 cmp r3,#0
 3391 00a4 32D0     	 beq .L217
1262:../Libraries/XMCLib/src/xmc_usbh.c ****     {
1263:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch   = (USB0_CH_TypeDef *)(XMC_USBH0_device.host_channel_registers);
 3392              	 .loc 3 1263 16
 3393 00a6 634B     	 ldr r3,.L263
 3394 00a8 5B68     	 ldr r3,[r3,#4]
 3395 00aa 3B64     	 str r3,[r7,#64]
1264:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t *)(pipe);
 3396              	 .loc 3 1264 16
 3397 00ac 624B     	 ldr r3,.L263+4
 3398 00ae 7B64     	 str r3,[r7,#68]
1265:../Libraries/XMCLib/src/xmc_usbh.c ****       for (ch = 0U; ch < USBH0_MAX_PIPE_NUM; ch++)
 3399              	 .loc 3 1265 15
 3400 00b0 0023     	 movs r3,#0
 3401 00b2 7B63     	 str r3,[r7,#52]
 3402              	 .loc 3 1265 7
 3403 00b4 22E0     	 b .L218
 3404              	.L220:
1266:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1267:../Libraries/XMCLib/src/xmc_usbh.c ****         if (ptr_pipe->in_use != 0U)
 3405              	 .loc 3 1267 21
 3406 00b6 7B6C     	 ldr r3,[r7,#68]
 3407 00b8 DB7E     	 ldrb r3,[r3,#27]
 3408              	 .loc 3 1267 12
 3409 00ba 002B     	 cmp r3,#0
 3410 00bc 15D0     	 beq .L219
1268:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1269:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->in_use = 0U;
 3411              	 .loc 3 1269 28
 3412 00be 7B6C     	 ldr r3,[r7,#68]
 3413 00c0 0022     	 movs r2,#0
 3414 00c2 DA76     	 strb r2,[r3,#27]
1270:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINT    = USB_CH_HCINTx_ALL;                                            /* Clear
 3415              	 .loc 3 1270 28
 3416 00c4 3B6C     	 ldr r3,[r7,#64]
 3417 00c6 40F2BB72 	 movw r2,#1979
 3418 00ca 9A60     	 str r2,[r3,#8]
1271:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINTMSK = USB_CH_HCINT_ChHltd_Msk;                           /* Enable halt inte
 3419              	 .loc 3 1271 28
 3420 00cc 3B6C     	 ldr r3,[r7,#64]
 3421 00ce 0222     	 movs r2,#2
 3422 00d0 DA60     	 str r2,[r3,#12]
1272:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCCHAR  |= (uint32_t)(USB_CH_HCCHAR_ChEna_Msk | USB_CH_HCCHAR_ChDis_Msk); /* Acti
 3423              	 .loc 3 1272 27
 3424 00d2 3B6C     	 ldr r3,[r7,#64]
 3425 00d4 1B68     	 ldr r3,[r3]
 3426 00d6 43F04042 	 orr r2,r3,#-1073741824
 3427 00da 3B6C     	 ldr r3,[r7,#64]
 3428 00dc 1A60     	 str r2,[r3]
1273:../Libraries/XMCLib/src/xmc_usbh.c ****           XMC_USBH0_device.SignalPipeEvent_cb((XMC_USBH_EP_HANDLE)ptr_ch, XMC_USBH_EVENT_BUS_ERROR)
 3429              	 .loc 3 1273 27
 3430 00de 554B     	 ldr r3,.L263
 3431 00e0 DB68     	 ldr r3,[r3,#12]
 3432              	 .loc 3 1273 11
 3433 00e2 3A6C     	 ldr r2,[r7,#64]
 3434 00e4 4021     	 movs r1,#64
 3435 00e6 1046     	 mov r0,r2
 3436 00e8 9847     	 blx r3
 3437              	.LVL2:
 3438              	.L219:
1274:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1275:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch++;
 3439              	 .loc 3 1275 15 discriminator 2
 3440 00ea 3B6C     	 ldr r3,[r7,#64]
 3441 00ec 2033     	 adds r3,r3,#32
 3442 00ee 3B64     	 str r3,[r7,#64]
1276:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe++;
 3443              	 .loc 3 1276 17 discriminator 2
 3444 00f0 7B6C     	 ldr r3,[r7,#68]
 3445 00f2 2033     	 adds r3,r3,#32
 3446 00f4 7B64     	 str r3,[r7,#68]
1265:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 3447              	 .loc 3 1265 48 discriminator 2
 3448 00f6 7B6B     	 ldr r3,[r7,#52]
 3449 00f8 0133     	 adds r3,r3,#1
 3450 00fa 7B63     	 str r3,[r7,#52]
 3451              	.L218:
1265:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 3452              	 .loc 3 1265 7 discriminator 1
 3453 00fc 7B6B     	 ldr r3,[r7,#52]
 3454 00fe 0D2B     	 cmp r3,#13
 3455 0100 D9D9     	 bls .L220
1277:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1278:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.SignalPortEvent_cb(0U, XMC_USBH_EVENT_DISCONNECT);
 3456              	 .loc 3 1278 23
 3457 0102 4C4B     	 ldr r3,.L263
 3458 0104 9B68     	 ldr r3,[r3,#8]
 3459              	 .loc 3 1278 7
 3460 0106 0221     	 movs r1,#2
 3461 0108 0020     	 movs r0,#0
 3462 010a 9847     	 blx r3
 3463              	.LVL3:
 3464              	.L217:
1279:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1280:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1281:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Handle receive fifo not-empty interrupt */
1282:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_RxFLvl_Msk) != 0U)
 3465              	 .loc 3 1282 16
 3466 010c 7B68     	 ldr r3,[r7,#4]
 3467 010e 03F01003 	 and r3,r3,#16
 3468              	 .loc 3 1282 6
 3469 0112 002B     	 cmp r3,#0
 3470 0114 7FD0     	 beq .L221
1283:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1284:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->GINTMSK_HOSTMODE &= (uint32_t)~USB_GINTMSK_HOSTMODE_RxFLvlMsk
 3471              	 .loc 3 1284 21
 3472 0116 474B     	 ldr r3,.L263
 3473 0118 1B68     	 ldr r3,[r3]
 3474              	 .loc 3 1284 56
 3475 011a 9A69     	 ldr r2,[r3,#24]
 3476              	 .loc 3 1284 21
 3477 011c 454B     	 ldr r3,.L263
 3478 011e 1B68     	 ldr r3,[r3]
 3479              	 .loc 3 1284 56
 3480 0120 22F01002 	 bic r2,r2,#16
 3481 0124 9A61     	 str r2,[r3,#24]
1285:../Libraries/XMCLib/src/xmc_usbh.c ****     grxsts     = (XMC_USBH0_device.global_register->GRXSTSP_HOSTMODE);
 3482              	 .loc 3 1285 35
 3483 0126 434B     	 ldr r3,.L263
 3484 0128 1B68     	 ldr r3,[r3]
 3485              	 .loc 3 1285 16
 3486 012a 1B6A     	 ldr r3,[r3,#32]
 3487 012c FB61     	 str r3,[r7,#28]
1286:../Libraries/XMCLib/src/xmc_usbh.c ****     /* IN Data Packet received ? */
1287:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((uint32_t)((grxsts >> 17U) & 0x0FU) == (uint32_t)USB_GRXSTSR_HOSTMODE_PktSts_IN_DATA_PKT)
 3488              	 .loc 3 1287 28
 3489 012e FB69     	 ldr r3,[r7,#28]
 3490 0130 5B0C     	 lsrs r3,r3,#17
 3491              	 .loc 3 1287 9
 3492 0132 03F00F03 	 and r3,r3,#15
 3493              	 .loc 3 1287 8
 3494 0136 022B     	 cmp r3,#2
 3495 0138 65D1     	 bne .L222
1288:../Libraries/XMCLib/src/xmc_usbh.c ****     {
1289:../Libraries/XMCLib/src/xmc_usbh.c ****       ch         = (uint32_t)(grxsts & USB_GRXSTSR_DEVICEMODE_EPNum_Msk);
 3496              	 .loc 3 1289 18
 3497 013a FB69     	 ldr r3,[r7,#28]
 3498 013c 03F00F03 	 and r3,r3,#15
 3499 0140 7B63     	 str r3,[r7,#52]
1290:../Libraries/XMCLib/src/xmc_usbh.c ****       bcnt       = ((uint32_t)(grxsts & USB_GRXSTSR_DEVICEMODE_BCnt_Msk) >> USB_GRXSTSR_DEVICEMODE_
 3500              	 .loc 3 1290 74
 3501 0142 FB69     	 ldr r3,[r7,#28]
 3502 0144 1B09     	 lsrs r3,r3,#4
 3503              	 .loc 3 1290 18
 3504 0146 C3F30A03 	 ubfx r3,r3,#0,#11
 3505 014a BB61     	 str r3,[r7,#24]
1291:../Libraries/XMCLib/src/xmc_usbh.c ****       dfifo      = (uint32_t *)XMC_USBH0_dfifo_ptr[ch];
 3506              	 .loc 3 1291 18
 3507 014c 3B4A     	 ldr r2,.L263+8
 3508 014e 7B6B     	 ldr r3,[r7,#52]
 3509 0150 52F82330 	 ldr r3,[r2,r3,lsl#2]
 3510 0154 7B61     	 str r3,[r7,#20]
1292:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_data   =  pipe[ch].data;
 3511              	 .loc 3 1292 18
 3512 0156 384A     	 ldr r2,.L263+4
 3513 0158 7B6B     	 ldr r3,[r7,#52]
 3514 015a 5B01     	 lsls r3,r3,#5
 3515 015c 1344     	 add r3,r3,r2
 3516 015e 0433     	 adds r3,r3,#4
 3517 0160 1B68     	 ldr r3,[r3]
 3518 0162 3B63     	 str r3,[r7,#48]
1293:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_data   += pipe[ch].num_transferred_total;
 3519              	 .loc 3 1293 29
 3520 0164 344A     	 ldr r2,.L263+4
 3521 0166 7B6B     	 ldr r3,[r7,#52]
 3522 0168 5B01     	 lsls r3,r3,#5
 3523 016a 1344     	 add r3,r3,r2
 3524 016c 0C33     	 adds r3,r3,#12
 3525 016e 1B68     	 ldr r3,[r3]
 3526              	 .loc 3 1293 18
 3527 0170 3A6B     	 ldr r2,[r7,#48]
 3528 0172 1344     	 add r3,r3,r2
 3529 0174 3B63     	 str r3,[r7,#48]
1294:../Libraries/XMCLib/src/xmc_usbh.c ****       len        =  bcnt / 4U; /* Received number of 32-bit data */
 3530              	 .loc 3 1294 18
 3531 0176 BB69     	 ldr r3,[r7,#24]
 3532 0178 9B08     	 lsrs r3,r3,#2
 3533 017a BB62     	 str r3,[r7,#40]
1295:../Libraries/XMCLib/src/xmc_usbh.c ****       len_rest   =  bcnt & 3U; /* Number of bytes left */
 3534              	 .loc 3 1295 18
 3535 017c BB69     	 ldr r3,[r7,#24]
 3536 017e 03F00303 	 and r3,r3,#3
 3537 0182 7B62     	 str r3,[r7,#36]
1296:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Read data from fifo */
1297:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Read 32 bit sized  data */
1298:../Libraries/XMCLib/src/xmc_usbh.c ****       while (len != 0U)
 3538              	 .loc 3 1298 13
 3539 0184 09E0     	 b .L223
 3540              	.L224:
1299:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1300:../Libraries/XMCLib/src/xmc_usbh.c **** #if defined __TASKING__/*tasking*/
1301:../Libraries/XMCLib/src/xmc_usbh.c ****         *((__unaligned uint32_t *)ptr_data) = *dfifo;
1302:../Libraries/XMCLib/src/xmc_usbh.c **** #else /* defined (__GNUC__) || defined (__CC_ARM) || defined (__ICCARM__)*/
1303:../Libraries/XMCLib/src/xmc_usbh.c ****         *((uint32_t *)ptr_data) = *dfifo;
 3541              	 .loc 3 1303 35
 3542 0186 7B69     	 ldr r3,[r7,#20]
 3543 0188 1A68     	 ldr r2,[r3]
 3544              	 .loc 3 1303 33
 3545 018a 3B6B     	 ldr r3,[r7,#48]
 3546 018c 1A60     	 str r2,[r3]
1304:../Libraries/XMCLib/src/xmc_usbh.c **** #endif
1305:../Libraries/XMCLib/src/xmc_usbh.c **** 
1306:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_data += 4U;
 3547              	 .loc 3 1306 18
 3548 018e 3B6B     	 ldr r3,[r7,#48]
 3549 0190 0433     	 adds r3,r3,#4
 3550 0192 3B63     	 str r3,[r7,#48]
1307:../Libraries/XMCLib/src/xmc_usbh.c ****         len--;
 3551              	 .loc 3 1307 12
 3552 0194 BB6A     	 ldr r3,[r7,#40]
 3553 0196 013B     	 subs r3,r3,#1
 3554 0198 BB62     	 str r3,[r7,#40]
 3555              	.L223:
1298:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 3556              	 .loc 3 1298 13
 3557 019a BB6A     	 ldr r3,[r7,#40]
 3558 019c 002B     	 cmp r3,#0
 3559 019e F2D1     	 bne .L224
1308:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1309:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Read 8 bit sized data */
1310:../Libraries/XMCLib/src/xmc_usbh.c ****       if (len_rest != 0U)
 3560              	 .loc 3 1310 10
 3561 01a0 7B6A     	 ldr r3,[r7,#36]
 3562 01a2 002B     	 cmp r3,#0
 3563 01a4 13D0     	 beq .L225
1311:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1312:../Libraries/XMCLib/src/xmc_usbh.c **** #if defined __TASKING__/*tasking*/
1313:../Libraries/XMCLib/src/xmc_usbh.c ****         dat = *((__unaligned uint32_t *)dfifo);
1314:../Libraries/XMCLib/src/xmc_usbh.c **** #else /* defined (__GNUC__) || defined (__CC_ARM) || defined (__ICCARM__)*/
1315:../Libraries/XMCLib/src/xmc_usbh.c ****         dat = *((uint32_t *)dfifo);
 3564              	 .loc 3 1315 13
 3565 01a6 7B69     	 ldr r3,[r7,#20]
 3566 01a8 1B68     	 ldr r3,[r3]
 3567 01aa FB62     	 str r3,[r7,#44]
1316:../Libraries/XMCLib/src/xmc_usbh.c **** #endif
1317:../Libraries/XMCLib/src/xmc_usbh.c ****         while (len_rest != 0U)
 3568              	 .loc 3 1317 15
 3569 01ac 0CE0     	 b .L226
 3570              	.L227:
1318:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1319:../Libraries/XMCLib/src/xmc_usbh.c ****           *ptr_data = (uint8_t)dat;
 3571              	 .loc 3 1319 23
 3572 01ae FB6A     	 ldr r3,[r7,#44]
 3573 01b0 DAB2     	 uxtb r2,r3
 3574              	 .loc 3 1319 21
 3575 01b2 3B6B     	 ldr r3,[r7,#48]
 3576 01b4 1A70     	 strb r2,[r3]
1320:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_data++;
 3577              	 .loc 3 1320 19
 3578 01b6 3B6B     	 ldr r3,[r7,#48]
 3579 01b8 0133     	 adds r3,r3,#1
 3580 01ba 3B63     	 str r3,[r7,#48]
1321:../Libraries/XMCLib/src/xmc_usbh.c ****           dat >>= 8;
 3581              	 .loc 3 1321 15
 3582 01bc FB6A     	 ldr r3,[r7,#44]
 3583 01be 1B0A     	 lsrs r3,r3,#8
 3584 01c0 FB62     	 str r3,[r7,#44]
1322:../Libraries/XMCLib/src/xmc_usbh.c ****           len_rest--;
 3585              	 .loc 3 1322 19
 3586 01c2 7B6A     	 ldr r3,[r7,#36]
 3587 01c4 013B     	 subs r3,r3,#1
 3588 01c6 7B62     	 str r3,[r7,#36]
 3589              	.L226:
1317:../Libraries/XMCLib/src/xmc_usbh.c ****         {
 3590              	 .loc 3 1317 15
 3591 01c8 7B6A     	 ldr r3,[r7,#36]
 3592 01ca 002B     	 cmp r3,#0
 3593 01cc EFD1     	 bne .L227
 3594              	.L225:
1323:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1324:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1325:../Libraries/XMCLib/src/xmc_usbh.c ****       pipe[ch].num_transferring      += bcnt;
 3595              	 .loc 3 1325 38
 3596 01ce 1A4A     	 ldr r2,.L263+4
 3597 01d0 7B6B     	 ldr r3,[r7,#52]
 3598 01d2 5B01     	 lsls r3,r3,#5
 3599 01d4 1344     	 add r3,r3,r2
 3600 01d6 1033     	 adds r3,r3,#16
 3601 01d8 1A68     	 ldr r2,[r3]
 3602 01da BB69     	 ldr r3,[r7,#24]
 3603 01dc 1A44     	 add r2,r2,r3
 3604 01de 1649     	 ldr r1,.L263+4
 3605 01e0 7B6B     	 ldr r3,[r7,#52]
 3606 01e2 5B01     	 lsls r3,r3,#5
 3607 01e4 0B44     	 add r3,r3,r1
 3608 01e6 1033     	 adds r3,r3,#16
 3609 01e8 1A60     	 str r2,[r3]
1326:../Libraries/XMCLib/src/xmc_usbh.c ****       pipe[ch].num_transferred_total += bcnt;
 3610              	 .loc 3 1326 38
 3611 01ea 134A     	 ldr r2,.L263+4
 3612 01ec 7B6B     	 ldr r3,[r7,#52]
 3613 01ee 5B01     	 lsls r3,r3,#5
 3614 01f0 1344     	 add r3,r3,r2
 3615 01f2 0C33     	 adds r3,r3,#12
 3616 01f4 1A68     	 ldr r2,[r3]
 3617 01f6 BB69     	 ldr r3,[r7,#24]
 3618 01f8 1A44     	 add r2,r2,r3
 3619 01fa 0F49     	 ldr r1,.L263+4
 3620 01fc 7B6B     	 ldr r3,[r7,#52]
 3621 01fe 5B01     	 lsls r3,r3,#5
 3622 0200 0B44     	 add r3,r3,r1
 3623 0202 0C33     	 adds r3,r3,#12
 3624 0204 1A60     	 str r2,[r3]
 3625              	.L222:
1327:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1328:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->GINTMSK_HOSTMODE |= (uint32_t)USB_GINTMSK_HOSTMODE_RxFLvlMsk_
 3626              	 .loc 3 1328 21
 3627 0206 0B4B     	 ldr r3,.L263
 3628 0208 1B68     	 ldr r3,[r3]
 3629              	 .loc 3 1328 56
 3630 020a 9A69     	 ldr r2,[r3,#24]
 3631              	 .loc 3 1328 21
 3632 020c 094B     	 ldr r3,.L263
 3633 020e 1B68     	 ldr r3,[r3]
 3634              	 .loc 3 1328 56
 3635 0210 42F01002 	 orr r2,r2,#16
 3636 0214 9A61     	 str r2,[r3,#24]
 3637              	.L221:
1329:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1330:../Libraries/XMCLib/src/xmc_usbh.c **** 
1331:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Handle sof interrupt */
1332:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_Sof_Msk) != 0U)   /* If start of frame interrupt */
 3638              	 .loc 3 1332 16
 3639 0216 7B68     	 ldr r3,[r7,#4]
 3640 0218 03F00803 	 and r3,r3,#8
 3641              	 .loc 3 1332 6
 3642 021c 002B     	 cmp r3,#0
 3643 021e 35D0     	 beq .L228
1333:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1334:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->GINTSTS_HOSTMODE =  USB_GINTSTS_HOSTMODE_Sof_Msk; /* Clear SO
 3644              	 .loc 3 1334 21
 3645 0220 044B     	 ldr r3,.L263
 3646 0222 1B68     	 ldr r3,[r3]
 3647              	 .loc 3 1334 56
 3648 0224 0822     	 movs r2,#8
 3649 0226 5A61     	 str r2,[r3,#20]
1335:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_pipe = (XMC_USBH0_pipe_t *)(pipe);
 3650              	 .loc 3 1335 14
 3651 0228 034B     	 ldr r3,.L263+4
 3652 022a 7B64     	 str r3,[r7,#68]
1336:../Libraries/XMCLib/src/xmc_usbh.c ****     for (ch = 0U; ch < USBH0_MAX_PIPE_NUM; ch++)
 3653              	 .loc 3 1336 13
 3654 022c 0023     	 movs r3,#0
 3655 022e 7B63     	 str r3,[r7,#52]
 3656              	 .loc 3 1336 5
 3657 0230 29E0     	 b .L229
 3658              	.L264:
 3659 0232 00BF     	 .align 2
 3660              	.L263:
 3661 0234 00000000 	 .word XMC_USBH0_device
 3662 0238 00000000 	 .word pipe
 3663 023c 00000000 	 .word XMC_USBH0_dfifo_ptr
 3664              	.L231:
1337:../Libraries/XMCLib/src/xmc_usbh.c ****     {
1338:../Libraries/XMCLib/src/xmc_usbh.c ****       /* If interrupt transfer is active handle period (interval) */
1339:../Libraries/XMCLib/src/xmc_usbh.c ****       if ((ptr_pipe->ep_type == (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT) && (ptr_pipe->in_use == 1U))
 3665              	 .loc 3 1339 20
 3666 0240 7B6C     	 ldr r3,[r7,#68]
 3667 0242 9B7E     	 ldrb r3,[r3,#26]
 3668              	 .loc 3 1339 10
 3669 0244 032B     	 cmp r3,#3
 3670 0246 18D1     	 bne .L230
 3671              	 .loc 3 1339 83 discriminator 1
 3672 0248 7B6C     	 ldr r3,[r7,#68]
 3673 024a DB7E     	 ldrb r3,[r3,#27]
 3674              	 .loc 3 1339 71 discriminator 1
 3675 024c 012B     	 cmp r3,#1
 3676 024e 14D1     	 bne .L230
1340:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1341:../Libraries/XMCLib/src/xmc_usbh.c ****         if (ptr_pipe->interval != 0U)
 3677              	 .loc 3 1341 21
 3678 0250 7B6C     	 ldr r3,[r7,#68]
 3679 0252 1B8B     	 ldrh r3,[r3,#24]
 3680              	 .loc 3 1341 12
 3681 0254 002B     	 cmp r3,#0
 3682 0256 10D0     	 beq .L230
1342:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1343:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->interval--;
 3683              	 .loc 3 1343 19
 3684 0258 7B6C     	 ldr r3,[r7,#68]
 3685 025a 1B8B     	 ldrh r3,[r3,#24]
 3686              	 .loc 3 1343 29
 3687 025c 013B     	 subs r3,r3,#1
 3688 025e 9AB2     	 uxth r2,r3
 3689 0260 7B6C     	 ldr r3,[r7,#68]
 3690 0262 1A83     	 strh r2,[r3,#24]
1344:../Libraries/XMCLib/src/xmc_usbh.c ****           if (ptr_pipe->interval == 0U)
 3691              	 .loc 3 1344 23
 3692 0264 7B6C     	 ldr r3,[r7,#68]
 3693 0266 1B8B     	 ldrh r3,[r3,#24]
 3694              	 .loc 3 1344 14
 3695 0268 002B     	 cmp r3,#0
 3696 026a 06D1     	 bne .L230
1345:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1346:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->interval = ptr_pipe->interval_reload;
 3697              	 .loc 3 1346 42
 3698 026c 7B6C     	 ldr r3,[r7,#68]
 3699 026e DA8A     	 ldrh r2,[r3,#22]
 3700              	 .loc 3 1346 32
 3701 0270 7B6C     	 ldr r3,[r7,#68]
 3702 0272 1A83     	 strh r2,[r3,#24]
1347:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->interrupt_triggered = 1U;
 3703              	 .loc 3 1347 43
 3704 0274 7B6C     	 ldr r3,[r7,#68]
 3705 0276 0122     	 movs r2,#1
 3706 0278 5A77     	 strb r2,[r3,#29]
 3707              	.L230:
1348:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1349:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1350:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1351:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe++;
 3708              	 .loc 3 1351 15 discriminator 2
 3709 027a 7B6C     	 ldr r3,[r7,#68]
 3710 027c 2033     	 adds r3,r3,#32
 3711 027e 7B64     	 str r3,[r7,#68]
1336:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 3712              	 .loc 3 1336 46 discriminator 2
 3713 0280 7B6B     	 ldr r3,[r7,#52]
 3714 0282 0133     	 adds r3,r3,#1
 3715 0284 7B63     	 str r3,[r7,#52]
 3716              	.L229:
1336:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 3717              	 .loc 3 1336 5 discriminator 1
 3718 0286 7B6B     	 ldr r3,[r7,#52]
 3719 0288 0D2B     	 cmp r3,#13
 3720 028a D9D9     	 bls .L231
 3721              	.L228:
1352:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1353:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1354:../Libraries/XMCLib/src/xmc_usbh.c **** 
1355:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Handle host ctrl interrupt */
1356:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_HChInt_Msk) != 0U)
 3722              	 .loc 3 1356 16
 3723 028c 7B68     	 ldr r3,[r7,#4]
 3724 028e 03F00073 	 and r3,r3,#33554432
 3725              	 .loc 3 1356 6
 3726 0292 002B     	 cmp r3,#0
 3727 0294 00F06181 	 beq .L232
1357:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1358:../Libraries/XMCLib/src/xmc_usbh.c ****     haint = XMC_USBH0_device.global_register->HAINT;
 3728              	 .loc 3 1358 29
 3729 0298 824B     	 ldr r3,.L265
 3730 029a 1B68     	 ldr r3,[r3]
 3731              	 .loc 3 1358 11
 3732 029c D3F81434 	 ldr r3,[r3,#1044]
 3733 02a0 FB63     	 str r3,[r7,#60]
1359:../Libraries/XMCLib/src/xmc_usbh.c ****     for (ch = 0U; ch < USBH0_MAX_PIPE_NUM; ch++)
 3734              	 .loc 3 1359 13
 3735 02a2 0023     	 movs r3,#0
 3736 02a4 7B63     	 str r3,[r7,#52]
 3737              	 .loc 3 1359 5
 3738 02a6 54E1     	 b .L233
 3739              	.L250:
1360:../Libraries/XMCLib/src/xmc_usbh.c ****     {
1361:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Check for interrupt of all channels */
1362:../Libraries/XMCLib/src/xmc_usbh.c ****       if ((haint & (uint32_t)((uint32_t)1U << ch)) != 0U)
 3740              	 .loc 3 1362 52
 3741 02a8 FA6B     	 ldr r2,[r7,#60]
 3742 02aa 7B6B     	 ldr r3,[r7,#52]
 3743 02ac 22FA03F3 	 lsr r3,r2,r3
 3744 02b0 03F00103 	 and r3,r3,#1
 3745              	 .loc 3 1362 10
 3746 02b4 002B     	 cmp r3,#0
 3747 02b6 00F04981 	 beq .L234
1363:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1364:../Libraries/XMCLib/src/xmc_usbh.c ****         haint     &= (uint32_t)~((uint32_t)1U << ch);
 3748              	 .loc 3 1364 47
 3749 02ba 0122     	 movs r2,#1
 3750 02bc 7B6B     	 ldr r3,[r7,#52]
 3751 02be 02FA03F3 	 lsl r3,r2,r3
 3752              	 .loc 3 1364 22
 3753 02c2 DB43     	 mvns r3,r3
 3754              	 .loc 3 1364 19
 3755 02c4 FA6B     	 ldr r2,[r7,#60]
 3756 02c6 1340     	 ands r3,r3,r2
 3757 02c8 FB63     	 str r3,[r7,#60]
1365:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch     =  (USB0_CH_TypeDef *)(XMC_USBH0_device.host_channel_registers) + ch;
 3758              	 .loc 3 1365 59
 3759 02ca 764B     	 ldr r3,.L265
 3760 02cc 5A68     	 ldr r2,[r3,#4]
 3761              	 .loc 3 1365 84
 3762 02ce 7B6B     	 ldr r3,[r7,#52]
 3763 02d0 5B01     	 lsls r3,r3,#5
 3764              	 .loc 3 1365 20
 3765 02d2 1344     	 add r3,r3,r2
 3766 02d4 3B64     	 str r3,[r7,#64]
1366:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe   =  (XMC_USBH0_pipe_t *)(&pipe[ch]);
 3767              	 .loc 3 1366 20
 3768 02d6 7B6B     	 ldr r3,[r7,#52]
 3769 02d8 5B01     	 lsls r3,r3,#5
 3770 02da 734A     	 ldr r2,.L265+4
 3771 02dc 1344     	 add r3,r3,r2
 3772 02de 7B64     	 str r3,[r7,#68]
1367:../Libraries/XMCLib/src/xmc_usbh.c ****         /*Local variable for HCINT*/
1368:../Libraries/XMCLib/src/xmc_usbh.c ****         dat = ptr_ch->HCINT;
 3773              	 .loc 3 1368 13
 3774 02e0 3B6C     	 ldr r3,[r7,#64]
 3775 02e2 9B68     	 ldr r3,[r3,#8]
 3776 02e4 FB62     	 str r3,[r7,#44]
1369:../Libraries/XMCLib/src/xmc_usbh.c ****         hcint      =  (uint32_t)(dat & ptr_ch->HCINTMSK);
 3777              	 .loc 3 1369 46
 3778 02e6 3B6C     	 ldr r3,[r7,#64]
 3779 02e8 DB68     	 ldr r3,[r3,#12]
 3780              	 .loc 3 1369 20
 3781 02ea FA6A     	 ldr r2,[r7,#44]
 3782 02ec 1340     	 ands r3,r3,r2
 3783 02ee BB63     	 str r3,[r7,#56]
1370:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINT_ChHltd_Msk) != 0U)                                    /* channel 
 3784              	 .loc 3 1370 20
 3785 02f0 BB6B     	 ldr r3,[r7,#56]
 3786 02f2 03F00203 	 and r3,r3,#2
 3787              	 .loc 3 1370 12
 3788 02f6 002B     	 cmp r3,#0
 3789 02f8 0BD0     	 beq .L235
1371:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1372:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINTMSK = 0U;                                                        /*  disable
 3790              	 .loc 3 1372 28
 3791 02fa 3B6C     	 ldr r3,[r7,#64]
 3792 02fc 0022     	 movs r2,#0
 3793 02fe DA60     	 str r2,[r3,#12]
1373:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINT    = USB_CH_HCINTx_ALL;                                                    
 3794              	 .loc 3 1373 28
 3795 0300 3B6C     	 ldr r3,[r7,#64]
 3796 0302 40F2BB72 	 movw r2,#1979
 3797 0306 9A60     	 str r2,[r3,#8]
1374:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->transfer_active = 0U;                                               /*  set sta
 3798              	 .loc 3 1374 37
 3799 0308 7B6C     	 ldr r3,[r7,#68]
 3800 030a 0022     	 movs r2,#0
 3801 030c 1A77     	 strb r2,[r3,#28]
1375:../Libraries/XMCLib/src/xmc_usbh.c ****           hcint = 0U;
 3802              	 .loc 3 1375 17
 3803 030e 0023     	 movs r3,#0
 3804 0310 BB63     	 str r3,[r7,#56]
 3805              	.L235:
1376:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1377:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINT_XferCompl_Msk) != 0U)                                 /* data tra
 3806              	 .loc 3 1377 20
 3807 0312 BB6B     	 ldr r3,[r7,#56]
 3808 0314 03F00103 	 and r3,r3,#1
 3809              	 .loc 3 1377 12
 3810 0318 002B     	 cmp r3,#0
 3811 031a 36D0     	 beq .L236
1378:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1379:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINT   = USB_CH_HCINTx_ALL;                                                     
 3812              	 .loc 3 1379 27
 3813 031c 3B6C     	 ldr r3,[r7,#64]
 3814 031e 40F2BB72 	 movw r2,#1979
 3815 0322 9A60     	 str r2,[r3,#8]
1380:../Libraries/XMCLib/src/xmc_usbh.c ****           if ((ptr_ch->HCCHAR & USB_CH_HCCHAR_EPDir_Msk) == 0U)                         /*  endpoin
 3816              	 .loc 3 1380 22
 3817 0324 3B6C     	 ldr r3,[r7,#64]
 3818 0326 1B68     	 ldr r3,[r3]
 3819              	 .loc 3 1380 31
 3820 0328 03F40043 	 and r3,r3,#32768
 3821              	 .loc 3 1380 14
 3822 032c 002B     	 cmp r3,#0
 3823 032e 1DD1     	 bne .L237
1381:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1382:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_ch->HCINTMSK = 0U;                                                      /*   disabl
 3824              	 .loc 3 1382 30
 3825 0330 3B6C     	 ldr r3,[r7,#64]
 3826 0332 0022     	 movs r2,#0
 3827 0334 DA60     	 str r2,[r3,#12]
1383:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->transfer_active = 0U;                                             /*   transf
 3828              	 .loc 3 1383 39
 3829 0336 7B6C     	 ldr r3,[r7,#68]
 3830 0338 0022     	 movs r2,#0
 3831 033a 1A77     	 strb r2,[r3,#28]
1384:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num_transferred_total += ptr_pipe->num_transferring;              /*   admin 
 3832              	 .loc 3 1384 45
 3833 033c 7B6C     	 ldr r3,[r7,#68]
 3834 033e DA68     	 ldr r2,[r3,#12]
 3835              	 .loc 3 1384 56
 3836 0340 7B6C     	 ldr r3,[r7,#68]
 3837 0342 1B69     	 ldr r3,[r3,#16]
 3838              	 .loc 3 1384 45
 3839 0344 1A44     	 add r2,r2,r3
 3840 0346 7B6C     	 ldr r3,[r7,#68]
 3841 0348 DA60     	 str r2,[r3,#12]
1385:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num_transferring       = 0U;                                      /*   admin 
 3842              	 .loc 3 1385 46
 3843 034a 7B6C     	 ldr r3,[r7,#68]
 3844 034c 0022     	 movs r2,#0
 3845 034e 1A61     	 str r2,[r3,#16]
1386:../Libraries/XMCLib/src/xmc_usbh.c ****             if (ptr_pipe->num_transferred_total == ptr_pipe->num)                       /*   all by
 3846              	 .loc 3 1386 25
 3847 0350 7B6C     	 ldr r3,[r7,#68]
 3848 0352 DA68     	 ldr r2,[r3,#12]
 3849              	 .loc 3 1386 60
 3850 0354 7B6C     	 ldr r3,[r7,#68]
 3851 0356 9B68     	 ldr r3,[r3,#8]
 3852              	 .loc 3 1386 16
 3853 0358 9A42     	 cmp r2,r3
 3854 035a 05D1     	 bne .L238
1387:../Libraries/XMCLib/src/xmc_usbh.c ****             {
1388:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->in_use = 0U;                                                    /*    relea
 3855              	 .loc 3 1388 32
 3856 035c 7B6C     	 ldr r3,[r7,#68]
 3857 035e 0022     	 movs r2,#0
 3858 0360 DA76     	 strb r2,[r3,#27]
1389:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->event = (uint8_t)XMC_USBH_EVENT_TRANSFER_COMPLETE;                       /*
 3859              	 .loc 3 1389 31
 3860 0362 7B6C     	 ldr r3,[r7,#68]
 3861 0364 0122     	 movs r2,#1
 3862 0366 9A77     	 strb r2,[r3,#30]
 3863              	.L238:
1390:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1391:../Libraries/XMCLib/src/xmc_usbh.c ****             hcint = 0U;
 3864              	 .loc 3 1391 19
 3865 0368 0023     	 movs r3,#0
 3866 036a BB63     	 str r3,[r7,#56]
 3867              	.L237:
1392:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1393:../Libraries/XMCLib/src/xmc_usbh.c ****           if ((ptr_ch->HCCHAR & USB_CH_HCCHAR_EPDir_Msk) != 0U)                         /*  endpoin
 3868              	 .loc 3 1393 22
 3869 036c 3B6C     	 ldr r3,[r7,#64]
 3870 036e 1B68     	 ldr r3,[r3]
 3871              	 .loc 3 1393 31
 3872 0370 03F40043 	 and r3,r3,#32768
 3873              	 .loc 3 1393 14
 3874 0374 002B     	 cmp r3,#0
 3875 0376 08D0     	 beq .L236
1394:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1395:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->in_use = 0U;                                                      /*   releas
 3876              	 .loc 3 1395 30
 3877 0378 7B6C     	 ldr r3,[r7,#68]
 3878 037a 0022     	 movs r2,#0
 3879 037c DA76     	 strb r2,[r3,#27]
1396:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->event = (uint8_t)XMC_USBH_EVENT_TRANSFER_COMPLETE;                         /*
 3880              	 .loc 3 1396 29
 3881 037e 7B6C     	 ldr r3,[r7,#68]
 3882 0380 0122     	 movs r2,#1
 3883 0382 9A77     	 strb r2,[r3,#30]
1397:../Libraries/XMCLib/src/xmc_usbh.c ****             XMC_lTriggerHaltChannel(ptr_ch);                                            /*   trigge
 3884              	 .loc 3 1397 13
 3885 0384 386C     	 ldr r0,[r7,#64]
 3886 0386 FFF7FEFF 	 bl XMC_lTriggerHaltChannel
 3887              	.L236:
1398:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1399:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1400:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINTMSK_AckMsk_Msk) != 0U)                                  /* ACK rec
 3888              	 .loc 3 1400 20
 3889 038a BB6B     	 ldr r3,[r7,#56]
 3890 038c 03F02003 	 and r3,r3,#32
 3891              	 .loc 3 1400 12
 3892 0390 002B     	 cmp r3,#0
 3893 0392 2ED0     	 beq .L239
1401:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1402:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINT = USB_CH_HCINTMSK_AckMsk_Msk;                                    /*  clear 
 3894              	 .loc 3 1402 25
 3895 0394 3B6C     	 ldr r3,[r7,#64]
 3896 0396 2022     	 movs r2,#32
 3897 0398 9A60     	 str r2,[r3,#8]
1403:../Libraries/XMCLib/src/xmc_usbh.c ****           is_nack[ch] = false;
 3898              	 .loc 3 1403 23
 3899 039a 444A     	 ldr r2,.L265+8
 3900 039c 7B6B     	 ldr r3,[r7,#52]
 3901 039e 1344     	 add r3,r3,r2
 3902 03a0 0022     	 movs r2,#0
 3903 03a2 1A70     	 strb r2,[r3]
1404:../Libraries/XMCLib/src/xmc_usbh.c ****           if ((ptr_ch->HCCHAR & USB_CH_HCCHAR_EPDir_Msk) != 0U)                          /*  endpoi
 3904              	 .loc 3 1404 22
 3905 03a4 3B6C     	 ldr r3,[r7,#64]
 3906 03a6 1B68     	 ldr r3,[r3]
 3907              	 .loc 3 1404 31
 3908 03a8 03F40043 	 and r3,r3,#32768
 3909              	 .loc 3 1404 14
 3910 03ac 002B     	 cmp r3,#0
 3911 03ae 1BD0     	 beq .L240
1405:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1406:../Libraries/XMCLib/src/xmc_usbh.c ****             if ((ptr_pipe->num != ptr_pipe->num_transferred_total) &&                    /*   if al
 3912              	 .loc 3 1406 26
 3913 03b0 7B6C     	 ldr r3,[r7,#68]
 3914 03b2 9A68     	 ldr r2,[r3,#8]
 3915              	 .loc 3 1406 43
 3916 03b4 7B6C     	 ldr r3,[r7,#68]
 3917 03b6 DB68     	 ldr r3,[r3,#12]
 3918              	 .loc 3 1406 16
 3919 03b8 9A42     	 cmp r2,r3
 3920 03ba 18D0     	 beq .L241
1407:../Libraries/XMCLib/src/xmc_usbh.c ****                 (ptr_pipe->num_transferring != 0U)                 &&                    /*   if ze
 3921              	 .loc 3 1407 26 discriminator 1
 3922 03bc 7B6C     	 ldr r3,[r7,#68]
 3923 03be 1B69     	 ldr r3,[r3,#16]
1406:../Libraries/XMCLib/src/xmc_usbh.c ****                 (ptr_pipe->num_transferring != 0U)                 &&                    /*   if ze
 3924              	 .loc 3 1406 68 discriminator 1
 3925 03c0 002B     	 cmp r3,#0
 3926 03c2 14D0     	 beq .L241
1408:../Libraries/XMCLib/src/xmc_usbh.c ****                 ((ptr_pipe->num_transferred_total % ptr_pipe->ep_max_packet_size) == 0U)) /*   if s
 3927              	 .loc 3 1408 27
 3928 03c4 7B6C     	 ldr r3,[r7,#68]
 3929 03c6 DB68     	 ldr r3,[r3,#12]
 3930              	 .loc 3 1408 61
 3931 03c8 7A6C     	 ldr r2,[r7,#68]
 3932 03ca 928A     	 ldrh r2,[r2,#20]
 3933              	 .loc 3 1408 51
 3934 03cc B3FBF2F1 	 udiv r1,r3,r2
 3935 03d0 01FB02F2 	 mul r2,r1,r2
 3936 03d4 9B1A     	 subs r3,r3,r2
1407:../Libraries/XMCLib/src/xmc_usbh.c ****                 (ptr_pipe->num_transferring != 0U)                 &&                    /*   if ze
 3937              	 .loc 3 1407 68
 3938 03d6 002B     	 cmp r3,#0
 3939 03d8 09D1     	 bne .L241
1409:../Libraries/XMCLib/src/xmc_usbh.c ****             {
1410:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_ch->HCCHAR |= (uint32_t)USB_CH_HCCHAR_ChEna_Msk;                                /
 3940              	 .loc 3 1410 30
 3941 03da 3B6C     	 ldr r3,[r7,#64]
 3942 03dc 1B68     	 ldr r3,[r3]
 3943 03de 43F00042 	 orr r2,r3,#-2147483648
 3944 03e2 3B6C     	 ldr r3,[r7,#64]
 3945 03e4 1A60     	 str r2,[r3]
 3946 03e6 02E0     	 b .L241
 3947              	.L240:
1411:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1412:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1413:../Libraries/XMCLib/src/xmc_usbh.c ****           else                                                                            /* endpoi
1414:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1415:../Libraries/XMCLib/src/xmc_usbh.c ****             XMC_lTriggerHaltChannel(ptr_ch);                                              /*  trigg
 3948              	 .loc 3 1415 13
 3949 03e8 386C     	 ldr r0,[r7,#64]
 3950 03ea FFF7FEFF 	 bl XMC_lTriggerHaltChannel
 3951              	.L241:
1416:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1417:../Libraries/XMCLib/src/xmc_usbh.c ****           hcint = 0U;
 3952              	 .loc 3 1417 17
 3953 03ee 0023     	 movs r3,#0
 3954 03f0 BB63     	 str r3,[r7,#56]
 3955              	.L239:
1418:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1419:../Libraries/XMCLib/src/xmc_usbh.c ****         /*local variable for HCCHAR*/
1420:../Libraries/XMCLib/src/xmc_usbh.c ****         dat = ptr_ch->HCCHAR;
 3956              	 .loc 3 1420 13
 3957 03f2 3B6C     	 ldr r3,[r7,#64]
 3958 03f4 1B68     	 ldr r3,[r3]
 3959 03f6 FB62     	 str r3,[r7,#44]
1421:../Libraries/XMCLib/src/xmc_usbh.c ****         if (((hcint & (USB_CH_HCINTMSK_StallMsk_Msk |                                    /* STALL *
 3960              	 .loc 3 1421 21
 3961 03f8 BB6B     	 ldr r3,[r7,#56]
 3962 03fa 03F4F363 	 and r3,r3,#1944
 3963              	 .loc 3 1421 12
 3964 03fe 002B     	 cmp r3,#0
 3965 0400 26D0     	 beq .L242
1422:../Libraries/XMCLib/src/xmc_usbh.c ****                        USB_CH_HCINTMSK_NakMsk_Msk   |                                     /* or NAK
1423:../Libraries/XMCLib/src/xmc_usbh.c ****                        USB_CH_HCINTx_ERRORS )) != 0U) &&                                  /* or tra
1424:../Libraries/XMCLib/src/xmc_usbh.c ****             ((dat & USB_CH_HCCHAR_EPDir_Msk) == 0U))
 3966              	 .loc 3 1424 19
 3967 0402 FB6A     	 ldr r3,[r7,#44]
 3968 0404 03F40043 	 and r3,r3,#32768
1423:../Libraries/XMCLib/src/xmc_usbh.c ****             ((dat & USB_CH_HCCHAR_EPDir_Msk) == 0U))
 3969              	 .loc 3 1423 55
 3970 0408 002B     	 cmp r3,#0
 3971 040a 21D1     	 bne .L242
1425:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1426:../Libraries/XMCLib/src/xmc_usbh.c ****           /* and endpoint OUT */
1427:../Libraries/XMCLib/src/xmc_usbh.c **** 
1428:../Libraries/XMCLib/src/xmc_usbh.c ****           pktcnt = (uint32_t)((ptr_ch->HCTSIZ_BUFFERMODE & USB_CH_HCTSIZ_BUFFERMODE_PktCnt_Msk)  /*
 3972              	 .loc 3 1428 38
 3973 040c 3B6C     	 ldr r3,[r7,#64]
 3974 040e 1B69     	 ldr r3,[r3,#16]
 3975              	 .loc 3 1428 20
 3976 0410 DB0C     	 lsrs r3,r3,#19
 3977              	 .loc 3 1428 18
 3978 0412 C3F30903 	 ubfx r3,r3,#0,#10
 3979 0416 3B61     	 str r3,[r7,#16]
1429:../Libraries/XMCLib/src/xmc_usbh.c ****                               >> USB_CH_HCTSIZ_BUFFERMODE_PktCnt_Pos);
1430:../Libraries/XMCLib/src/xmc_usbh.c ****           mpsiz  = (ptr_ch->HCCHAR      ) & 0x000007FFU;
 3980              	 .loc 3 1430 27
 3981 0418 3B6C     	 ldr r3,[r7,#64]
 3982 041a 1B68     	 ldr r3,[r3]
 3983              	 .loc 3 1430 18
 3984 041c C3F30A03 	 ubfx r3,r3,#0,#11
 3985 0420 FB60     	 str r3,[r7,#12]
1431:../Libraries/XMCLib/src/xmc_usbh.c ****           if ((ptr_pipe->num_transferring >= mpsiz) && (pktcnt > 0U))
 3986              	 .loc 3 1431 24
 3987 0422 7B6C     	 ldr r3,[r7,#68]
 3988 0424 1B69     	 ldr r3,[r3,#16]
 3989              	 .loc 3 1431 14
 3990 0426 FA68     	 ldr r2,[r7,#12]
 3991 0428 9A42     	 cmp r2,r3
 3992 042a 0ED8     	 bhi .L243
 3993              	 .loc 3 1431 53 discriminator 1
 3994 042c 3B69     	 ldr r3,[r7,#16]
 3995 042e 002B     	 cmp r3,#0
 3996 0430 0BD0     	 beq .L243
1432:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1433:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num_transferred_total += (uint32_t)(ptr_pipe->num_transferring - (mpsiz * pkt
 3997              	 .loc 3 1433 45
 3998 0432 7B6C     	 ldr r3,[r7,#68]
 3999 0434 DA68     	 ldr r2,[r3,#12]
 4000              	 .loc 3 1433 67
 4001 0436 7B6C     	 ldr r3,[r7,#68]
 4002 0438 1969     	 ldr r1,[r3,#16]
 4003              	 .loc 3 1433 95
 4004 043a FB68     	 ldr r3,[r7,#12]
 4005 043c 3869     	 ldr r0,[r7,#16]
 4006 043e 00FB03F3 	 mul r3,r0,r3
 4007              	 .loc 3 1433 86
 4008 0442 CB1A     	 subs r3,r1,r3
 4009              	 .loc 3 1433 45
 4010 0444 1A44     	 add r2,r2,r3
 4011 0446 7B6C     	 ldr r3,[r7,#68]
 4012 0448 DA60     	 str r2,[r3,#12]
 4013              	.L243:
1434:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1435:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->num_transferring = 0U;
 4014              	 .loc 3 1435 38
 4015 044a 7B6C     	 ldr r3,[r7,#68]
 4016 044c 0022     	 movs r2,#0
 4017 044e 1A61     	 str r2,[r3,#16]
 4018              	.L242:
1436:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1437:../Libraries/XMCLib/src/xmc_usbh.c **** 
1438:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINTMSK_NakMsk_Msk) != 0U)                                /* if NAK */
 4019              	 .loc 3 1438 20
 4020 0450 BB6B     	 ldr r3,[r7,#56]
 4021 0452 03F01003 	 and r3,r3,#16
 4022              	 .loc 3 1438 12
 4023 0456 002B     	 cmp r3,#0
 4024 0458 2FD0     	 beq .L244
1439:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1440:../Libraries/XMCLib/src/xmc_usbh.c ****           is_nack[ch] = true;
 4025              	 .loc 3 1440 23
 4026 045a 144A     	 ldr r2,.L265+8
 4027 045c 7B6B     	 ldr r3,[r7,#52]
 4028 045e 1344     	 add r3,r3,r2
 4029 0460 0122     	 movs r2,#1
 4030 0462 1A70     	 strb r2,[r3]
1441:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->event |= (uint8_t)XMC_USBH_EVENT_HANDSHAKE_NAK;
 4031              	 .loc 3 1441 27
 4032 0464 7B6C     	 ldr r3,[r7,#68]
 4033 0466 9B7F     	 ldrb r3,[r3,#30]
 4034 0468 43F00203 	 orr r3,r3,#2
 4035 046c DAB2     	 uxtb r2,r3
 4036 046e 7B6C     	 ldr r3,[r7,#68]
 4037 0470 9A77     	 strb r2,[r3,#30]
1442:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINT = USB_CH_HCINTMSK_NakMsk_Msk;                                /*    clear NA
 4038              	 .loc 3 1442 25
 4039 0472 3B6C     	 ldr r3,[r7,#64]
 4040 0474 1022     	 movs r2,#16
 4041 0476 9A60     	 str r2,[r3,#8]
1443:../Libraries/XMCLib/src/xmc_usbh.c ****           if ((ptr_ch->HCCHAR & USB_CH_HCCHAR_EPDir_Msk) != 0U)                      /*    endpoint
 4042              	 .loc 3 1443 22
 4043 0478 3B6C     	 ldr r3,[r7,#64]
 4044 047a 1B68     	 ldr r3,[r3]
 4045              	 .loc 3 1443 31
 4046 047c 03F40043 	 and r3,r3,#32768
 4047              	 .loc 3 1443 14
 4048 0480 002B     	 cmp r3,#0
 4049 0482 15D0     	 beq .L245
1444:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1445:../Libraries/XMCLib/src/xmc_usbh.c ****             if (ptr_pipe->ep_type == (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT)                     /*  
 4050              	 .loc 3 1445 25
 4051 0484 7B6C     	 ldr r3,[r7,#68]
 4052 0486 9B7E     	 ldrb r3,[r3,#26]
 4053              	 .loc 3 1445 16
 4054 0488 032B     	 cmp r3,#3
 4055 048a 03D1     	 bne .L246
1446:../Libraries/XMCLib/src/xmc_usbh.c ****             {
1447:../Libraries/XMCLib/src/xmc_usbh.c ****               XMC_lTriggerHaltChannel(ptr_ch);                                       /*      trigge
 4056              	 .loc 3 1447 15
 4057 048c 386C     	 ldr r0,[r7,#64]
 4058 048e FFF7FEFF 	 bl XMC_lTriggerHaltChannel
 4059 0492 10E0     	 b .L247
 4060              	.L246:
1448:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1449:../Libraries/XMCLib/src/xmc_usbh.c ****             else                                                                     /*     is endp
1450:../Libraries/XMCLib/src/xmc_usbh.c ****             {
1451:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_ch->HCCHAR |= (uint32_t)USB_CH_HCCHAR_ChEna_Msk;                             /*  
 4061              	 .loc 3 1451 30
 4062 0494 3B6C     	 ldr r3,[r7,#64]
 4063 0496 1B68     	 ldr r3,[r3]
 4064 0498 43F00042 	 orr r2,r3,#-2147483648
 4065 049c 3B6C     	 ldr r3,[r7,#64]
 4066 049e 1A60     	 str r2,[r3]
 4067 04a0 09E0     	 b .L247
 4068              	.L266:
 4069 04a2 00BF     	 .align 2
 4070              	.L265:
 4071 04a4 00000000 	 .word XMC_USBH0_device
 4072 04a8 00000000 	 .word pipe
 4073 04ac 00000000 	 .word is_nack
 4074              	.L245:
1452:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1453:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1454:../Libraries/XMCLib/src/xmc_usbh.c ****           else
1455:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1456:../Libraries/XMCLib/src/xmc_usbh.c ****             /* If endpoint OUT */                                             /*    endpoint OUT ? 
1457:../Libraries/XMCLib/src/xmc_usbh.c ****             XMC_lTriggerHaltChannel(ptr_ch);                                         /*     trigger
 4075              	 .loc 3 1457 13
 4076 04b0 386C     	 ldr r0,[r7,#64]
 4077 04b2 FFF7FEFF 	 bl XMC_lTriggerHaltChannel
 4078              	.L247:
1458:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1459:../Libraries/XMCLib/src/xmc_usbh.c ****           hcint = 0U;
 4079              	 .loc 3 1459 17
 4080 04b6 0023     	 movs r3,#0
 4081 04b8 BB63     	 str r3,[r7,#56]
 4082              	.L244:
1460:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1461:../Libraries/XMCLib/src/xmc_usbh.c **** 
1462:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINTMSK_StallMsk_Msk) != 0U)                                /* if STAL
 4083              	 .loc 3 1462 20
 4084 04ba BB6B     	 ldr r3,[r7,#56]
 4085 04bc 03F00803 	 and r3,r3,#8
 4086              	 .loc 3 1462 12
 4087 04c0 002B     	 cmp r3,#0
 4088 04c2 19D0     	 beq .L248
1463:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1464:../Libraries/XMCLib/src/xmc_usbh.c ****           /*Reset the packet data toggle*/
1465:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINT   = USB_CH_HCINTMSK_StallMsk_Msk;                              /*  clear ST
 4089              	 .loc 3 1465 27
 4090 04c4 3B6C     	 ldr r3,[r7,#64]
 4091 04c6 0822     	 movs r2,#8
 4092 04c8 9A60     	 str r2,[r3,#8]
1466:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->in_use = 0U;                                                       /*  release 
 4093              	 .loc 3 1466 28
 4094 04ca 7B6C     	 ldr r3,[r7,#68]
 4095 04cc 0022     	 movs r2,#0
 4096 04ce DA76     	 strb r2,[r3,#27]
1467:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->packet &= (uint32_t)(~XMC_USBH_PACKET_DATA_Msk);
 4097              	 .loc 3 1467 28
 4098 04d0 7B6C     	 ldr r3,[r7,#68]
 4099 04d2 1B68     	 ldr r3,[r3]
 4100 04d4 23F0F002 	 bic r2,r3,#240
 4101 04d8 7B6C     	 ldr r3,[r7,#68]
 4102 04da 1A60     	 str r2,[r3]
1468:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->packet   |=  (uint32_t)XMC_USBH_PACKET_DATA0;
 4103              	 .loc 3 1468 30
 4104 04dc 7B6C     	 ldr r3,[r7,#68]
 4105 04de 1B68     	 ldr r3,[r3]
 4106 04e0 43F01002 	 orr r2,r3,#16
 4107 04e4 7B6C     	 ldr r3,[r7,#68]
 4108 04e6 1A60     	 str r2,[r3]
1469:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->event = (uint8_t)XMC_USBH_EVENT_HANDSHAKE_STALL;                            /* 
 4109              	 .loc 3 1469 27
 4110 04e8 7B6C     	 ldr r3,[r7,#68]
 4111 04ea 1022     	 movs r2,#16
 4112 04ec 9A77     	 strb r2,[r3,#30]
1470:../Libraries/XMCLib/src/xmc_usbh.c ****           XMC_lTriggerHaltChannel(ptr_ch);                                             /*  trigger 
 4113              	 .loc 3 1470 11
 4114 04ee 386C     	 ldr r0,[r7,#64]
 4115 04f0 FFF7FEFF 	 bl XMC_lTriggerHaltChannel
1471:../Libraries/XMCLib/src/xmc_usbh.c ****           hcint = 0U;
 4116              	 .loc 3 1471 17
 4117 04f4 0023     	 movs r3,#0
 4118 04f6 BB63     	 str r3,[r7,#56]
 4119              	.L248:
1472:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1473:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINTx_ERRORS) != 0U)                                        /* if tran
 4120              	 .loc 3 1473 20
 4121 04f8 BB6B     	 ldr r3,[r7,#56]
 4122 04fa 03F4F063 	 and r3,r3,#1920
 4123              	 .loc 3 1473 12
 4124 04fe 002B     	 cmp r3,#0
 4125 0500 0ED0     	 beq .L249
1474:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1475:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINT = USB_CH_HCINTx_ERRORS;                                        /*  clear al
 4126              	 .loc 3 1475 25
 4127 0502 3B6C     	 ldr r3,[r7,#64]
 4128 0504 4FF4F062 	 mov r2,#1920
 4129 0508 9A60     	 str r2,[r3,#8]
1476:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->in_use = 0U;                                                       /*  release 
 4130              	 .loc 3 1476 28
 4131 050a 7B6C     	 ldr r3,[r7,#68]
 4132 050c 0022     	 movs r2,#0
 4133 050e DA76     	 strb r2,[r3,#27]
1477:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->event = (uint8_t)XMC_USBH_EVENT_BUS_ERROR;                                  /* 
 4134              	 .loc 3 1477 27
 4135 0510 7B6C     	 ldr r3,[r7,#68]
 4136 0512 4022     	 movs r2,#64
 4137 0514 9A77     	 strb r2,[r3,#30]
1478:../Libraries/XMCLib/src/xmc_usbh.c ****           XMC_lTriggerHaltChannel(ptr_ch);                                             /*  trigger 
 4138              	 .loc 3 1478 11
 4139 0516 386C     	 ldr r0,[r7,#64]
 4140 0518 FFF7FEFF 	 bl XMC_lTriggerHaltChannel
1479:../Libraries/XMCLib/src/xmc_usbh.c ****           hcint = 0U;
 4141              	 .loc 3 1479 17
 4142 051c 0023     	 movs r3,#0
 4143 051e BB63     	 str r3,[r7,#56]
 4144              	.L249:
1480:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1481:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((ptr_pipe->transfer_active == 0U) && (ptr_pipe->in_use == 0U) && (ptr_pipe->event != 0U
 4145              	 .loc 3 1481 22
 4146 0520 7B6C     	 ldr r3,[r7,#68]
 4147 0522 1B7F     	 ldrb r3,[r3,#28]
 4148              	 .loc 3 1481 12
 4149 0524 002B     	 cmp r3,#0
 4150 0526 11D1     	 bne .L234
 4151              	 .loc 3 1481 59 discriminator 1
 4152 0528 7B6C     	 ldr r3,[r7,#68]
 4153 052a DB7E     	 ldrb r3,[r3,#27]
 4154              	 .loc 3 1481 47 discriminator 1
 4155 052c 002B     	 cmp r3,#0
 4156 052e 0DD1     	 bne .L234
 4157              	 .loc 3 1481 87 discriminator 2
 4158 0530 7B6C     	 ldr r3,[r7,#68]
 4159 0532 9B7F     	 ldrb r3,[r3,#30]
 4160              	 .loc 3 1481 75 discriminator 2
 4161 0534 002B     	 cmp r3,#0
 4162 0536 09D0     	 beq .L234
1482:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1483:../Libraries/XMCLib/src/xmc_usbh.c ****           XMC_USBH0_device.SignalPipeEvent_cb((XMC_USBH_EP_HANDLE)ptr_ch, (uint32_t)ptr_pipe->event
 4163              	 .loc 3 1483 27
 4164 0538 474B     	 ldr r3,.L267
 4165 053a DB68     	 ldr r3,[r3,#12]
 4166              	 .loc 3 1483 11
 4167 053c 386C     	 ldr r0,[r7,#64]
 4168              	 .loc 3 1483 93
 4169 053e 7A6C     	 ldr r2,[r7,#68]
 4170 0540 927F     	 ldrb r2,[r2,#30]
 4171              	 .loc 3 1483 11
 4172 0542 1146     	 mov r1,r2
 4173 0544 9847     	 blx r3
 4174              	.LVL4:
1484:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->event  = 0U;
 4175              	 .loc 3 1484 28
 4176 0546 7B6C     	 ldr r3,[r7,#68]
 4177 0548 0022     	 movs r2,#0
 4178 054a 9A77     	 strb r2,[r3,#30]
 4179              	.L234:
1359:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 4180              	 .loc 3 1359 46 discriminator 2
 4181 054c 7B6B     	 ldr r3,[r7,#52]
 4182 054e 0133     	 adds r3,r3,#1
 4183 0550 7B63     	 str r3,[r7,#52]
 4184              	.L233:
1359:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 4185              	 .loc 3 1359 5 discriminator 1
 4186 0552 7B6B     	 ldr r3,[r7,#52]
 4187 0554 0D2B     	 cmp r3,#13
 4188 0556 7FF6A7AE 	 bls .L250
 4189              	.L232:
1485:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1486:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1487:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1488:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1489:../Libraries/XMCLib/src/xmc_usbh.c ****   /*Check if remote wakeup event detected*/
1490:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_WkUpInt_Msk) != 0U)
 4190              	 .loc 3 1490 52
 4191 055a 7B68     	 ldr r3,[r7,#4]
 4192              	 .loc 3 1490 6
 4193 055c 002B     	 cmp r3,#0
 4194 055e 0FDA     	 bge .L251
1491:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1492:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->GINTSTS_HOSTMODE =  USB_GINTSTS_HOSTMODE_WkUpInt_Msk; /* Clea
 4195              	 .loc 3 1492 21
 4196 0560 3D4B     	 ldr r3,.L267
 4197 0562 1B68     	 ldr r3,[r3]
 4198              	 .loc 3 1492 56
 4199 0564 4FF00042 	 mov r2,#-2147483648
 4200 0568 5A61     	 str r2,[r3,#20]
1493:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Recover PHY clock*/
1494:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->PCGCCTL = XMC_USBH_PHY_CLK_UNGATE;
 4201              	 .loc 3 1494 21
 4202 056a 3B4B     	 ldr r3,.L267
 4203 056c 1B68     	 ldr r3,[r3]
 4204              	 .loc 3 1494 47
 4205 056e 4FF48072 	 mov r2,#256
 4206 0572 C3F8002E 	 str r2,[r3,#3584]
1495:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Callback function execution*/
1496:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.SignalPortEvent_cb(0U, XMC_USBH_EVENT_REMOTE_WAKEUP);
 4207              	 .loc 3 1496 21
 4208 0576 384B     	 ldr r3,.L267
 4209 0578 9B68     	 ldr r3,[r3,#8]
 4210              	 .loc 3 1496 5
 4211 057a 4021     	 movs r1,#64
 4212 057c 0020     	 movs r0,#0
 4213 057e 9847     	 blx r3
 4214              	.LVL5:
 4215              	.L251:
1497:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1498:../Libraries/XMCLib/src/xmc_usbh.c **** 
1499:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Handle restarts of unfinished transfers (due to NAK or ACK) */
1500:../Libraries/XMCLib/src/xmc_usbh.c ****   ptr_pipe = (XMC_USBH0_pipe_t *)(pipe);
 4216              	 .loc 3 1500 12
 4217 0580 364B     	 ldr r3,.L267+4
 4218 0582 7B64     	 str r3,[r7,#68]
1501:../Libraries/XMCLib/src/xmc_usbh.c ****   for (ch = 0U; ch < USBH0_MAX_PIPE_NUM; ch++)
 4219              	 .loc 3 1501 11
 4220 0584 0023     	 movs r3,#0
 4221 0586 7B63     	 str r3,[r7,#52]
 4222              	 .loc 3 1501 3
 4223 0588 5DE0     	 b .L252
 4224              	.L262:
1502:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1503:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((ptr_pipe->in_use == 1U) && (ptr_pipe->transfer_active == 0U))
 4225              	 .loc 3 1503 18
 4226 058a 7B6C     	 ldr r3,[r7,#68]
 4227 058c DB7E     	 ldrb r3,[r3,#27]
 4228              	 .loc 3 1503 8
 4229 058e 012B     	 cmp r3,#1
 4230 0590 53D1     	 bne .L253
 4231              	 .loc 3 1503 46 discriminator 1
 4232 0592 7B6C     	 ldr r3,[r7,#68]
 4233 0594 1B7F     	 ldrb r3,[r3,#28]
 4234              	 .loc 3 1503 34 discriminator 1
 4235 0596 002B     	 cmp r3,#0
 4236 0598 4FD1     	 bne .L253
1504:../Libraries/XMCLib/src/xmc_usbh.c ****     {
1505:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Restart periodic transfer if not in progress and interval expired */
1506:../Libraries/XMCLib/src/xmc_usbh.c ****       if (ptr_pipe->ep_type != (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT)
 4237              	 .loc 3 1506 19
 4238 059a 7B6C     	 ldr r3,[r7,#68]
 4239 059c 9B7E     	 ldrb r3,[r3,#26]
 4240              	 .loc 3 1506 10
 4241 059e 032B     	 cmp r3,#3
 4242 05a0 30D0     	 beq .L254
1507:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1508:../Libraries/XMCLib/src/xmc_usbh.c ****         /*Data toggle if NACK not received*/
1509:../Libraries/XMCLib/src/xmc_usbh.c ****         if (!is_nack[ch])
 4243              	 .loc 3 1509 21
 4244 05a2 2F4A     	 ldr r2,.L267+8
 4245 05a4 7B6B     	 ldr r3,[r7,#52]
 4246 05a6 1344     	 add r3,r3,r2
 4247 05a8 1B78     	 ldrb r3,[r3]
 4248              	 .loc 3 1509 13
 4249 05aa 83F00103 	 eor r3,r3,#1
 4250 05ae DBB2     	 uxtb r3,r3
 4251              	 .loc 3 1509 12
 4252 05b0 002B     	 cmp r3,#0
 4253 05b2 22D0     	 beq .L255
1510:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1511:../Libraries/XMCLib/src/xmc_usbh.c ****           switch (ptr_pipe->packet & (uint32_t)XMC_USBH_PACKET_DATA_Msk)
 4254              	 .loc 3 1511 27
 4255 05b4 7B6C     	 ldr r3,[r7,#68]
 4256 05b6 1B68     	 ldr r3,[r3]
 4257              	 .loc 3 1511 36
 4258 05b8 03F0F003 	 and r3,r3,#240
 4259              	 .loc 3 1511 11
 4260 05bc 102B     	 cmp r3,#16
 4261 05be 02D0     	 beq .L256
 4262 05c0 202B     	 cmp r3,#32
 4263 05c2 0DD0     	 beq .L257
1512:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1513:../Libraries/XMCLib/src/xmc_usbh.c ****             case XMC_USBH_PACKET_DATA0:
1514:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->packet   &= (uint32_t)~XMC_USBH_PACKET_DATA_Msk;
1515:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->packet   |= (uint32_t)XMC_USBH_PACKET_DATA1;
1516:../Libraries/XMCLib/src/xmc_usbh.c ****               break;
1517:../Libraries/XMCLib/src/xmc_usbh.c ****             case XMC_USBH_PACKET_DATA1:
1518:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->packet   &= (uint32_t)~XMC_USBH_PACKET_DATA_Msk;
1519:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->packet   |= (uint32_t)XMC_USBH_PACKET_DATA0;
1520:../Libraries/XMCLib/src/xmc_usbh.c ****               break;
1521:../Libraries/XMCLib/src/xmc_usbh.c ****             default:
1522:../Libraries/XMCLib/src/xmc_usbh.c ****               break;
 4264              	 .loc 3 1522 15
 4265 05c4 1EE0     	 b .L254
 4266              	.L256:
1514:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->packet   |= (uint32_t)XMC_USBH_PACKET_DATA1;
 4267              	 .loc 3 1514 34
 4268 05c6 7B6C     	 ldr r3,[r7,#68]
 4269 05c8 1B68     	 ldr r3,[r3]
 4270 05ca 23F0F002 	 bic r2,r3,#240
 4271 05ce 7B6C     	 ldr r3,[r7,#68]
 4272 05d0 1A60     	 str r2,[r3]
1515:../Libraries/XMCLib/src/xmc_usbh.c ****               break;
 4273              	 .loc 3 1515 34
 4274 05d2 7B6C     	 ldr r3,[r7,#68]
 4275 05d4 1B68     	 ldr r3,[r3]
 4276 05d6 43F02002 	 orr r2,r3,#32
 4277 05da 7B6C     	 ldr r3,[r7,#68]
 4278 05dc 1A60     	 str r2,[r3]
1516:../Libraries/XMCLib/src/xmc_usbh.c ****             case XMC_USBH_PACKET_DATA1:
 4279              	 .loc 3 1516 15
 4280 05de 11E0     	 b .L254
 4281              	.L257:
1518:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->packet   |= (uint32_t)XMC_USBH_PACKET_DATA0;
 4282              	 .loc 3 1518 34
 4283 05e0 7B6C     	 ldr r3,[r7,#68]
 4284 05e2 1B68     	 ldr r3,[r3]
 4285 05e4 23F0F002 	 bic r2,r3,#240
 4286 05e8 7B6C     	 ldr r3,[r7,#68]
 4287 05ea 1A60     	 str r2,[r3]
1519:../Libraries/XMCLib/src/xmc_usbh.c ****               break;
 4288              	 .loc 3 1519 34
 4289 05ec 7B6C     	 ldr r3,[r7,#68]
 4290 05ee 1B68     	 ldr r3,[r3]
 4291 05f0 43F01002 	 orr r2,r3,#16
 4292 05f4 7B6C     	 ldr r3,[r7,#68]
 4293 05f6 1A60     	 str r2,[r3]
1520:../Libraries/XMCLib/src/xmc_usbh.c ****             default:
 4294              	 .loc 3 1520 15
 4295 05f8 04E0     	 b .L254
 4296              	.L255:
1523:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1524:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1525:../Libraries/XMCLib/src/xmc_usbh.c ****         else
1526:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1527:../Libraries/XMCLib/src/xmc_usbh.c ****           is_nack[ch] = false;
 4297              	 .loc 3 1527 23
 4298 05fa 194A     	 ldr r2,.L267+8
 4299 05fc 7B6B     	 ldr r3,[r7,#52]
 4300 05fe 1344     	 add r3,r3,r2
 4301 0600 0022     	 movs r2,#0
 4302 0602 1A70     	 strb r2,[r3]
 4303              	.L254:
1528:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1529:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1530:../Libraries/XMCLib/src/xmc_usbh.c ****       if (((ptr_pipe->ep_type == (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT) && (ptr_pipe->interrupt_trig
 4304              	 .loc 3 1530 21
 4305 0604 7B6C     	 ldr r3,[r7,#68]
 4306 0606 9B7E     	 ldrb r3,[r3,#26]
 4307              	 .loc 3 1530 10
 4308 0608 032B     	 cmp r3,#3
 4309 060a 03D1     	 bne .L260
 4310              	 .loc 3 1530 84 discriminator 1
 4311 060c 7B6C     	 ldr r3,[r7,#68]
 4312 060e 5B7F     	 ldrb r3,[r3,#29]
 4313              	 .loc 3 1530 72 discriminator 1
 4314 0610 012B     	 cmp r3,#1
 4315 0612 03D0     	 beq .L261
 4316              	.L260:
1531:../Libraries/XMCLib/src/xmc_usbh.c ****           (ptr_pipe->ep_type != (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT))
 4317              	 .loc 3 1531 20 discriminator 3
 4318 0614 7B6C     	 ldr r3,[r7,#68]
 4319 0616 9B7E     	 ldrb r3,[r3,#26]
1530:../Libraries/XMCLib/src/xmc_usbh.c ****           (ptr_pipe->ep_type != (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT))
 4320              	 .loc 3 1530 114 discriminator 3
 4321 0618 032B     	 cmp r3,#3
 4322 061a 0ED0     	 beq .L253
 4323              	.L261:
1532:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1533:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe->interrupt_triggered = 0U;
 4324              	 .loc 3 1533 39
 4325 061c 7B6C     	 ldr r3,[r7,#68]
 4326 061e 0022     	 movs r2,#0
 4327 0620 5A77     	 strb r2,[r3,#29]
1534:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe->transfer_active = 1U;
 4328              	 .loc 3 1534 35
 4329 0622 7B6C     	 ldr r3,[r7,#68]
 4330 0624 0122     	 movs r2,#1
 4331 0626 1A77     	 strb r2,[r3,#28]
1535:../Libraries/XMCLib/src/xmc_usbh.c ****         (void)XMC_lStartTransfer (ptr_pipe, (((USB0_CH_TypeDef *)(XMC_USBH0_device.host_channel_reg
 4332              	 .loc 3 1535 83
 4333 0628 0B4B     	 ldr r3,.L267
 4334 062a 5A68     	 ldr r2,[r3,#4]
 4335              	 .loc 3 1535 109
 4336 062c 7B6B     	 ldr r3,[r7,#52]
 4337 062e 5B01     	 lsls r3,r3,#5
 4338              	 .loc 3 1535 15
 4339 0630 1344     	 add r3,r3,r2
 4340 0632 1946     	 mov r1,r3
 4341 0634 786C     	 ldr r0,[r7,#68]
 4342 0636 FFF7FEFF 	 bl XMC_lStartTransfer
 4343              	.L253:
1536:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1537:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1538:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_pipe++;
 4344              	 .loc 3 1538 13 discriminator 2
 4345 063a 7B6C     	 ldr r3,[r7,#68]
 4346 063c 2033     	 adds r3,r3,#32
 4347 063e 7B64     	 str r3,[r7,#68]
1501:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 4348              	 .loc 3 1501 44 discriminator 2
 4349 0640 7B6B     	 ldr r3,[r7,#52]
 4350 0642 0133     	 adds r3,r3,#1
 4351 0644 7B63     	 str r3,[r7,#52]
 4352              	.L252:
1501:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 4353              	 .loc 3 1501 3 discriminator 1
 4354 0646 7B6B     	 ldr r3,[r7,#52]
 4355 0648 0D2B     	 cmp r3,#13
 4356 064a 9ED9     	 bls .L262
1539:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1540:../Libraries/XMCLib/src/xmc_usbh.c **** }
 4357              	 .loc 3 1540 1
 4358 064c 00BF     	 nop
 4359 064e 00BF     	 nop
 4360 0650 4837     	 adds r7,r7,#72
 4361              	.LCFI136:
 4362              	 .cfi_def_cfa_offset 8
 4363 0652 BD46     	 mov sp,r7
 4364              	.LCFI137:
 4365              	 .cfi_def_cfa_register 13
 4366              	 
 4367 0654 80BD     	 pop {r7,pc}
 4368              	.L268:
 4369 0656 00BF     	 .align 2
 4370              	.L267:
 4371 0658 00000000 	 .word XMC_USBH0_device
 4372 065c 00000000 	 .word pipe
 4373 0660 00000000 	 .word is_nack
 4374              	 .cfi_endproc
 4375              	.LFE202:
 4377              	 .section .text.XMC_USBH_GetInterruptStatus,"ax",%progbits
 4378              	 .align 1
 4379              	 .global XMC_USBH_GetInterruptStatus
 4380              	 .syntax unified
 4381              	 .thumb
 4382              	 .thumb_func
 4383              	 .fpu fpv4-sp-d16
 4385              	XMC_USBH_GetInterruptStatus:
 4386              	.LFB203:
1541:../Libraries/XMCLib/src/xmc_usbh.c **** 
1542:../Libraries/XMCLib/src/xmc_usbh.c **** /*Function provides host mode interrupt status*/
1543:../Libraries/XMCLib/src/xmc_usbh.c **** uint32_t XMC_USBH_GetInterruptStatus(void)
1544:../Libraries/XMCLib/src/xmc_usbh.c **** {
 4387              	 .loc 3 1544 1
 4388              	 .cfi_startproc
 4389              	 
 4390              	 
 4391              	 
 4392 0000 80B4     	 push {r7}
 4393              	.LCFI138:
 4394              	 .cfi_def_cfa_offset 4
 4395              	 .cfi_offset 7,-4
 4396 0002 00AF     	 add r7,sp,#0
 4397              	.LCFI139:
 4398              	 .cfi_def_cfa_register 7
1545:../Libraries/XMCLib/src/xmc_usbh.c ****   return XMC_USBH0_device.global_register->GINTSTS_HOSTMODE;
 4399              	 .loc 3 1545 26
 4400 0004 034B     	 ldr r3,.L271
 4401 0006 1B68     	 ldr r3,[r3]
 4402              	 .loc 3 1545 42
 4403 0008 5B69     	 ldr r3,[r3,#20]
1546:../Libraries/XMCLib/src/xmc_usbh.c **** }
 4404              	 .loc 3 1546 1
 4405 000a 1846     	 mov r0,r3
 4406 000c BD46     	 mov sp,r7
 4407              	.LCFI140:
 4408              	 .cfi_def_cfa_register 13
 4409              	 
 4410 000e 5DF8047B 	 ldr r7,[sp],#4
 4411              	.LCFI141:
 4412              	 .cfi_restore 7
 4413              	 .cfi_def_cfa_offset 0
 4414 0012 7047     	 bx lr
 4415              	.L272:
 4416              	 .align 2
 4417              	.L271:
 4418 0014 00000000 	 .word XMC_USBH0_device
 4419              	 .cfi_endproc
 4420              	.LFE203:
 4422              	 .section .text.XMC_USBH_Select_VBUS,"ax",%progbits
 4423              	 .align 1
 4424              	 .global XMC_USBH_Select_VBUS
 4425              	 .syntax unified
 4426              	 .thumb
 4427              	 .thumb_func
 4428              	 .fpu fpv4-sp-d16
 4430              	XMC_USBH_Select_VBUS:
 4431              	.LFB204:
1547:../Libraries/XMCLib/src/xmc_usbh.c **** 
1548:../Libraries/XMCLib/src/xmc_usbh.c **** /*Function selects the port pin used as DRIVEVBUS*/
1549:../Libraries/XMCLib/src/xmc_usbh.c **** void XMC_USBH_Select_VBUS(XMC_GPIO_PORT_t *port, uint32_t pin)
1550:../Libraries/XMCLib/src/xmc_usbh.c **** {
 4432              	 .loc 3 1550 1
 4433              	 .cfi_startproc
 4434              	 
 4435              	 
 4436 0000 80B5     	 push {r7,lr}
 4437              	.LCFI142:
 4438              	 .cfi_def_cfa_offset 8
 4439              	 .cfi_offset 7,-8
 4440              	 .cfi_offset 14,-4
 4441 0002 82B0     	 sub sp,sp,#8
 4442              	.LCFI143:
 4443              	 .cfi_def_cfa_offset 16
 4444 0004 00AF     	 add r7,sp,#0
 4445              	.LCFI144:
 4446              	 .cfi_def_cfa_register 7
 4447 0006 7860     	 str r0,[r7,#4]
 4448 0008 3960     	 str r1,[r7]
1551:../Libraries/XMCLib/src/xmc_usbh.c ****   VBUS_port = port;
 4449              	 .loc 3 1551 13
 4450 000a 094A     	 ldr r2,.L274
 4451 000c 7B68     	 ldr r3,[r7,#4]
 4452 000e 1360     	 str r3,[r2]
1552:../Libraries/XMCLib/src/xmc_usbh.c ****   VBUS_pin = pin;
 4453              	 .loc 3 1552 12
 4454 0010 084A     	 ldr r2,.L274+4
 4455 0012 3B68     	 ldr r3,[r7]
 4456 0014 1360     	 str r3,[r2]
1553:../Libraries/XMCLib/src/xmc_usbh.c **** 
1554:../Libraries/XMCLib/src/xmc_usbh.c ****   /*Configure the port pin alternate function*/
1555:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_GPIO_SetMode(VBUS_port, (uint8_t)VBUS_pin, XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1);
 4457              	 .loc 3 1555 3
 4458 0016 064B     	 ldr r3,.L274
 4459 0018 1B68     	 ldr r3,[r3]
 4460 001a 064A     	 ldr r2,.L274+4
 4461 001c 1268     	 ldr r2,[r2]
 4462 001e D1B2     	 uxtb r1,r2
 4463 0020 8822     	 movs r2,#136
 4464 0022 1846     	 mov r0,r3
 4465 0024 FFF7FEFF 	 bl XMC_GPIO_SetMode
1556:../Libraries/XMCLib/src/xmc_usbh.c **** }
 4466              	 .loc 3 1556 1
 4467 0028 00BF     	 nop
 4468 002a 0837     	 adds r7,r7,#8
 4469              	.LCFI145:
 4470              	 .cfi_def_cfa_offset 8
 4471 002c BD46     	 mov sp,r7
 4472              	.LCFI146:
 4473              	 .cfi_def_cfa_register 13
 4474              	 
 4475 002e 80BD     	 pop {r7,pc}
 4476              	.L275:
 4477              	 .align 2
 4478              	.L274:
 4479 0030 00000000 	 .word VBUS_port
 4480 0034 00000000 	 .word VBUS_pin
 4481              	 .cfi_endproc
 4482              	.LFE204:
 4484              	 .section .text.XMC_USBH_TurnOffResumeBit,"ax",%progbits
 4485              	 .align 1
 4486              	 .global XMC_USBH_TurnOffResumeBit
 4487              	 .syntax unified
 4488              	 .thumb
 4489              	 .thumb_func
 4490              	 .fpu fpv4-sp-d16
 4492              	XMC_USBH_TurnOffResumeBit:
 4493              	.LFB205:
1557:../Libraries/XMCLib/src/xmc_usbh.c **** 
1558:../Libraries/XMCLib/src/xmc_usbh.c **** /*Function asserts the remote wakeup request by device by clearing the resume bit*/
1559:../Libraries/XMCLib/src/xmc_usbh.c **** void XMC_USBH_TurnOffResumeBit(void)
1560:../Libraries/XMCLib/src/xmc_usbh.c **** {
 4494              	 .loc 3 1560 1
 4495              	 .cfi_startproc
 4496              	 
 4497              	 
 4498              	 
 4499 0000 80B4     	 push {r7}
 4500              	.LCFI147:
 4501              	 .cfi_def_cfa_offset 4
 4502              	 .cfi_offset 7,-4
 4503 0002 83B0     	 sub sp,sp,#12
 4504              	.LCFI148:
 4505              	 .cfi_def_cfa_offset 16
 4506 0004 00AF     	 add r7,sp,#0
 4507              	.LCFI149:
 4508              	 .cfi_def_cfa_register 7
1561:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt;
1562:../Libraries/XMCLib/src/xmc_usbh.c ****   /*Clear resume bit*/
1563:../Libraries/XMCLib/src/xmc_usbh.c ****   hprt = XMC_USBH0_device.global_register->HPRT;
 4509              	 .loc 3 1563 26
 4510 0006 0C4B     	 ldr r3,.L277
 4511 0008 1B68     	 ldr r3,[r3]
 4512              	 .loc 3 1563 8
 4513 000a D3F84034 	 ldr r3,[r3,#1088]
 4514 000e 7B60     	 str r3,[r7,#4]
1564:../Libraries/XMCLib/src/xmc_usbh.c ****   hprt &= (uint32_t)~(USB_HPRT_PrtEna_Msk);
 4515              	 .loc 3 1564 8
 4516 0010 7B68     	 ldr r3,[r7,#4]
 4517 0012 23F00403 	 bic r3,r3,#4
 4518 0016 7B60     	 str r3,[r7,#4]
1565:../Libraries/XMCLib/src/xmc_usbh.c ****   hprt &= (uint32_t)~((uint32_t)USB_HPRT_PrtRes_Msk);
 4519              	 .loc 3 1565 8
 4520 0018 7B68     	 ldr r3,[r7,#4]
 4521 001a 23F04003 	 bic r3,r3,#64
 4522 001e 7B60     	 str r3,[r7,#4]
1566:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_device.global_register->HPRT = hprt;
 4523              	 .loc 3 1566 19
 4524 0020 054B     	 ldr r3,.L277
 4525 0022 1B68     	 ldr r3,[r3]
 4526              	 .loc 3 1566 42
 4527 0024 7A68     	 ldr r2,[r7,#4]
 4528 0026 C3F84024 	 str r2,[r3,#1088]
1567:../Libraries/XMCLib/src/xmc_usbh.c **** }
 4529              	 .loc 3 1567 1
 4530 002a 00BF     	 nop
 4531 002c 0C37     	 adds r7,r7,#12
 4532              	.LCFI150:
 4533              	 .cfi_def_cfa_offset 4
 4534 002e BD46     	 mov sp,r7
 4535              	.LCFI151:
 4536              	 .cfi_def_cfa_register 13
 4537              	 
 4538 0030 5DF8047B 	 ldr r7,[sp],#4
 4539              	.LCFI152:
 4540              	 .cfi_restore 7
 4541              	 .cfi_def_cfa_offset 0
 4542 0034 7047     	 bx lr
 4543              	.L278:
 4544 0036 00BF     	 .align 2
 4545              	.L277:
 4546 0038 00000000 	 .word XMC_USBH0_device
 4547              	 .cfi_endproc
 4548              	.LFE205:
 4550              	 .global Driver_USBH0
 4551              	 .section .rodata.Driver_USBH0,"a"
 4552              	 .align 2
 4555              	Driver_USBH0:
 4556 0000 00000000 	 .word XMC_USBH_GetVersion
 4557 0004 00000000 	 .word XMC_USBH_GetCapabilities
 4558 0008 00000000 	 .word XMC_USBH_Initialize
 4559 000c 00000000 	 .word XMC_USBH_Uninitialize
 4560 0010 00000000 	 .word XMC_USBH_PowerControl
 4561 0014 00000000 	 .word XMC_USBH_PortVbusOnOff
 4562 0018 00000000 	 .word XMC_USBH_PortReset
 4563 001c 00000000 	 .word XMC_USBH_PortSuspend
 4564 0020 00000000 	 .word XMC_USBH_PortResume
 4565 0024 00000000 	 .word XMC_USBH_PortGetState
 4566 0028 00000000 	 .word XMC_USBH_PipeCreate
 4567 002c 00000000 	 .word XMC_USBH_PipeModify
 4568 0030 00000000 	 .word XMC_USBH_PipeDelete
 4569 0034 00000000 	 .word XMC_USBH_PipeReset
 4570 0038 00000000 	 .word XMC_USBH_PipeTransfer
 4571 003c 00000000 	 .word XMC_USBH_PipeTransferGetResult
 4572 0040 00000000 	 .word XMC_USBH_PipeTransferAbort
 4573 0044 00000000 	 .word XMC_USBH_GetFrameNumber
 4574              	 .section .text.XMC_USBH_osDelay,"ax",%progbits
 4575              	 .align 1
 4576              	 .weak XMC_USBH_osDelay
 4577              	 .syntax unified
 4578              	 .thumb
 4579              	 .thumb_func
 4580              	 .fpu fpv4-sp-d16
 4582              	XMC_USBH_osDelay:
 4583              	.LFB206:
1568:../Libraries/XMCLib/src/xmc_usbh.c **** 
1569:../Libraries/XMCLib/src/xmc_usbh.c **** 
1570:../Libraries/XMCLib/src/xmc_usbh.c **** 
1571:../Libraries/XMCLib/src/xmc_usbh.c **** /*USB host driver assembling all the implementation into a single CMSIS compliant structure type*/
1572:../Libraries/XMCLib/src/xmc_usbh.c **** const XMC_USBH_DRIVER_t Driver_USBH0 =
1573:../Libraries/XMCLib/src/xmc_usbh.c **** {
1574:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_GetVersion,
1575:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_GetCapabilities,
1576:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_Initialize,
1577:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_Uninitialize,
1578:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PowerControl,
1579:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PortVbusOnOff,
1580:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PortReset,
1581:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PortSuspend,
1582:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PortResume,
1583:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PortGetState,
1584:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeCreate,
1585:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeModify,
1586:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeDelete,
1587:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeReset,
1588:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeTransfer,
1589:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeTransferGetResult,
1590:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeTransferAbort,
1591:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_GetFrameNumber
1592:../Libraries/XMCLib/src/xmc_usbh.c **** };
1593:../Libraries/XMCLib/src/xmc_usbh.c **** 
1594:../Libraries/XMCLib/src/xmc_usbh.c **** 
1595:../Libraries/XMCLib/src/xmc_usbh.c **** /*Weak definition of delay function*/
1596:../Libraries/XMCLib/src/xmc_usbh.c **** __WEAK uint8_t XMC_USBH_osDelay(uint32_t MS)
1597:../Libraries/XMCLib/src/xmc_usbh.c **** {
 4584              	 .loc 3 1597 1
 4585              	 .cfi_startproc
 4586              	 
 4587              	 
 4588              	 
 4589 0000 80B4     	 push {r7}
 4590              	.LCFI153:
 4591              	 .cfi_def_cfa_offset 4
 4592              	 .cfi_offset 7,-4
 4593 0002 83B0     	 sub sp,sp,#12
 4594              	.LCFI154:
 4595              	 .cfi_def_cfa_offset 16
 4596 0004 00AF     	 add r7,sp,#0
 4597              	.LCFI155:
 4598              	 .cfi_def_cfa_register 7
 4599 0006 7860     	 str r0,[r7,#4]
 4600              	.L280:
1598:../Libraries/XMCLib/src/xmc_usbh.c ****   (void)MS;
1599:../Libraries/XMCLib/src/xmc_usbh.c ****   /*A precise time delay implementation for this function has to be provided*/
1600:../Libraries/XMCLib/src/xmc_usbh.c ****   while (1)
 4601              	 .loc 3 1600 9 discriminator 1
 4602 0008 FEE7     	 b .L280
 4603              	 .cfi_endproc
 4604              	.LFE206:
 4606              	 .text
 4607              	.Letext0:
 4608              	 .file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\include\\machine\\_default_types.h"
 4609              	 .file 5 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 4610              	 .file 6 "C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Infineon/XMC4700_series/Include/XMC4700.h"
 4611              	 .file 7 "C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc/xmc4_scu.h"
 4612              	 .file 8 "C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc/xmc4_gpio.h"
 4613              	 .file 9 "C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc/xmc_usbh.h"
DEFINED SYMBOLS
                            *ABS*:00000000 xmc_usbh.c
    {standard input}:17     .text.__NVIC_EnableIRQ:00000000 $t
    {standard input}:24     .text.__NVIC_EnableIRQ:00000000 __NVIC_EnableIRQ
    {standard input}:82     .text.__NVIC_EnableIRQ:00000038 $d
    {standard input}:87     .text.__NVIC_DisableIRQ:00000000 $t
    {standard input}:93     .text.__NVIC_DisableIRQ:00000000 __NVIC_DisableIRQ
    {standard input}:176    .text.__NVIC_DisableIRQ:00000044 $d
    {standard input}:181    .text.__NVIC_ClearPendingIRQ:00000000 $t
    {standard input}:187    .text.__NVIC_ClearPendingIRQ:00000000 __NVIC_ClearPendingIRQ
    {standard input}:243    .text.__NVIC_ClearPendingIRQ:00000038 $d
    {standard input}:248    .text.__NVIC_SetPriority:00000000 $t
    {standard input}:254    .text.__NVIC_SetPriority:00000000 __NVIC_SetPriority
    {standard input}:328    .text.__NVIC_SetPriority:0000004c $d
    {standard input}:334    .rodata.xmc_usbh_driver_version:00000000 $d
    {standard input}:337    .rodata.xmc_usbh_driver_version:00000000 xmc_usbh_driver_version
    {standard input}:341    .data.VBUS_port:00000000 $d
    {standard input}:344    .data.VBUS_port:00000000 VBUS_port
    {standard input}:347    .data.VBUS_pin:00000000 $d
    {standard input}:350    .data.VBUS_pin:00000000 VBUS_pin
    {standard input}:353    .bss.is_nack:00000000 $d
    {standard input}:356    .bss.is_nack:00000000 is_nack
    {standard input}:359    .rodata.xmc_usbh_driver_capabilities:00000000 $d
    {standard input}:362    .rodata.xmc_usbh_driver_capabilities:00000000 xmc_usbh_driver_capabilities
    {standard input}:368    .data.XMC_USBH0_device:00000000 $d
    {standard input}:371    .data.XMC_USBH0_device:00000000 XMC_USBH0_device
    {standard input}:381    .bss.pipe:00000000 $d
    {standard input}:384    .bss.pipe:00000000 pipe
    {standard input}:387    .bss.XMC_USBH0_dfifo_ptr:00000000 $d
    {standard input}:390    .bss.XMC_USBH0_dfifo_ptr:00000000 XMC_USBH0_dfifo_ptr
    {standard input}:393    .text.XMC_lClockGating:00000000 $t
    {standard input}:399    .text.XMC_lClockGating:00000000 XMC_lClockGating
    {standard input}:450    .text.XMC_lClockGating:0000002c $d
    {standard input}:455    .text.XMC_lTriggerHaltChannel:00000000 $t
    {standard input}:461    .text.XMC_lTriggerHaltChannel:00000000 XMC_lTriggerHaltChannel
    {standard input}:508    .text.XMC_lStartTransfer:00000000 $t
    {standard input}:514    .text.XMC_lStartTransfer:00000000 XMC_lStartTransfer
    {standard input}:695    .text.XMC_lStartTransfer:00000104 $d
    {standard input}:699    .text.XMC_lStartTransfer:00000114 $t
    {standard input}:952    .text.XMC_lStartTransfer:0000026c $d
    {standard input}:959    .text.XMC_USBH_GetVersion:00000000 $t
    {standard input}:965    .text.XMC_USBH_GetVersion:00000000 XMC_USBH_GetVersion
    {standard input}:1008   .text.XMC_USBH_GetVersion:00000028 $d
    {standard input}:1013   .text.XMC_USBH_GetCapabilities:00000000 $t
    {standard input}:1019   .text.XMC_USBH_GetCapabilities:00000000 XMC_USBH_GetCapabilities
    {standard input}:1055   .text.XMC_USBH_Initialize:00000000 $t
    {standard input}:1061   .text.XMC_USBH_Initialize:00000000 XMC_USBH_Initialize
    {standard input}:1152   .text.XMC_USBH_Initialize:0000006c $d
    {standard input}:1160   .text.XMC_USBH_Uninitialize:00000000 $t
    {standard input}:1166   .text.XMC_USBH_Uninitialize:00000000 XMC_USBH_Uninitialize
    {standard input}:1206   .text.XMC_USBH_PowerControl:00000000 XMC_USBH_PowerControl
    {standard input}:1195   .text.XMC_USBH_Uninitialize:00000018 $d
    {standard input}:1200   .text.XMC_USBH_PowerControl:00000000 $t
    {standard input}:4582   .text.XMC_USBH_osDelay:00000000 XMC_USBH_osDelay
    {standard input}:1535   .text.XMC_USBH_PowerControl:000001ec $d
    {standard input}:1545   .text.XMC_USBH_PortVbusOnOff:00000000 $t
    {standard input}:1551   .text.XMC_USBH_PortVbusOnOff:00000000 XMC_USBH_PortVbusOnOff
    {standard input}:1658   .text.XMC_USBH_PortVbusOnOff:00000090 $d
    {standard input}:1665   .text.XMC_USBH_PortReset:00000000 $t
    {standard input}:1671   .text.XMC_USBH_PortReset:00000000 XMC_USBH_PortReset
    {standard input}:1794   .text.XMC_USBH_PortReset:000000a4 $d
    {standard input}:1799   .text.XMC_USBH_PortSuspend:00000000 $t
    {standard input}:1805   .text.XMC_USBH_PortSuspend:00000000 XMC_USBH_PortSuspend
    {standard input}:1898   .text.XMC_USBH_PortSuspend:00000074 $d
    {standard input}:1903   .text.XMC_USBH_PortResume:00000000 $t
    {standard input}:1909   .text.XMC_USBH_PortResume:00000000 XMC_USBH_PortResume
    {standard input}:2016   .text.XMC_USBH_PortResume:00000090 $d
    {standard input}:2021   .text.XMC_USBH_PortGetState:00000000 $t
    {standard input}:2027   .text.XMC_USBH_PortGetState:00000000 XMC_USBH_PortGetState
    {standard input}:2130   .text.XMC_USBH_PortGetState:00000088 $d
    {standard input}:2135   .text.XMC_USBH_PipeCreate:00000000 $t
    {standard input}:2141   .text.XMC_USBH_PipeCreate:00000000 XMC_USBH_PipeCreate
    {standard input}:2304   .text.XMC_USBH_PipeCreate:000000e8 $d
    {standard input}:2308   .text.XMC_USBH_PipeCreate:000000f8 $t
    {standard input}:2368   .text.XMC_USBH_PipeCreate:00000140 $d
    {standard input}:2374   .text.XMC_USBH_PipeModify:00000000 $t
    {standard input}:2380   .text.XMC_USBH_PipeModify:00000000 XMC_USBH_PipeModify
    {standard input}:2506   .text.XMC_USBH_PipeModify:000000a0 $d
    {standard input}:2513   .text.XMC_USBH_PipeDelete:00000000 $t
    {standard input}:2519   .text.XMC_USBH_PipeDelete:00000000 XMC_USBH_PipeDelete
    {standard input}:2623   .text.XMC_USBH_PipeDelete:0000007c $d
    {standard input}:2629   .text.XMC_USBH_PipeReset:00000000 $t
    {standard input}:2635   .text.XMC_USBH_PipeReset:00000000 XMC_USBH_PipeReset
    {standard input}:2734   .text.XMC_USBH_PipeReset:00000070 $d
    {standard input}:2740   .text.XMC_USBH_PipeTransfer:00000000 $t
    {standard input}:2746   .text.XMC_USBH_PipeTransfer:00000000 XMC_USBH_PipeTransfer
    {standard input}:2945   .text.XMC_USBH_PipeTransfer:00000110 $d
    {standard input}:2951   .text.XMC_USBH_PipeTransferGetResult:00000000 $t
    {standard input}:2957   .text.XMC_USBH_PipeTransferGetResult:00000000 XMC_USBH_PipeTransferGetResult
    {standard input}:3019   .text.XMC_USBH_PipeTransferGetResult:00000038 $d
    {standard input}:3025   .text.XMC_USBH_PipeTransferAbort:00000000 $t
    {standard input}:3031   .text.XMC_USBH_PipeTransferAbort:00000000 XMC_USBH_PipeTransferAbort
    {standard input}:3190   .text.XMC_USBH_PipeTransferAbort:000000d0 $d
    {standard input}:3196   .text.XMC_USBH_GetFrameNumber:00000000 $t
    {standard input}:3202   .text.XMC_USBH_GetFrameNumber:00000000 XMC_USBH_GetFrameNumber
    {standard input}:3260   .text.XMC_USBH_GetFrameNumber:00000034 $d
    {standard input}:3265   .text.XMC_USBH_HandleIrq:00000000 $t
    {standard input}:3272   .text.XMC_USBH_HandleIrq:00000000 XMC_USBH_HandleIrq
    {standard input}:3661   .text.XMC_USBH_HandleIrq:00000234 $d
    {standard input}:3666   .text.XMC_USBH_HandleIrq:00000240 $t
    {standard input}:4071   .text.XMC_USBH_HandleIrq:000004a4 $d
    {standard input}:4076   .text.XMC_USBH_HandleIrq:000004b0 $t
    {standard input}:4371   .text.XMC_USBH_HandleIrq:00000658 $d
    {standard input}:4378   .text.XMC_USBH_GetInterruptStatus:00000000 $t
    {standard input}:4385   .text.XMC_USBH_GetInterruptStatus:00000000 XMC_USBH_GetInterruptStatus
    {standard input}:4418   .text.XMC_USBH_GetInterruptStatus:00000014 $d
    {standard input}:4423   .text.XMC_USBH_Select_VBUS:00000000 $t
    {standard input}:4430   .text.XMC_USBH_Select_VBUS:00000000 XMC_USBH_Select_VBUS
    {standard input}:4479   .text.XMC_USBH_Select_VBUS:00000030 $d
    {standard input}:4485   .text.XMC_USBH_TurnOffResumeBit:00000000 $t
    {standard input}:4492   .text.XMC_USBH_TurnOffResumeBit:00000000 XMC_USBH_TurnOffResumeBit
    {standard input}:4546   .text.XMC_USBH_TurnOffResumeBit:00000038 $d
    {standard input}:4555   .rodata.Driver_USBH0:00000000 Driver_USBH0
    {standard input}:4552   .rodata.Driver_USBH0:00000000 $d
    {standard input}:4575   .text.XMC_USBH_osDelay:00000000 $t

UNDEFINED SYMBOLS
XMC_SCU_CLOCK_GatePeripheralClock
XMC_SCU_CLOCK_UngatePeripheralClock
XMC_GPIO_SetMode
XMC_SCU_POWER_DisableUsb
XMC_SCU_RESET_AssertPeripheralReset
memset
XMC_SCU_RESET_DeassertPeripheralReset
XMC_SCU_POWER_EnableUsb
