static void F_1 ( void T_1 * V_1 , T_2 V_2 )\r\n{\r\nT_2 V_3 , V_4 ;\r\nint V_5 ;\r\nV_3 = F_2 ( V_6 ) ;\r\nfor ( V_5 = 0 ; V_5 < V_7 ; V_5 ++ )\r\nV_3 &= ~ F_3 ( V_8 [ V_5 ] ) ;\r\nV_3 |= F_3 ( V_8 [ 0 ] ) ;\r\nF_4 ( V_3 , V_6 ) ;\r\nV_4 = F_2 ( V_6 ) ;\r\nfor ( V_5 = 0 ; V_5 < V_7 ; V_5 ++ )\r\nV_4 |= F_3 ( V_8 [ V_5 ] ) ;\r\nF_5 ( 3000 ) ;\r\nasm volatile (\r\n".balign 32\n\t"\r\n"str %[srcmd], [%[sdram_reg]]\n\t"\r\n"mov r1, #50\n\t"\r\n"1: subs r1, r1, #1\n\t"\r\n"bne 1b\n\t"\r\n"str %[ackcmd], [%[gpio_ctrl]]\n\t"\r\n"b .\n\t"\r\n: : [srcmd] "r" (srcmd), [sdram_reg] "r" (sdram_reg),\r\n[ackcmd] "r" (ackcmd), [gpio_ctrl] "r" (gpio_ctrl) : "r1");\r\n}\r\nstatic int F_6 ( void )\r\n{\r\nstruct V_9 * V_10 ;\r\nstruct V_9 * V_11 ;\r\nint V_12 = 0 , V_5 ;\r\nif ( ! F_7 ( L_1 ) )\r\nreturn - V_13 ;\r\nV_10 = F_8 ( NULL , L_2 ) ;\r\nif ( ! V_10 )\r\nreturn - V_13 ;\r\nfor ( V_5 = 0 ; V_5 < V_7 ; V_5 ++ ) {\r\nchar * V_14 ;\r\nstruct V_15 args ;\r\nV_16 [ V_5 ] = F_9 ( V_10 , L_3 , V_5 ) ;\r\nif ( V_16 [ V_5 ] < 0 ) {\r\nV_12 = - V_13 ;\r\ngoto V_17;\r\n}\r\nV_14 = F_10 ( V_18 , L_4 , V_5 ) ;\r\nif ( ! V_14 ) {\r\nV_12 = - V_19 ;\r\ngoto V_17;\r\n}\r\nV_12 = F_11 ( V_16 [ V_5 ] , V_14 ) ;\r\nif ( V_12 < 0 ) {\r\nF_12 ( V_14 ) ;\r\ngoto V_17;\r\n}\r\nV_12 = F_13 ( V_16 [ V_5 ] , 0 ) ;\r\nif ( V_12 < 0 ) {\r\nF_14 ( V_16 [ V_5 ] ) ;\r\nF_12 ( V_14 ) ;\r\ngoto V_17;\r\n}\r\nV_12 = F_15 ( V_10 , L_3 , 2 ,\r\nV_5 , & args ) ;\r\nif ( V_12 < 0 ) {\r\nF_14 ( V_16 [ V_5 ] ) ;\r\nF_12 ( V_14 ) ;\r\ngoto V_17;\r\n}\r\nV_11 = args . V_10 ;\r\nV_8 [ V_5 ] = args . args [ 0 ] ;\r\n}\r\nV_6 = F_16 ( V_11 , 0 ) ;\r\nif ( ! V_6 )\r\nreturn - V_19 ;\r\nF_17 ( F_1 ) ;\r\nV_17:\r\nF_18 ( V_10 ) ;\r\nreturn V_12 ;\r\n}
