<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/dv/sv/spi_agent/spi_agent_cfg.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a>
<a href="#l-48">48</a>
<a href="#l-49">49</a>
<a href="#l-50">50</a>
<a href="#l-51">51</a>
<a href="#l-52">52</a>
<a href="#l-53">53</a>
<a href="#l-54">54</a>
<a href="#l-55">55</a>
<a href="#l-56">56</a>
<a href="#l-57">57</a>
<a href="#l-58">58</a>
<a href="#l-59">59</a>
<a href="#l-60">60</a>
<a href="#l-61">61</a>
<a href="#l-62">62</a>
<a href="#l-63">63</a>
<a href="#l-64">64</a>
<a href="#l-65">65</a>
<a href="#l-66">66</a>
<a href="#l-67">67</a>
<a href="#l-68">68</a>
<a href="#l-69">69</a>
<a href="#l-70">70</a>
<a href="#l-71">71</a>
<a href="#l-72">72</a>
<a href="#l-73">73</a>
<a href="#l-74">74</a>
<a href="#l-75">75</a>
<a href="#l-76">76</a>
<a href="#l-77">77</a>
<a href="#l-78">78</a>
<a href="#l-79">79</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a>
<a name="l-5"></a><span class="k">class</span> <span class="n">spi_agent_cfg</span> <span class="k">extends</span> <span class="n">dv_base_agent_cfg</span><span class="p">;</span>
<a name="l-6"></a>
<a name="l-7"></a>  <span class="c1">// agent cfg knobs</span>
<a name="l-8"></a>  <span class="k">bit</span>             <span class="n">is_active</span>  <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>   <span class="c1">// active driver or passive monitor</span>
<a name="l-9"></a>  <span class="k">bit</span>             <span class="n">en_cov</span>     <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>   <span class="c1">// enable coverage</span>
<a name="l-10"></a>  <span class="k">bit</span>             <span class="n">en_monitor_collect_trans</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span> <span class="c1">// enable monitor to collect trans on-the-fly</span>
<a name="l-11"></a>  <span class="k">bit</span>             <span class="n">en_monitor_checks</span>        <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span> <span class="c1">// enable checkers in monitor</span>
<a name="l-12"></a>  <span class="n">if_mode_e</span>       <span class="n">mode</span><span class="p">;</span>               <span class="c1">// host or device mode</span>
<a name="l-13"></a>
<a name="l-14"></a>  <span class="c1">// host mode cfg knobs</span>
<a name="l-15"></a>  <span class="k">time</span>            <span class="n">sck_period_ps</span> <span class="o">=</span> <span class="mh">50</span><span class="n">_000</span><span class="p">;</span> <span class="c1">// 20MHz</span>
<a name="l-16"></a>  <span class="k">bit</span>             <span class="n">sck_polarity</span><span class="p">;</span>       <span class="c1">// aka CPOL</span>
<a name="l-17"></a>  <span class="k">bit</span>             <span class="n">sck_phase</span><span class="p">;</span>          <span class="c1">// aka CPHA</span>
<a name="l-18"></a>  <span class="k">bit</span>             <span class="n">host_bit_dir</span><span class="p">;</span>       <span class="c1">// 1 - lsb -&gt; msb, 0 - msb -&gt; lsb</span>
<a name="l-19"></a>  <span class="k">bit</span>             <span class="n">device_bit_dir</span><span class="p">;</span>     <span class="c1">// 1 - lsb -&gt; msb, 0 - msb -&gt; lsb</span>
<a name="l-20"></a>  <span class="k">bit</span>             <span class="n">sck_on</span><span class="p">;</span>             <span class="c1">// keep sck on</span>
<a name="l-21"></a>  <span class="c1">// how many bytes monitor samples per transaction</span>
<a name="l-22"></a>  <span class="k">int</span>             <span class="n">num_bytes_per_trans_in_mon</span> <span class="o">=</span> <span class="mh">4</span><span class="p">;</span>
<a name="l-23"></a>
<a name="l-24"></a>  <span class="c1">// enable randomly injecting extra delay between 2 sck/word</span>
<a name="l-25"></a>  <span class="k">bit</span>  <span class="n">en_extra_dly_btw_sck</span><span class="p">;</span>
<a name="l-26"></a>  <span class="n">uint</span> <span class="n">max_extra_dly_ns_btw_sck</span>     <span class="o">=</span> <span class="mh">100</span><span class="p">;</span>  <span class="c1">// small delay to avoid transfer timeout</span>
<a name="l-27"></a>  <span class="n">uint</span> <span class="n">extra_dly_chance_pc_btw_sck</span>  <span class="o">=</span> <span class="mh">5</span><span class="p">;</span>    <span class="c1">// percentage of extra delay btw each spi clock edge</span>
<a name="l-28"></a>  <span class="c1">// Note: can&#39;t handle word delay, if a word is splitted into multiple csb.</span>
<a name="l-29"></a>  <span class="c1">// In that case, control delay in seq level</span>
<a name="l-30"></a>  <span class="k">bit</span>  <span class="n">en_extra_dly_btw_word</span><span class="p">;</span>
<a name="l-31"></a>  <span class="n">uint</span> <span class="n">max_extra_dly_ns_btw_word</span>    <span class="o">=</span> <span class="mh">1000</span><span class="p">;</span> <span class="c1">// no timeout btw word</span>
<a name="l-32"></a>  <span class="n">uint</span> <span class="n">extra_dly_chance_pc_btw_word</span> <span class="o">=</span> <span class="mh">5</span><span class="p">;</span>    <span class="c1">// percentage of extra delay btw each word</span>
<a name="l-33"></a>
<a name="l-34"></a>  <span class="c1">// interface handle used by driver, monitor &amp; the sequencer</span>
<a name="l-35"></a>  <span class="k">virtual</span> <span class="n">spi_if</span>  <span class="n">vif</span><span class="p">;</span>
<a name="l-36"></a>
<a name="l-37"></a>  <span class="no">`uvm_object_utils_begin</span><span class="p">(</span><span class="n">spi_agent_cfg</span><span class="p">)</span>
<a name="l-38"></a>    <span class="no">`uvm_field_int</span> <span class="p">(</span><span class="n">is_active</span><span class="p">,</span>        <span class="n">UVM_DEFAULT</span><span class="p">)</span>
<a name="l-39"></a>    <span class="no">`uvm_field_int</span> <span class="p">(</span><span class="n">en_cov</span><span class="p">,</span>           <span class="n">UVM_DEFAULT</span><span class="p">)</span>
<a name="l-40"></a>    <span class="no">`uvm_field_enum</span><span class="p">(</span><span class="n">if_mode_e</span><span class="p">,</span> <span class="n">mode</span><span class="p">,</span>  <span class="n">UVM_DEFAULT</span><span class="p">)</span>
<a name="l-41"></a>    <span class="no">`uvm_field_int</span> <span class="p">(</span><span class="n">sck_period_ps</span><span class="p">,</span>    <span class="n">UVM_DEFAULT</span><span class="p">)</span>
<a name="l-42"></a>    <span class="no">`uvm_field_int</span> <span class="p">(</span><span class="n">sck_polarity</span><span class="p">,</span>     <span class="n">UVM_DEFAULT</span><span class="p">)</span>
<a name="l-43"></a>    <span class="no">`uvm_field_int</span> <span class="p">(</span><span class="n">sck_phase</span><span class="p">,</span>        <span class="n">UVM_DEFAULT</span><span class="p">)</span>
<a name="l-44"></a>    <span class="no">`uvm_field_int</span> <span class="p">(</span><span class="n">host_bit_dir</span><span class="p">,</span>     <span class="n">UVM_DEFAULT</span><span class="p">)</span>
<a name="l-45"></a>    <span class="no">`uvm_field_int</span> <span class="p">(</span><span class="n">device_bit_dir</span><span class="p">,</span>   <span class="n">UVM_DEFAULT</span><span class="p">)</span>
<a name="l-46"></a>    <span class="no">`uvm_field_int</span> <span class="p">(</span><span class="n">en_extra_dly_btw_sck</span><span class="p">,</span>         <span class="n">UVM_DEFAULT</span><span class="p">)</span>
<a name="l-47"></a>    <span class="no">`uvm_field_int</span> <span class="p">(</span><span class="n">max_extra_dly_ns_btw_sck</span><span class="p">,</span>     <span class="n">UVM_DEFAULT</span><span class="p">)</span>
<a name="l-48"></a>    <span class="no">`uvm_field_int</span> <span class="p">(</span><span class="n">extra_dly_chance_pc_btw_sck</span><span class="p">,</span>  <span class="n">UVM_DEFAULT</span><span class="p">)</span>
<a name="l-49"></a>    <span class="no">`uvm_field_int</span> <span class="p">(</span><span class="n">en_extra_dly_btw_word</span><span class="p">,</span>        <span class="n">UVM_DEFAULT</span><span class="p">)</span>
<a name="l-50"></a>    <span class="no">`uvm_field_int</span> <span class="p">(</span><span class="n">max_extra_dly_ns_btw_word</span><span class="p">,</span>    <span class="n">UVM_DEFAULT</span><span class="p">)</span>
<a name="l-51"></a>    <span class="no">`uvm_field_int</span> <span class="p">(</span><span class="n">extra_dly_chance_pc_btw_word</span><span class="p">,</span> <span class="n">UVM_DEFAULT</span><span class="p">)</span>
<a name="l-52"></a>  <span class="no">`uvm_object_utils_end</span>
<a name="l-53"></a>
<a name="l-54"></a>  <span class="no">`uvm_object_new</span>
<a name="l-55"></a>
<a name="l-56"></a>  <span class="k">virtual</span> <span class="k">task</span> <span class="n">wait_sck_edge</span><span class="p">(</span><span class="n">sck_edge_type_e</span> <span class="n">sck_edge_type</span><span class="p">);</span>
<a name="l-57"></a>    <span class="k">bit</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">sck_mode</span> <span class="o">=</span> <span class="p">{</span><span class="n">sck_polarity</span><span class="p">,</span> <span class="n">sck_phase</span><span class="p">};</span>
<a name="l-58"></a>    <span class="k">bit</span>       <span class="n">wait_posedge</span><span class="p">;</span>
<a name="l-59"></a>
<a name="l-60"></a>    <span class="c1">// sck polarity   slk_phase       mode</span>
<a name="l-61"></a>    <span class="c1">//            0           0       0: sample at leading podedge  (drive @ prev negedge)</span>
<a name="l-62"></a>    <span class="c1">//            1           0       2: sample at leading negedge  (drive @ prev posedge)</span>
<a name="l-63"></a>    <span class="c1">//            0           1       1: sample at trailing negedge (drive @ curr posedge)</span>
<a name="l-64"></a>    <span class="c1">//            1           1       3: sample at trailing posedge (drive @ curr negedge)</span>
<a name="l-65"></a>    <span class="k">case</span> <span class="p">(</span><span class="n">sck_edge_type</span><span class="p">)</span>
<a name="l-66"></a>      <span class="nl">LeadingEdge:</span> <span class="k">begin</span>
<a name="l-67"></a>        <span class="c1">// wait for leading edge applies to mode 1 and 3 only</span>
<a name="l-68"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">sck_mode</span> <span class="k">inside</span> <span class="p">{</span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span> <span class="mh">2</span><span class="mb">&#39;b10</span><span class="p">})</span> <span class="k">return</span><span class="p">;</span>
<a name="l-69"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">sck_mode</span> <span class="o">==</span> <span class="mh">2</span><span class="mb">&#39;b01</span><span class="p">)</span> <span class="n">wait_posedge</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-70"></a>      <span class="k">end</span>
<a name="l-71"></a>      <span class="nl">DrivingEdge:</span>  <span class="n">wait_posedge</span> <span class="o">=</span> <span class="p">(</span><span class="n">sck_mode</span> <span class="k">inside</span> <span class="p">{</span><span class="mh">2</span><span class="mb">&#39;b01</span><span class="p">,</span> <span class="mh">2</span><span class="mb">&#39;b10</span><span class="p">});</span>
<a name="l-72"></a>      <span class="nl">SamplingEdge:</span> <span class="n">wait_posedge</span> <span class="o">=</span> <span class="p">(</span><span class="n">sck_mode</span> <span class="k">inside</span> <span class="p">{</span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span> <span class="mh">2</span><span class="mb">&#39;b11</span><span class="p">});</span>
<a name="l-73"></a>    <span class="k">endcase</span>
<a name="l-74"></a>
<a name="l-75"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">wait_posedge</span><span class="p">)</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">vif</span><span class="p">.</span><span class="n">sck</span><span class="p">);</span>
<a name="l-76"></a>    <span class="k">else</span>              <span class="p">@(</span><span class="k">negedge</span> <span class="n">vif</span><span class="p">.</span><span class="n">sck</span><span class="p">);</span>
<a name="l-77"></a>  <span class="k">endtask</span>
<a name="l-78"></a>
<a name="l-79"></a><span class="k">endclass</span>
</pre></div>
</td></tr></table>
  </body>
</html>