#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000219e5f4e350 .scope module, "ALU_tb" "ALU_tb" 2 3;
 .timescale -9 -12;
v00000219e5fba1d0_0 .var "A", 31 0;
v00000219e5fbae50_0 .net "ALUControlOut", 3 0, v00000219e5f59450_0;  1 drivers
v00000219e5fba310_0 .net "ALUOp", 1 0, v00000219e5f627d0_0;  1 drivers
v00000219e5fba3b0_0 .net "ALUSrc", 0 0, v00000219e5f62870_0;  1 drivers
v00000219e5fbabd0_0 .var "B", 31 0;
v00000219e5fba9f0_0 .net "Branch", 0 0, v00000219e5f62910_0;  1 drivers
v00000219e5fbaef0_0 .net "MemRead", 0 0, v00000219e5fba090_0;  1 drivers
v00000219e5fbac70_0 .net "MemWrite", 0 0, v00000219e5fba810_0;  1 drivers
v00000219e5fbaf90_0 .net "MemtoReg", 0 0, v00000219e5fbaa90_0;  1 drivers
v00000219e5fba8b0_0 .net "RegWrite", 0 0, v00000219e5fbad10_0;  1 drivers
v00000219e5fba270_0 .net "Result", 31 0, v00000219e5f22f50_0;  1 drivers
v00000219e5fba450_0 .net "Zero", 0 0, L_00000219e5fba4f0;  1 drivers
v00000219e5fba630_0 .var "funct3", 2 0;
v00000219e5fba130_0 .var "funct7", 6 0;
v00000219e5fba950_0 .var "opcode", 6 0;
S_00000219e5f22d20 .scope module, "alu" "ALU" 2 41, 3 1 0, S_00000219e5f4e350;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUControlOut";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v00000219e5f4e4e0_0 .net "A", 31 0, v00000219e5fba1d0_0;  1 drivers
v00000219e5f4e580_0 .net "ALUControlOut", 3 0, v00000219e5f59450_0;  alias, 1 drivers
v00000219e5f22eb0_0 .net "B", 31 0, v00000219e5fbabd0_0;  1 drivers
v00000219e5f22f50_0 .var "Result", 31 0;
v00000219e5f22ff0_0 .net "Zero", 0 0, L_00000219e5fba4f0;  alias, 1 drivers
L_00000219e5fbb058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000219e5f23090_0 .net/2u *"_ivl_0", 31 0, L_00000219e5fbb058;  1 drivers
E_00000219e5f4bc70 .event anyedge, v00000219e5f4e580_0, v00000219e5f4e4e0_0, v00000219e5f22eb0_0;
L_00000219e5fba4f0 .cmp/eq 32, v00000219e5f22f50_0, L_00000219e5fbb058;
S_00000219e5f592c0 .scope module, "alu_ctrl" "ALUControl" 2 33, 4 1 0, S_00000219e5f4e350;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 4 "ALUControlOut";
v00000219e5f59450_0 .var "ALUControlOut", 3 0;
v00000219e5f594f0_0 .net "ALUOp", 1 0, v00000219e5f627d0_0;  alias, 1 drivers
v00000219e5f59590_0 .net "funct3", 2 0, v00000219e5fba630_0;  1 drivers
v00000219e5f59630_0 .net "funct7", 6 0, v00000219e5fba130_0;  1 drivers
E_00000219e5f4b5b0 .event anyedge, v00000219e5f594f0_0, v00000219e5f59590_0, v00000219e5f59630_0;
S_00000219e5f62640 .scope module, "cu" "ControlUnit" 2 21, 5 1 0, S_00000219e5f4e350;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "ALUSrc";
    .port_info 2 /OUTPUT 1 "MemtoReg";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUOp";
v00000219e5f627d0_0 .var "ALUOp", 1 0;
v00000219e5f62870_0 .var "ALUSrc", 0 0;
v00000219e5f62910_0 .var "Branch", 0 0;
v00000219e5fba090_0 .var "MemRead", 0 0;
v00000219e5fba810_0 .var "MemWrite", 0 0;
v00000219e5fbaa90_0 .var "MemtoReg", 0 0;
v00000219e5fbad10_0 .var "RegWrite", 0 0;
v00000219e5fbab30_0 .net "opcode", 6 0, v00000219e5fba950_0;  1 drivers
E_00000219e5f4c3b0 .event anyedge, v00000219e5fbab30_0;
    .scope S_00000219e5f62640;
T_0 ;
    %wait E_00000219e5f4c3b0;
    %load/vec4 v00000219e5fbab30_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219e5f62870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219e5fbaa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219e5fbad10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219e5fba090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219e5fba810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219e5f62910_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000219e5f627d0_0, 0, 2;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219e5f62870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219e5fbaa90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219e5fbad10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219e5fba090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219e5fba810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219e5f62910_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000219e5f627d0_0, 0, 2;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219e5f62870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219e5fbaa90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219e5fbad10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219e5fba090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219e5fba810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219e5f62910_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000219e5f627d0_0, 0, 2;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219e5f62870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219e5fbaa90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219e5fbad10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219e5fba090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219e5fba810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219e5f62910_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000219e5f627d0_0, 0, 2;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219e5f62870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219e5fbaa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219e5fbad10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219e5fba090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219e5fba810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219e5f62910_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000219e5f627d0_0, 0, 2;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219e5f62870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219e5fbaa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219e5fbad10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219e5fba090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219e5fba810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219e5f62910_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000219e5f627d0_0, 0, 2;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000219e5f592c0;
T_1 ;
    %wait E_00000219e5f4b5b0;
    %load/vec4 v00000219e5f594f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000219e5f59450_0, 0, 4;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000219e5f59450_0, 0, 4;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v00000219e5f59590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000219e5f59450_0, 0, 4;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000219e5f59450_0, 0, 4;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000219e5f59450_0, 0, 4;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v00000219e5f59590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000219e5f59450_0, 0, 4;
    %jmp T_1.16;
T_1.9 ;
    %load/vec4 v00000219e5f59630_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_1.17, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_1.18, 8;
T_1.17 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_1.18, 8;
 ; End of false expr.
    %blend;
T_1.18;
    %store/vec4 v00000219e5f59450_0, 0, 4;
    %jmp T_1.16;
T_1.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000219e5f59450_0, 0, 4;
    %jmp T_1.16;
T_1.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000219e5f59450_0, 0, 4;
    %jmp T_1.16;
T_1.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000219e5f59450_0, 0, 4;
    %jmp T_1.16;
T_1.13 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000219e5f59450_0, 0, 4;
    %jmp T_1.16;
T_1.14 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000219e5f59450_0, 0, 4;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000219e5f22d20;
T_2 ;
    %wait E_00000219e5f4bc70;
    %load/vec4 v00000219e5f4e580_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000219e5f22f50_0, 0, 32;
    %jmp T_2.8;
T_2.0 ;
    %load/vec4 v00000219e5f4e4e0_0;
    %load/vec4 v00000219e5f22eb0_0;
    %add;
    %store/vec4 v00000219e5f22f50_0, 0, 32;
    %jmp T_2.8;
T_2.1 ;
    %load/vec4 v00000219e5f4e4e0_0;
    %load/vec4 v00000219e5f22eb0_0;
    %sub;
    %store/vec4 v00000219e5f22f50_0, 0, 32;
    %jmp T_2.8;
T_2.2 ;
    %load/vec4 v00000219e5f4e4e0_0;
    %load/vec4 v00000219e5f22eb0_0;
    %and;
    %store/vec4 v00000219e5f22f50_0, 0, 32;
    %jmp T_2.8;
T_2.3 ;
    %load/vec4 v00000219e5f4e4e0_0;
    %load/vec4 v00000219e5f22eb0_0;
    %or;
    %store/vec4 v00000219e5f22f50_0, 0, 32;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v00000219e5f4e4e0_0;
    %load/vec4 v00000219e5f22eb0_0;
    %xor;
    %store/vec4 v00000219e5f22f50_0, 0, 32;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v00000219e5f4e4e0_0;
    %load/vec4 v00000219e5f22eb0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000219e5f22f50_0, 0, 32;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v00000219e5f4e4e0_0;
    %load/vec4 v00000219e5f22eb0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000219e5f22f50_0, 0, 32;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000219e5f4e350;
T_3 ;
    %vpi_call 2 50 "$display", "Testando instru\303\247\303\265es BEQ e BNE:" {0 0 0};
    %pushi/vec4 42, 0, 32;
    %store/vec4 v00000219e5fba1d0_0, 0, 32;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v00000219e5fbabd0_0, 0, 32;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v00000219e5fba950_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000219e5fba630_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000219e5fba130_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 60 "$display", "BEQ A=B: A=%0d B=%0d -> Zero=%b, Result=%0d", v00000219e5fba1d0_0, v00000219e5fbabd0_0, v00000219e5fba450_0, v00000219e5fba270_0 {0 0 0};
    %pushi/vec4 42, 0, 32;
    %store/vec4 v00000219e5fba1d0_0, 0, 32;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v00000219e5fbabd0_0, 0, 32;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v00000219e5fba950_0, 0, 7;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000219e5fba630_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000219e5fba130_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 70 "$display", "BNE A!=B: A=%0d B=%0d -> Zero=%b, Result=%0d", v00000219e5fba1d0_0, v00000219e5fbabd0_0, v00000219e5fba450_0, v00000219e5fba270_0 {0 0 0};
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench\stages/EX\ALU_tb.v";
    "src\stages/EX/ALU.v";
    "src\stages/EX/control/ALUControl.v";
    "src\stages/EX/control/ControlUnit.v";
