Info: Generated by version: 19.2 build 57
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ip/board/pipe_stage_dma_host_rd_0.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ip/board/pipe_stage_dma_host_rd_0 --family="Arria 10" --part=10AX115N2F40E2LG
Info: pipe_stage_dma_host_rd_0: "Transforming system: pipe_stage_dma_host_rd_0"
Info: pipe_stage_dma_host_rd_0: "Naming system components in system: pipe_stage_dma_host_rd_0"
Info: pipe_stage_dma_host_rd_0: "Processing generation queue"
Info: pipe_stage_dma_host_rd_0: "Generating: pipe_stage_dma_host_rd_0"
Info: pipe_stage_dma_host_rd_0: "Generating: pipe_stage_dma_host_rd_0_altera_avalon_mm_bridge_191_o6ohchy"
Info: pipe_stage_dma_host_rd_0: Done "pipe_stage_dma_host_rd_0" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
