Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Nov 27 22:38:14 2025
| Host         : LAPTOP-SNCUKG72 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  6           
TIMING-16  Warning   Large setup violation                       7           
TIMING-18  Warning   Missing input or output delay               21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.219      -14.211                     11                  530        0.056        0.000                      0                  530        4.500        0.000                       0                   322  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  vga_clk_gen  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         -2.219      -14.211                     11                  374        0.056        0.000                      0                  374        4.500        0.000                       0                   299  
  vga_clk_gen       14.285        0.000                      0                   63        0.225        0.000                      0                   63        9.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_gen   sys_clk_pin         0.591        0.000                      0                  134        0.663        0.000                      0                  134  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           11  Failing Endpoints,  Worst Slack       -2.219ns,  Total Violation      -14.211ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.219ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.198ns  (logic 7.520ns (61.650%)  route 4.678ns (38.350%))
  Logic Levels:           11  (CARRY4=10 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  cart_quantity_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.419     5.603 r  cart_quantity_reg[8][1]/Q
                         net (fo=22, routed)          1.197     6.799    price_calc0/cart_quantity_reg[8]__0[1]
    SLICE_X7Y38          LUT6 (Prop_lut6_I0_O)        0.299     7.098 r  price_calc0/total_due[3]_i_50/O
                         net (fo=1, routed)           0.000     7.098    price_calc0/total_due[3]_i_50_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.678 r  price_calc0/total_due_reg[3]_i_37/O[2]
                         net (fo=2, routed)           0.545     8.224    price_calc0/total_due_reg[3]_i_37_n_5
    SLICE_X5Y38          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576     8.800 r  price_calc0/total_due_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.800    price_calc0/total_due_reg[3]_i_25_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.071 r  price_calc0/total_due_reg[3]_i_26/CO[0]
                         net (fo=1, routed)           0.496     9.567    price_calc0/total_due_reg[3]_i_26_n_3
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.749    10.316 r  price_calc0/total_due_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.316    price_calc0/total_due_reg[3]_i_17_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.570 r  price_calc0/total_due_reg[14]_i_6/CO[0]
                         net (fo=1, routed)           0.436    11.006    price_calc0/total_due_reg[14]_i_6_n_3
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.937    11.943 r  price_calc0/total_due_reg[14]_i_5/CO[2]
                         net (fo=1, routed)           0.493    12.436    price_calc0/total_due_reg[14]_i_5_n_1
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.883    13.319 r  price_calc0/total_due_reg[14]_i_4/CO[2]
                         net (fo=1, routed)           0.580    13.899    price_calc0/total_due_reg[14]_i_4_n_1
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.883    14.782 r  price_calc0/total_due_reg[14]_i_3/CO[2]
                         net (fo=1, routed)           0.583    15.364    price_calc0/total_due_reg[14]_i_3_n_1
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.770    16.134 r  price_calc0/total_due_reg[14]_i_2/CO[1]
                         net (fo=1, routed)           0.348    16.483    price_calc0/total_due_reg[14]_i_2_n_2
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.899    17.382 r  price_calc0/total_due_reg[14]_i_1/CO[2]
                         net (fo=1, routed)           0.000    17.382    price_calc0/total_due0[14]
    SLICE_X1Y41          FDCE                                         r  price_calc0/total_due_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.521    14.893    price_calc0/clk_IBUF_BUFG
    SLICE_X1Y41          FDCE                                         r  price_calc0/total_due_reg[14]/C
                         clock pessimism              0.259    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X1Y41          FDCE (Setup_fdce_C_D)        0.046    15.162    price_calc0/total_due_reg[14]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -17.382    
  -------------------------------------------------------------------
                         slack                                 -2.219    

Slack (VIOLATED) :        -2.208ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.202ns  (logic 7.629ns (62.520%)  route 4.573ns (37.480%))
  Logic Levels:           15  (CARRY4=11 LUT3=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  cart_quantity_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.419     5.603 r  cart_quantity_reg[8][1]/Q
                         net (fo=22, routed)          0.663     6.265    price_calc0/cart_quantity_reg[8]__0[1]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.299     6.564 r  price_calc0/total_due[3]_i_45/O
                         net (fo=1, routed)           0.000     6.564    price_calc0/total_due[3]_i_45_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.204 r  price_calc0/total_due_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.624     7.829    price_calc0/total_due_reg[3]_i_33_n_4
    SLICE_X5Y37          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     8.396 r  price_calc0/total_due_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.396    price_calc0/total_due_reg[3]_i_24_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.618 r  price_calc0/total_due_reg[3]_i_25/O[0]
                         net (fo=2, routed)           0.431     9.049    price_calc0/total_due_reg[3]_i_25_n_7
    SLICE_X6Y38          LUT3 (Prop_lut3_I2_O)        0.299     9.348 r  price_calc0/total_due[3]_i_30/O
                         net (fo=1, routed)           0.000     9.348    price_calc0/total_due[3]_i_30_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.724 r  price_calc0/total_due_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.724    price_calc0/total_due_reg[3]_i_18_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.943 r  price_calc0/total_due_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.510    10.452    price_calc0/total_due_reg[3]_i_17_n_7
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.295    10.747 r  price_calc0/total_due[3]_i_19/O
                         net (fo=1, routed)           0.000    10.747    price_calc0/total_due[3]_i_19_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.327 r  price_calc0/total_due_reg[3]_i_12/O[2]
                         net (fo=1, routed)           0.432    11.759    price_calc0/total_due_reg[3]_i_12_n_5
    SLICE_X3Y37          LUT3 (Prop_lut3_I2_O)        0.302    12.061 r  price_calc0/total_due[11]_i_7/O
                         net (fo=1, routed)           0.000    12.061    price_calc0/total_due[11]_i_7_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.641 r  price_calc0/total_due_reg[11]_i_4/O[2]
                         net (fo=1, routed)           0.580    13.221    price_calc0/total_due_reg[11]_i_4_n_5
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    14.103 r  price_calc0/total_due_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.610    14.713    price_calc0/total_due_reg[11]_i_3_n_5
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.908    15.621 r  price_calc0/total_due_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.724    16.345    price_calc0/C__0[11]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    17.052 r  price_calc0/total_due_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.052    price_calc0/total_due_reg[11]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.386 r  price_calc0/total_due_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.386    price_calc0/total_due0[13]
    SLICE_X1Y41          FDCE                                         r  price_calc0/total_due_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.521    14.893    price_calc0/clk_IBUF_BUFG
    SLICE_X1Y41          FDCE                                         r  price_calc0/total_due_reg[13]/C
                         clock pessimism              0.259    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X1Y41          FDCE (Setup_fdce_C_D)        0.062    15.178    price_calc0/total_due_reg[13]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -17.386    
  -------------------------------------------------------------------
                         slack                                 -2.208    

Slack (VIOLATED) :        -2.097ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.091ns  (logic 7.518ns (62.176%)  route 4.573ns (37.824%))
  Logic Levels:           15  (CARRY4=11 LUT3=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  cart_quantity_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.419     5.603 r  cart_quantity_reg[8][1]/Q
                         net (fo=22, routed)          0.663     6.265    price_calc0/cart_quantity_reg[8]__0[1]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.299     6.564 r  price_calc0/total_due[3]_i_45/O
                         net (fo=1, routed)           0.000     6.564    price_calc0/total_due[3]_i_45_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.204 r  price_calc0/total_due_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.624     7.829    price_calc0/total_due_reg[3]_i_33_n_4
    SLICE_X5Y37          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     8.396 r  price_calc0/total_due_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.396    price_calc0/total_due_reg[3]_i_24_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.618 r  price_calc0/total_due_reg[3]_i_25/O[0]
                         net (fo=2, routed)           0.431     9.049    price_calc0/total_due_reg[3]_i_25_n_7
    SLICE_X6Y38          LUT3 (Prop_lut3_I2_O)        0.299     9.348 r  price_calc0/total_due[3]_i_30/O
                         net (fo=1, routed)           0.000     9.348    price_calc0/total_due[3]_i_30_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.724 r  price_calc0/total_due_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.724    price_calc0/total_due_reg[3]_i_18_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.943 r  price_calc0/total_due_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.510    10.452    price_calc0/total_due_reg[3]_i_17_n_7
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.295    10.747 r  price_calc0/total_due[3]_i_19/O
                         net (fo=1, routed)           0.000    10.747    price_calc0/total_due[3]_i_19_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.327 r  price_calc0/total_due_reg[3]_i_12/O[2]
                         net (fo=1, routed)           0.432    11.759    price_calc0/total_due_reg[3]_i_12_n_5
    SLICE_X3Y37          LUT3 (Prop_lut3_I2_O)        0.302    12.061 r  price_calc0/total_due[11]_i_7/O
                         net (fo=1, routed)           0.000    12.061    price_calc0/total_due[11]_i_7_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.641 r  price_calc0/total_due_reg[11]_i_4/O[2]
                         net (fo=1, routed)           0.580    13.221    price_calc0/total_due_reg[11]_i_4_n_5
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    14.103 r  price_calc0/total_due_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.610    14.713    price_calc0/total_due_reg[11]_i_3_n_5
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.908    15.621 r  price_calc0/total_due_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.724    16.345    price_calc0/C__0[11]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    17.052 r  price_calc0/total_due_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.052    price_calc0/total_due_reg[11]_i_1_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.275 r  price_calc0/total_due_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.275    price_calc0/total_due0[12]
    SLICE_X1Y41          FDCE                                         r  price_calc0/total_due_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.521    14.893    price_calc0/clk_IBUF_BUFG
    SLICE_X1Y41          FDCE                                         r  price_calc0/total_due_reg[12]/C
                         clock pessimism              0.259    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X1Y41          FDCE (Setup_fdce_C_D)        0.062    15.178    price_calc0/total_due_reg[12]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -17.275    
  -------------------------------------------------------------------
                         slack                                 -2.097    

Slack (VIOLATED) :        -1.722ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.715ns  (logic 7.142ns (60.962%)  route 4.573ns (39.038%))
  Logic Levels:           14  (CARRY4=10 LUT3=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  cart_quantity_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.419     5.603 r  cart_quantity_reg[8][1]/Q
                         net (fo=22, routed)          0.663     6.265    price_calc0/cart_quantity_reg[8]__0[1]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.299     6.564 r  price_calc0/total_due[3]_i_45/O
                         net (fo=1, routed)           0.000     6.564    price_calc0/total_due[3]_i_45_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.204 r  price_calc0/total_due_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.624     7.829    price_calc0/total_due_reg[3]_i_33_n_4
    SLICE_X5Y37          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     8.396 r  price_calc0/total_due_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.396    price_calc0/total_due_reg[3]_i_24_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.618 r  price_calc0/total_due_reg[3]_i_25/O[0]
                         net (fo=2, routed)           0.431     9.049    price_calc0/total_due_reg[3]_i_25_n_7
    SLICE_X6Y38          LUT3 (Prop_lut3_I2_O)        0.299     9.348 r  price_calc0/total_due[3]_i_30/O
                         net (fo=1, routed)           0.000     9.348    price_calc0/total_due[3]_i_30_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.724 r  price_calc0/total_due_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.724    price_calc0/total_due_reg[3]_i_18_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.943 r  price_calc0/total_due_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.510    10.452    price_calc0/total_due_reg[3]_i_17_n_7
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.295    10.747 r  price_calc0/total_due[3]_i_19/O
                         net (fo=1, routed)           0.000    10.747    price_calc0/total_due[3]_i_19_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.327 r  price_calc0/total_due_reg[3]_i_12/O[2]
                         net (fo=1, routed)           0.432    11.759    price_calc0/total_due_reg[3]_i_12_n_5
    SLICE_X3Y37          LUT3 (Prop_lut3_I2_O)        0.302    12.061 r  price_calc0/total_due[11]_i_7/O
                         net (fo=1, routed)           0.000    12.061    price_calc0/total_due[11]_i_7_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.641 r  price_calc0/total_due_reg[11]_i_4/O[2]
                         net (fo=1, routed)           0.580    13.221    price_calc0/total_due_reg[11]_i_4_n_5
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    14.103 r  price_calc0/total_due_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.610    14.713    price_calc0/total_due_reg[11]_i_3_n_5
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.908    15.621 r  price_calc0/total_due_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.724    16.345    price_calc0/C__0[11]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.554    16.899 r  price_calc0/total_due_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.899    price_calc0/total_due0[11]
    SLICE_X1Y40          FDCE                                         r  price_calc0/total_due_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.520    14.892    price_calc0/clk_IBUF_BUFG
    SLICE_X1Y40          FDCE                                         r  price_calc0/total_due_reg[11]/C
                         clock pessimism              0.259    15.151    
                         clock uncertainty           -0.035    15.115    
    SLICE_X1Y40          FDCE (Setup_fdce_C_D)        0.062    15.177    price_calc0/total_due_reg[11]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -16.899    
  -------------------------------------------------------------------
                         slack                                 -1.722    

Slack (VIOLATED) :        -1.522ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.516ns  (logic 7.075ns (61.436%)  route 4.441ns (38.564%))
  Logic Levels:           14  (CARRY4=10 LUT3=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  cart_quantity_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.419     5.603 r  cart_quantity_reg[8][1]/Q
                         net (fo=22, routed)          0.663     6.265    price_calc0/cart_quantity_reg[8]__0[1]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.299     6.564 r  price_calc0/total_due[3]_i_45/O
                         net (fo=1, routed)           0.000     6.564    price_calc0/total_due[3]_i_45_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.204 r  price_calc0/total_due_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.624     7.829    price_calc0/total_due_reg[3]_i_33_n_4
    SLICE_X5Y37          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     8.396 r  price_calc0/total_due_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.396    price_calc0/total_due_reg[3]_i_24_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.618 r  price_calc0/total_due_reg[3]_i_25/O[0]
                         net (fo=2, routed)           0.431     9.049    price_calc0/total_due_reg[3]_i_25_n_7
    SLICE_X6Y38          LUT3 (Prop_lut3_I2_O)        0.299     9.348 r  price_calc0/total_due[3]_i_30/O
                         net (fo=1, routed)           0.000     9.348    price_calc0/total_due[3]_i_30_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.724 r  price_calc0/total_due_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.724    price_calc0/total_due_reg[3]_i_18_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.943 r  price_calc0/total_due_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.510    10.452    price_calc0/total_due_reg[3]_i_17_n_7
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.295    10.747 r  price_calc0/total_due[3]_i_19/O
                         net (fo=1, routed)           0.000    10.747    price_calc0/total_due[3]_i_19_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.327 r  price_calc0/total_due_reg[3]_i_12/O[2]
                         net (fo=1, routed)           0.432    11.759    price_calc0/total_due_reg[3]_i_12_n_5
    SLICE_X3Y37          LUT3 (Prop_lut3_I2_O)        0.302    12.061 r  price_calc0/total_due[11]_i_7/O
                         net (fo=1, routed)           0.000    12.061    price_calc0/total_due[11]_i_7_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.641 r  price_calc0/total_due_reg[11]_i_4/O[2]
                         net (fo=1, routed)           0.580    13.221    price_calc0/total_due_reg[11]_i_4_n_5
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    14.103 r  price_calc0/total_due_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.610    14.713    price_calc0/total_due_reg[11]_i_3_n_5
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.549    15.262 r  price_calc0/total_due_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.592    15.854    price_calc0/C__0[8]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846    16.700 r  price_calc0/total_due_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.700    price_calc0/total_due0[10]
    SLICE_X1Y40          FDCE                                         r  price_calc0/total_due_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.520    14.892    price_calc0/clk_IBUF_BUFG
    SLICE_X1Y40          FDCE                                         r  price_calc0/total_due_reg[10]/C
                         clock pessimism              0.259    15.151    
                         clock uncertainty           -0.035    15.115    
    SLICE_X1Y40          FDCE (Setup_fdce_C_D)        0.062    15.177    price_calc0/total_due_reg[10]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -16.700    
  -------------------------------------------------------------------
                         slack                                 -1.522    

Slack (VIOLATED) :        -1.399ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.393ns  (logic 6.952ns (61.020%)  route 4.441ns (38.980%))
  Logic Levels:           14  (CARRY4=10 LUT3=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  cart_quantity_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.419     5.603 r  cart_quantity_reg[8][1]/Q
                         net (fo=22, routed)          0.663     6.265    price_calc0/cart_quantity_reg[8]__0[1]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.299     6.564 r  price_calc0/total_due[3]_i_45/O
                         net (fo=1, routed)           0.000     6.564    price_calc0/total_due[3]_i_45_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.204 r  price_calc0/total_due_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.624     7.829    price_calc0/total_due_reg[3]_i_33_n_4
    SLICE_X5Y37          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     8.396 r  price_calc0/total_due_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.396    price_calc0/total_due_reg[3]_i_24_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.618 r  price_calc0/total_due_reg[3]_i_25/O[0]
                         net (fo=2, routed)           0.431     9.049    price_calc0/total_due_reg[3]_i_25_n_7
    SLICE_X6Y38          LUT3 (Prop_lut3_I2_O)        0.299     9.348 r  price_calc0/total_due[3]_i_30/O
                         net (fo=1, routed)           0.000     9.348    price_calc0/total_due[3]_i_30_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.724 r  price_calc0/total_due_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.724    price_calc0/total_due_reg[3]_i_18_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.943 r  price_calc0/total_due_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.510    10.452    price_calc0/total_due_reg[3]_i_17_n_7
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.295    10.747 r  price_calc0/total_due[3]_i_19/O
                         net (fo=1, routed)           0.000    10.747    price_calc0/total_due[3]_i_19_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.327 r  price_calc0/total_due_reg[3]_i_12/O[2]
                         net (fo=1, routed)           0.432    11.759    price_calc0/total_due_reg[3]_i_12_n_5
    SLICE_X3Y37          LUT3 (Prop_lut3_I2_O)        0.302    12.061 r  price_calc0/total_due[11]_i_7/O
                         net (fo=1, routed)           0.000    12.061    price_calc0/total_due[11]_i_7_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.641 r  price_calc0/total_due_reg[11]_i_4/O[2]
                         net (fo=1, routed)           0.580    13.221    price_calc0/total_due_reg[11]_i_4_n_5
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    14.103 r  price_calc0/total_due_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.610    14.713    price_calc0/total_due_reg[11]_i_3_n_5
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.549    15.262 r  price_calc0/total_due_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.592    15.854    price_calc0/C__0[8]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    16.577 r  price_calc0/total_due_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.577    price_calc0/total_due0[9]
    SLICE_X1Y40          FDCE                                         r  price_calc0/total_due_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.520    14.892    price_calc0/clk_IBUF_BUFG
    SLICE_X1Y40          FDCE                                         r  price_calc0/total_due_reg[9]/C
                         clock pessimism              0.259    15.151    
                         clock uncertainty           -0.035    15.115    
    SLICE_X1Y40          FDCE (Setup_fdce_C_D)        0.062    15.177    price_calc0/total_due_reg[9]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -16.577    
  -------------------------------------------------------------------
                         slack                                 -1.399    

Slack (VIOLATED) :        -1.222ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.216ns  (logic 6.775ns (60.405%)  route 4.441ns (39.595%))
  Logic Levels:           14  (CARRY4=10 LUT3=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  cart_quantity_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.419     5.603 r  cart_quantity_reg[8][1]/Q
                         net (fo=22, routed)          0.663     6.265    price_calc0/cart_quantity_reg[8]__0[1]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.299     6.564 r  price_calc0/total_due[3]_i_45/O
                         net (fo=1, routed)           0.000     6.564    price_calc0/total_due[3]_i_45_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.204 r  price_calc0/total_due_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.624     7.829    price_calc0/total_due_reg[3]_i_33_n_4
    SLICE_X5Y37          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     8.396 r  price_calc0/total_due_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.396    price_calc0/total_due_reg[3]_i_24_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.618 r  price_calc0/total_due_reg[3]_i_25/O[0]
                         net (fo=2, routed)           0.431     9.049    price_calc0/total_due_reg[3]_i_25_n_7
    SLICE_X6Y38          LUT3 (Prop_lut3_I2_O)        0.299     9.348 r  price_calc0/total_due[3]_i_30/O
                         net (fo=1, routed)           0.000     9.348    price_calc0/total_due[3]_i_30_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.724 r  price_calc0/total_due_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.724    price_calc0/total_due_reg[3]_i_18_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.943 r  price_calc0/total_due_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.510    10.452    price_calc0/total_due_reg[3]_i_17_n_7
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.295    10.747 r  price_calc0/total_due[3]_i_19/O
                         net (fo=1, routed)           0.000    10.747    price_calc0/total_due[3]_i_19_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.327 r  price_calc0/total_due_reg[3]_i_12/O[2]
                         net (fo=1, routed)           0.432    11.759    price_calc0/total_due_reg[3]_i_12_n_5
    SLICE_X3Y37          LUT3 (Prop_lut3_I2_O)        0.302    12.061 r  price_calc0/total_due[11]_i_7/O
                         net (fo=1, routed)           0.000    12.061    price_calc0/total_due[11]_i_7_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.641 r  price_calc0/total_due_reg[11]_i_4/O[2]
                         net (fo=1, routed)           0.580    13.221    price_calc0/total_due_reg[11]_i_4_n_5
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    14.103 r  price_calc0/total_due_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.610    14.713    price_calc0/total_due_reg[11]_i_3_n_5
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.549    15.262 r  price_calc0/total_due_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.592    15.854    price_calc0/C__0[8]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.546    16.400 r  price_calc0/total_due_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.400    price_calc0/total_due0[8]
    SLICE_X1Y40          FDCE                                         r  price_calc0/total_due_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.520    14.892    price_calc0/clk_IBUF_BUFG
    SLICE_X1Y40          FDCE                                         r  price_calc0/total_due_reg[8]/C
                         clock pessimism              0.259    15.151    
                         clock uncertainty           -0.035    15.115    
    SLICE_X1Y40          FDCE (Setup_fdce_C_D)        0.062    15.177    price_calc0/total_due_reg[8]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -16.400    
  -------------------------------------------------------------------
                         slack                                 -1.222    

Slack (VIOLATED) :        -0.845ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.839ns  (logic 6.432ns (59.341%)  route 4.407ns (40.659%))
  Logic Levels:           14  (CARRY4=10 LUT3=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  cart_quantity_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.419     5.603 r  cart_quantity_reg[8][1]/Q
                         net (fo=22, routed)          0.663     6.265    price_calc0/cart_quantity_reg[8]__0[1]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.299     6.564 r  price_calc0/total_due[3]_i_45/O
                         net (fo=1, routed)           0.000     6.564    price_calc0/total_due[3]_i_45_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.204 r  price_calc0/total_due_reg[3]_i_33/O[3]
                         net (fo=2, routed)           0.624     7.829    price_calc0/total_due_reg[3]_i_33_n_4
    SLICE_X5Y37          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     8.396 r  price_calc0/total_due_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.396    price_calc0/total_due_reg[3]_i_24_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.618 r  price_calc0/total_due_reg[3]_i_25/O[0]
                         net (fo=2, routed)           0.431     9.049    price_calc0/total_due_reg[3]_i_25_n_7
    SLICE_X6Y38          LUT3 (Prop_lut3_I2_O)        0.299     9.348 r  price_calc0/total_due[3]_i_30/O
                         net (fo=1, routed)           0.000     9.348    price_calc0/total_due[3]_i_30_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.724 r  price_calc0/total_due_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.724    price_calc0/total_due_reg[3]_i_18_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.943 r  price_calc0/total_due_reg[3]_i_17/O[0]
                         net (fo=2, routed)           0.510    10.452    price_calc0/total_due_reg[3]_i_17_n_7
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.295    10.747 r  price_calc0/total_due[3]_i_19/O
                         net (fo=1, routed)           0.000    10.747    price_calc0/total_due[3]_i_19_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.327 r  price_calc0/total_due_reg[3]_i_12/O[2]
                         net (fo=1, routed)           0.432    11.759    price_calc0/total_due_reg[3]_i_12_n_5
    SLICE_X3Y37          LUT3 (Prop_lut3_I2_O)        0.302    12.061 r  price_calc0/total_due[11]_i_7/O
                         net (fo=1, routed)           0.000    12.061    price_calc0/total_due[11]_i_7_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.641 r  price_calc0/total_due_reg[11]_i_4/O[2]
                         net (fo=1, routed)           0.580    13.221    price_calc0/total_due_reg[11]_i_4_n_5
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.529    13.750 r  price_calc0/total_due_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.583    14.333    price_calc0/total_due_reg[11]_i_3_n_6
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.551    14.884 r  price_calc0/total_due_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.585    15.469    price_calc0/C__0[7]
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.554    16.023 r  price_calc0/total_due_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.023    price_calc0/total_due0[7]
    SLICE_X1Y39          FDCE                                         r  price_calc0/total_due_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.520    14.892    price_calc0/clk_IBUF_BUFG
    SLICE_X1Y39          FDCE                                         r  price_calc0/total_due_reg[7]/C
                         clock pessimism              0.259    15.151    
                         clock uncertainty           -0.035    15.115    
    SLICE_X1Y39          FDCE (Setup_fdce_C_D)        0.062    15.177    price_calc0/total_due_reg[7]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -16.023    
  -------------------------------------------------------------------
                         slack                                 -0.845    

Slack (VIOLATED) :        -0.594ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.588ns  (logic 6.573ns (62.082%)  route 4.015ns (37.918%))
  Logic Levels:           18  (CARRY4=11 LUT2=3 LUT3=1 LUT4=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  cart_quantity_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.419     5.603 r  cart_quantity_reg[8][1]/Q
                         net (fo=22, routed)          0.663     6.265    price_calc0/cart_quantity_reg[8]__0[1]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.299     6.564 r  price_calc0/total_due[3]_i_45/O
                         net (fo=1, routed)           0.000     6.564    price_calc0/total_due[3]_i_45_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.791 r  price_calc0/total_due_reg[3]_i_33/O[1]
                         net (fo=1, routed)           0.545     7.336    price_calc0/total_due_reg[3]_i_33_n_6
    SLICE_X5Y37          LUT2 (Prop_lut2_I1_O)        0.303     7.639 r  price_calc0/total_due[3]_i_36/O
                         net (fo=1, routed)           0.000     7.639    price_calc0/total_due[3]_i_36_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.219 r  price_calc0/total_due_reg[3]_i_24/O[2]
                         net (fo=1, routed)           0.434     8.653    price_calc0/total_due_reg[3]_i_24_n_5
    SLICE_X6Y38          LUT2 (Prop_lut2_I1_O)        0.302     8.955 r  price_calc0/total_due[3]_i_32/O
                         net (fo=1, routed)           0.000     8.955    price_calc0/total_due[3]_i_32_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.533 r  price_calc0/total_due_reg[3]_i_18/O[2]
                         net (fo=2, routed)           0.421     9.954    price_calc0/total_due_reg[3]_i_18_n_5
    SLICE_X4Y37          LUT4 (Prop_lut4_I3_O)        0.301    10.255 r  price_calc0/total_due[3]_i_21/O
                         net (fo=1, routed)           0.000    10.255    price_calc0/total_due[3]_i_21_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.656 r  price_calc0/total_due_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.656    price_calc0/total_due_reg[3]_i_13_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.878 r  price_calc0/total_due_reg[3]_i_12/O[0]
                         net (fo=2, routed)           0.463    11.342    price_calc0/total_due_reg[3]_i_12_n_7
    SLICE_X3Y36          LUT4 (Prop_lut4_I3_O)        0.299    11.641 r  price_calc0/total_due[3]_i_14/O
                         net (fo=1, routed)           0.000    11.641    price_calc0/total_due[3]_i_14_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.042 r  price_calc0/total_due_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.042    price_calc0/total_due_reg[3]_i_7_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.264 r  price_calc0/total_due_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.440    12.703    price_calc0/total_due_reg[11]_i_4_n_7
    SLICE_X3Y39          LUT2 (Prop_lut2_I1_O)        0.299    13.002 r  price_calc0/total_due[7]_i_11/O
                         net (fo=1, routed)           0.000    13.002    price_calc0/total_due[7]_i_11_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.403 r  price_calc0/total_due_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.403    price_calc0/total_due_reg[7]_i_6_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.625 r  price_calc0/total_due_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.566    14.192    price_calc0/total_due_reg[11]_i_3_n_7
    SLICE_X0Y39          LUT4 (Prop_lut4_I3_O)        0.299    14.491 r  price_calc0/total_due[7]_i_8/O
                         net (fo=1, routed)           0.000    14.491    price_calc0/total_due[7]_i_8_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.739 r  price_calc0/total_due_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.483    15.221    price_calc0/C__0[6]
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.550    15.771 r  price_calc0/total_due_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.771    price_calc0/total_due0[6]
    SLICE_X1Y39          FDCE                                         r  price_calc0/total_due_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.520    14.892    price_calc0/clk_IBUF_BUFG
    SLICE_X1Y39          FDCE                                         r  price_calc0/total_due_reg[6]/C
                         clock pessimism              0.259    15.151    
                         clock uncertainty           -0.035    15.115    
    SLICE_X1Y39          FDCE (Setup_fdce_C_D)        0.062    15.177    price_calc0/total_due_reg[6]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -15.771    
  -------------------------------------------------------------------
                         slack                                 -0.594    

Slack (VIOLATED) :        -0.268ns  (required time - arrival time)
  Source:                 cart_quantity_reg[8][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            price_calc0/total_due_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.971ns  (logic 5.430ns (54.459%)  route 4.541ns (45.541%))
  Logic Levels:           16  (CARRY4=8 LUT2=4 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  cart_quantity_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.419     5.603 r  cart_quantity_reg[8][1]/Q
                         net (fo=22, routed)          0.663     6.265    price_calc0/cart_quantity_reg[8]__0[1]
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.299     6.564 r  price_calc0/total_due[3]_i_45/O
                         net (fo=1, routed)           0.000     6.564    price_calc0/total_due[3]_i_45_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.791 r  price_calc0/total_due_reg[3]_i_33/O[1]
                         net (fo=1, routed)           0.545     7.336    price_calc0/total_due_reg[3]_i_33_n_6
    SLICE_X5Y37          LUT2 (Prop_lut2_I1_O)        0.303     7.639 r  price_calc0/total_due[3]_i_36/O
                         net (fo=1, routed)           0.000     7.639    price_calc0/total_due[3]_i_36_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.219 r  price_calc0/total_due_reg[3]_i_24/O[2]
                         net (fo=1, routed)           0.434     8.653    price_calc0/total_due_reg[3]_i_24_n_5
    SLICE_X6Y38          LUT2 (Prop_lut2_I1_O)        0.302     8.955 r  price_calc0/total_due[3]_i_32/O
                         net (fo=1, routed)           0.000     8.955    price_calc0/total_due[3]_i_32_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     9.185 r  price_calc0/total_due_reg[3]_i_18/O[1]
                         net (fo=2, routed)           0.447     9.632    price_calc0/total_due_reg[3]_i_18_n_6
    SLICE_X4Y37          LUT3 (Prop_lut3_I2_O)        0.306     9.938 r  price_calc0/total_due[3]_i_22/O
                         net (fo=1, routed)           0.000     9.938    price_calc0/total_due[3]_i_22_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.186 r  price_calc0/total_due_reg[3]_i_13/O[2]
                         net (fo=1, routed)           0.432    10.618    price_calc0/total_due_reg[3]_i_13_n_5
    SLICE_X3Y36          LUT2 (Prop_lut2_I1_O)        0.302    10.920 r  price_calc0/total_due[3]_i_16/O
                         net (fo=1, routed)           0.000    10.920    price_calc0/total_due[3]_i_16_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.500 r  price_calc0/total_due_reg[3]_i_7/O[2]
                         net (fo=1, routed)           0.553    12.053    price_calc0/total_due_reg[3]_i_7_n_5
    SLICE_X3Y39          LUT2 (Prop_lut2_I1_O)        0.302    12.355 r  price_calc0/total_due[7]_i_13/O
                         net (fo=1, routed)           0.000    12.355    price_calc0/total_due[7]_i_13_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.582 r  price_calc0/total_due_reg[7]_i_6/O[1]
                         net (fo=2, routed)           0.435    13.017    price_calc0/total_due_reg[7]_i_6_n_6
    SLICE_X0Y38          LUT4 (Prop_lut4_I3_O)        0.303    13.320 r  price_calc0/total_due[3]_i_8/O
                         net (fo=1, routed)           0.000    13.320    price_calc0/total_due[3]_i_8_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.568 r  price_calc0/total_due_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.515    14.083    price_calc0/C__0[3]
    SLICE_X1Y38          LUT4 (Prop_lut4_I3_O)        0.306    14.389 r  price_calc0/total_due[3]_i_3/O
                         net (fo=1, routed)           0.000    14.389    price_calc0/total_due[3]_i_3_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.637 r  price_calc0/total_due_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.518    15.155    price_calc0/total_due0[3]
    SLICE_X1Y39          FDCE                                         r  price_calc0/total_due_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.520    14.892    price_calc0/clk_IBUF_BUFG
    SLICE_X1Y39          FDCE                                         r  price_calc0/total_due_reg[3]_lopt_replica/C
                         clock pessimism              0.259    15.151    
                         clock uncertainty           -0.035    15.115    
    SLICE_X1Y39          FDCE (Setup_fdce_C_D)       -0.229    14.886    price_calc0/total_due_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -15.155    
  -------------------------------------------------------------------
                         slack                                 -0.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 coin_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin1/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.382%)  route 0.177ns (55.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.556     1.469    clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  coin_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  coin_addr_reg[8]/Q
                         net (fo=3, routed)           0.177     1.787    ram_coin1/Q[8]
    RAMB18_X0Y10         RAMB18E1                                     r  ram_coin1/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.868     2.026    ram_coin1/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  ram_coin1/RAM_reg/CLKARDCLK
                         clock pessimism             -0.479     1.548    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.731    ram_coin1/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 pixel_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.749%)  route 0.161ns (53.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.562     1.475    clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  pixel_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  pixel_addr_reg[1]/Q
                         net (fo=2, routed)           0.161     1.777    ram0/Q[1]
    RAMB18_X0Y12         RAMB18E1                                     r  ram0/RAM_reg_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.873     2.031    ram0/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  ram0/RAM_reg_1/CLKARDCLK
                         clock pessimism             -0.499     1.533    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.716    ram0/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 pixel_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.522%)  route 0.161ns (49.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.562     1.475    clk_IBUF_BUFG
    SLICE_X8Y32          FDRE                                         r  pixel_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  pixel_addr_reg[10]/Q
                         net (fo=2, routed)           0.161     1.800    ram0/Q[10]
    RAMB18_X0Y12         RAMB18E1                                     r  ram0/RAM_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.873     2.031    ram0/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  ram0/RAM_reg_1/CLKARDCLK
                         clock pessimism             -0.499     1.533    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.716    ram0/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pixel_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.061%)  route 0.164ns (49.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X8Y31          FDRE                                         r  pixel_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  pixel_addr_reg[5]/Q
                         net (fo=2, routed)           0.164     1.802    ram0/Q[5]
    RAMB18_X0Y12         RAMB18E1                                     r  ram0/RAM_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.873     2.031    ram0/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  ram0/RAM_reg_1/CLKARDCLK
                         clock pessimism             -0.499     1.533    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.716    ram0/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 coin_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin1/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.556     1.469    clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  coin_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  coin_addr_reg[5]/Q
                         net (fo=3, routed)           0.218     1.829    ram_coin1/Q[5]
    RAMB18_X0Y10         RAMB18E1                                     r  ram_coin1/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.868     2.026    ram_coin1/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  ram_coin1/RAM_reg/CLKARDCLK
                         clock pessimism             -0.479     1.548    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.731    ram_coin1/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 coin_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin1/RAM_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.990%)  route 0.212ns (60.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.558     1.471    clk_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  coin_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  coin_addr_reg[2]/Q
                         net (fo=3, routed)           0.212     1.824    ram_coin1/Q[2]
    RAMB18_X0Y10         RAMB18E1                                     r  ram_coin1/RAM_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.868     2.026    ram_coin1/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  ram_coin1/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.528    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.711    ram_coin1/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 coin_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin1/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.320%)  route 0.237ns (62.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.556     1.469    clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  coin_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  coin_addr_reg[4]/Q
                         net (fo=3, routed)           0.237     1.847    ram_coin1/Q[4]
    RAMB18_X0Y10         RAMB18E1                                     r  ram_coin1/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.868     2.026    ram_coin1/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  ram_coin1/RAM_reg/CLKARDCLK
                         clock pessimism             -0.479     1.548    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.731    ram_coin1/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 deb1/btn_sync_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.227ns (44.273%)  route 0.286ns (55.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.590     1.503    deb1/clk_IBUF_BUFG
    SLICE_X5Y50          FDCE                                         r  deb1/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDCE (Prop_fdce_C_Q)         0.128     1.631 r  deb1/btn_sync_1_reg/Q
                         net (fo=21, routed)          0.286     1.917    deb1/btn_sync_1
    SLICE_X5Y49          LUT4 (Prop_lut4_I2_O)        0.099     2.016 r  deb1/counter[16]_i_1__0/O
                         net (fo=1, routed)           0.000     2.016    deb1/p_0_in[16]
    SLICE_X5Y49          FDCE                                         r  deb1/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.867     2.025    deb1/clk_IBUF_BUFG
    SLICE_X5Y49          FDCE                                         r  deb1/counter_reg[16]/C
                         clock pessimism             -0.245     1.780    
    SLICE_X5Y49          FDCE (Hold_fdce_C_D)         0.107     1.887    deb1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 coin_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_coin1/RAM_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.600%)  route 0.212ns (56.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.558     1.471    clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  coin_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  coin_addr_reg[1]/Q
                         net (fo=3, routed)           0.212     1.848    ram_coin1/Q[1]
    RAMB18_X0Y10         RAMB18E1                                     r  ram_coin1/RAM_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.868     2.026    ram_coin1/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  ram_coin1/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.528    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.711    ram_coin1/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 pixel_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.358%)  route 0.214ns (56.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X8Y31          FDRE                                         r  pixel_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  pixel_addr_reg[6]/Q
                         net (fo=2, routed)           0.214     1.853    ram0/Q[6]
    RAMB18_X0Y12         RAMB18E1                                     r  ram0/RAM_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.873     2.031    ram0/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  ram0/RAM_reg_1/CLKARDCLK
                         clock pessimism             -0.499     1.533    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.716    ram0/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18    coin_count_disp0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y19    paid_text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7     ram0/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12    ram0/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10    ram_coin1/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y9     ram_coin10/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8     ram_coin5/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13    ram_selectbox/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16    text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y39     btn2_d_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y39     btn2_d_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y37     cart_quantity_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y37     cart_quantity_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y38     cart_quantity_reg[0][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y38     cart_quantity_reg[0][1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y36     cart_quantity_reg[0][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y36     cart_quantity_reg[0][2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y39     cart_quantity_reg[1][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y39     cart_quantity_reg[1][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y39     btn2_d_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y39     btn2_d_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y37     cart_quantity_reg[0][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y37     cart_quantity_reg[0][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y38     cart_quantity_reg[0][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y38     cart_quantity_reg[0][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y36     cart_quantity_reg[0][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y36     cart_quantity_reg[0][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y39     cart_quantity_reg[1][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y39     cart_quantity_reg[1][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_gen
  To Clock:  vga_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       14.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.285ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 1.140ns (23.169%)  route 3.780ns (76.831%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.921ns = ( 25.921 - 20.000 ) 
    Source Clock Delay      (SCD):    6.555ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     5.121    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.916     6.555    vs0/CLK
    SLICE_X8Y34          FDRE                                         r  vs0/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518     7.073 f  vs0/h_count_reg_reg[5]/Q
                         net (fo=92, routed)          1.588     8.662    vs0/pixel_x[5]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.150     8.812 f  vs0/v_count_reg[9]_i_6/O
                         net (fo=2, routed)           0.809     9.620    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.348     9.968 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.691    10.659    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.124    10.783 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.692    11.476    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X8Y35          FDRE                                         r  vs0/h_count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.451    24.823    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.418    25.241 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.681    25.921    vs0/CLK
    SLICE_X8Y35          FDRE                                         r  vs0/h_count_reg_reg[1]/C
                         clock pessimism              0.398    26.319    
                         clock uncertainty           -0.035    26.284    
    SLICE_X8Y35          FDRE (Setup_fdre_C_R)       -0.524    25.760    vs0/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.760    
                         arrival time                         -11.476    
  -------------------------------------------------------------------
                         slack                                 14.285    

Slack (MET) :             14.285ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 1.140ns (23.169%)  route 3.780ns (76.831%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.921ns = ( 25.921 - 20.000 ) 
    Source Clock Delay      (SCD):    6.555ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     5.121    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.916     6.555    vs0/CLK
    SLICE_X8Y34          FDRE                                         r  vs0/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518     7.073 f  vs0/h_count_reg_reg[5]/Q
                         net (fo=92, routed)          1.588     8.662    vs0/pixel_x[5]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.150     8.812 f  vs0/v_count_reg[9]_i_6/O
                         net (fo=2, routed)           0.809     9.620    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.348     9.968 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.691    10.659    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.124    10.783 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.692    11.476    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X8Y35          FDRE                                         r  vs0/h_count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.451    24.823    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.418    25.241 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.681    25.921    vs0/CLK
    SLICE_X8Y35          FDRE                                         r  vs0/h_count_reg_reg[4]/C
                         clock pessimism              0.398    26.319    
                         clock uncertainty           -0.035    26.284    
    SLICE_X8Y35          FDRE (Setup_fdre_C_R)       -0.524    25.760    vs0/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.760    
                         arrival time                         -11.476    
  -------------------------------------------------------------------
                         slack                                 14.285    

Slack (MET) :             14.380ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 1.140ns (23.169%)  route 3.780ns (76.831%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.921ns = ( 25.921 - 20.000 ) 
    Source Clock Delay      (SCD):    6.555ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     5.121    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.916     6.555    vs0/CLK
    SLICE_X8Y34          FDRE                                         r  vs0/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518     7.073 f  vs0/h_count_reg_reg[5]/Q
                         net (fo=92, routed)          1.588     8.662    vs0/pixel_x[5]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.150     8.812 f  vs0/v_count_reg[9]_i_6/O
                         net (fo=2, routed)           0.809     9.620    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.348     9.968 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.691    10.659    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.124    10.783 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.692    11.476    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  vs0/h_count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.451    24.823    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.418    25.241 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.681    25.921    vs0/CLK
    SLICE_X9Y35          FDRE                                         r  vs0/h_count_reg_reg[0]/C
                         clock pessimism              0.398    26.319    
                         clock uncertainty           -0.035    26.284    
    SLICE_X9Y35          FDRE (Setup_fdre_C_R)       -0.429    25.855    vs0/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.855    
                         arrival time                         -11.476    
  -------------------------------------------------------------------
                         slack                                 14.380    

Slack (MET) :             14.459ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 1.140ns (24.062%)  route 3.598ns (75.938%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.913ns = ( 25.913 - 20.000 ) 
    Source Clock Delay      (SCD):    6.555ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     5.121    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.916     6.555    vs0/CLK
    SLICE_X8Y34          FDRE                                         r  vs0/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518     7.073 f  vs0/h_count_reg_reg[5]/Q
                         net (fo=92, routed)          1.588     8.662    vs0/pixel_x[5]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.150     8.812 f  vs0/v_count_reg[9]_i_6/O
                         net (fo=2, routed)           0.809     9.620    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.348     9.968 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.691    10.659    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.124    10.783 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.510    11.293    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X10Y36         FDRE                                         r  vs0/h_count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.451    24.823    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.418    25.241 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.673    25.913    vs0/CLK
    SLICE_X10Y36         FDRE                                         r  vs0/h_count_reg_reg[7]/C
                         clock pessimism              0.398    26.311    
                         clock uncertainty           -0.035    26.276    
    SLICE_X10Y36         FDRE (Setup_fdre_C_R)       -0.524    25.752    vs0/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         25.752    
                         arrival time                         -11.293    
  -------------------------------------------------------------------
                         slack                                 14.459    

Slack (MET) :             14.459ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 1.140ns (24.062%)  route 3.598ns (75.938%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.913ns = ( 25.913 - 20.000 ) 
    Source Clock Delay      (SCD):    6.555ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     5.121    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.916     6.555    vs0/CLK
    SLICE_X8Y34          FDRE                                         r  vs0/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518     7.073 f  vs0/h_count_reg_reg[5]/Q
                         net (fo=92, routed)          1.588     8.662    vs0/pixel_x[5]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.150     8.812 f  vs0/v_count_reg[9]_i_6/O
                         net (fo=2, routed)           0.809     9.620    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.348     9.968 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.691    10.659    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.124    10.783 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.510    11.293    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X10Y36         FDRE                                         r  vs0/h_count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.451    24.823    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.418    25.241 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.673    25.913    vs0/CLK
    SLICE_X10Y36         FDRE                                         r  vs0/h_count_reg_reg[8]/C
                         clock pessimism              0.398    26.311    
                         clock uncertainty           -0.035    26.276    
    SLICE_X10Y36         FDRE (Setup_fdre_C_R)       -0.524    25.752    vs0/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         25.752    
                         arrival time                         -11.293    
  -------------------------------------------------------------------
                         slack                                 14.459    

Slack (MET) :             14.459ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 1.140ns (24.062%)  route 3.598ns (75.938%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.913ns = ( 25.913 - 20.000 ) 
    Source Clock Delay      (SCD):    6.555ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     5.121    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.916     6.555    vs0/CLK
    SLICE_X8Y34          FDRE                                         r  vs0/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518     7.073 f  vs0/h_count_reg_reg[5]/Q
                         net (fo=92, routed)          1.588     8.662    vs0/pixel_x[5]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.150     8.812 f  vs0/v_count_reg[9]_i_6/O
                         net (fo=2, routed)           0.809     9.620    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.348     9.968 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.691    10.659    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.124    10.783 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.510    11.293    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X10Y36         FDRE                                         r  vs0/h_count_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.451    24.823    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.418    25.241 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.673    25.913    vs0/CLK
    SLICE_X10Y36         FDRE                                         r  vs0/h_count_reg_reg[9]/C
                         clock pessimism              0.398    26.311    
                         clock uncertainty           -0.035    26.276    
    SLICE_X10Y36         FDRE (Setup_fdre_C_R)       -0.524    25.752    vs0/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         25.752    
                         arrival time                         -11.293    
  -------------------------------------------------------------------
                         slack                                 14.459    

Slack (MET) :             14.660ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.016ns (21.939%)  route 3.615ns (78.061%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.954ns = ( 25.954 - 20.000 ) 
    Source Clock Delay      (SCD):    6.555ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     5.121    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.916     6.555    vs0/CLK
    SLICE_X8Y34          FDRE                                         r  vs0/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518     7.073 f  vs0/h_count_reg_reg[5]/Q
                         net (fo=92, routed)          1.588     8.662    vs0/pixel_x[5]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.150     8.812 f  vs0/v_count_reg[9]_i_6/O
                         net (fo=2, routed)           1.228    10.040    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I3_O)        0.348    10.388 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.798    11.186    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X12Y34         FDRE                                         r  vs0/v_count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.451    24.823    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.418    25.241 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.713    25.954    vs0/CLK
    SLICE_X12Y34         FDRE                                         r  vs0/v_count_reg_reg[6]/C
                         clock pessimism              0.452    26.406    
                         clock uncertainty           -0.035    26.371    
    SLICE_X12Y34         FDRE (Setup_fdre_C_R)       -0.524    25.847    vs0/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         25.847    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                 14.660    

Slack (MET) :             14.660ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.016ns (21.939%)  route 3.615ns (78.061%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.954ns = ( 25.954 - 20.000 ) 
    Source Clock Delay      (SCD):    6.555ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     5.121    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.916     6.555    vs0/CLK
    SLICE_X8Y34          FDRE                                         r  vs0/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518     7.073 f  vs0/h_count_reg_reg[5]/Q
                         net (fo=92, routed)          1.588     8.662    vs0/pixel_x[5]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.150     8.812 f  vs0/v_count_reg[9]_i_6/O
                         net (fo=2, routed)           1.228    10.040    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I3_O)        0.348    10.388 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.798    11.186    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X12Y34         FDRE                                         r  vs0/v_count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.451    24.823    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.418    25.241 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.713    25.954    vs0/CLK
    SLICE_X12Y34         FDRE                                         r  vs0/v_count_reg_reg[7]/C
                         clock pessimism              0.452    26.406    
                         clock uncertainty           -0.035    26.371    
    SLICE_X12Y34         FDRE (Setup_fdre_C_R)       -0.524    25.847    vs0/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         25.847    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                 14.660    

Slack (MET) :             14.660ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.016ns (21.939%)  route 3.615ns (78.061%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.954ns = ( 25.954 - 20.000 ) 
    Source Clock Delay      (SCD):    6.555ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     5.121    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.916     6.555    vs0/CLK
    SLICE_X8Y34          FDRE                                         r  vs0/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518     7.073 f  vs0/h_count_reg_reg[5]/Q
                         net (fo=92, routed)          1.588     8.662    vs0/pixel_x[5]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.150     8.812 f  vs0/v_count_reg[9]_i_6/O
                         net (fo=2, routed)           1.228    10.040    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I3_O)        0.348    10.388 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.798    11.186    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X12Y34         FDRE                                         r  vs0/v_count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.451    24.823    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.418    25.241 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.713    25.954    vs0/CLK
    SLICE_X12Y34         FDRE                                         r  vs0/v_count_reg_reg[8]/C
                         clock pessimism              0.452    26.406    
                         clock uncertainty           -0.035    26.371    
    SLICE_X12Y34         FDRE (Setup_fdre_C_R)       -0.524    25.847    vs0/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         25.847    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                 14.660    

Slack (MET) :             14.660ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.016ns (21.939%)  route 3.615ns (78.061%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.954ns = ( 25.954 - 20.000 ) 
    Source Clock Delay      (SCD):    6.555ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     5.121    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.916     6.555    vs0/CLK
    SLICE_X8Y34          FDRE                                         r  vs0/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518     7.073 f  vs0/h_count_reg_reg[5]/Q
                         net (fo=92, routed)          1.588     8.662    vs0/pixel_x[5]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.150     8.812 f  vs0/v_count_reg[9]_i_6/O
                         net (fo=2, routed)           1.228    10.040    vs0/v_count_reg[9]_i_6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I3_O)        0.348    10.388 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.798    11.186    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X12Y34         FDRE                                         r  vs0/v_count_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.451    24.823    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.418    25.241 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.713    25.954    vs0/CLK
    SLICE_X12Y34         FDRE                                         r  vs0/v_count_reg_reg[9]/C
                         clock pessimism              0.452    26.406    
                         clock uncertainty           -0.035    26.371    
    SLICE_X12Y34         FDRE (Setup_fdre_C_R)       -0.524    25.847    vs0/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         25.847    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                 14.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.213ns (44.435%)  route 0.266ns (55.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.567     1.480    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.330     1.974    vs0/CLK
    SLICE_X12Y35         FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.164     2.138 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=72, routed)          0.266     2.404    vs0/pixel_y[2]
    SLICE_X12Y34         LUT5 (Prop_lut5_I2_O)        0.049     2.453 r  vs0/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.453    vs0/p_0_in__0[8]
    SLICE_X12Y34         FDRE                                         r  vs0/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.837     1.995    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.204     2.199 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.453     2.652    vs0/CLK
    SLICE_X12Y34         FDRE                                         r  vs0/v_count_reg_reg[8]/C
                         clock pessimism             -0.555     2.098    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.131     2.229    vs0/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.209ns (43.967%)  route 0.266ns (56.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.567     1.480    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.330     1.974    vs0/CLK
    SLICE_X12Y35         FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.164     2.138 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=72, routed)          0.266     2.404    vs0/pixel_y[2]
    SLICE_X12Y34         LUT4 (Prop_lut4_I0_O)        0.045     2.449 r  vs0/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.449    vs0/p_0_in__0[7]
    SLICE_X12Y34         FDRE                                         r  vs0/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.837     1.995    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.204     2.199 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.453     2.652    vs0/CLK
    SLICE_X12Y34         FDRE                                         r  vs0/v_count_reg_reg[7]/C
                         clock pessimism             -0.555     2.098    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.121     2.219    vs0/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.210ns (38.973%)  route 0.329ns (61.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.567     1.480    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.330     1.974    vs0/CLK
    SLICE_X12Y35         FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.164     2.138 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=72, routed)          0.329     2.467    vs0/pixel_y[2]
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.046     2.513 r  vs0/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.513    vs0/p_0_in__0[6]
    SLICE_X12Y34         FDRE                                         r  vs0/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.837     1.995    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.204     2.199 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.453     2.652    vs0/CLK
    SLICE_X12Y34         FDRE                                         r  vs0/v_count_reg_reg[6]/C
                         clock pessimism             -0.555     2.098    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.133     2.231    vs0/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.209ns (39.632%)  route 0.318ns (60.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.567     1.480    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.330     1.974    vs0/CLK
    SLICE_X12Y35         FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.164     2.138 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=72, routed)          0.318     2.456    vs0/pixel_y[2]
    SLICE_X12Y34         LUT6 (Prop_lut6_I2_O)        0.045     2.501 r  vs0/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     2.501    vs0/p_0_in__0[9]
    SLICE_X12Y34         FDRE                                         r  vs0/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.837     1.995    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.204     2.199 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.453     2.652    vs0/CLK
    SLICE_X12Y34         FDRE                                         r  vs0/v_count_reg_reg[9]/C
                         clock pessimism             -0.555     2.098    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.121     2.219    vs0/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.476%)  route 0.197ns (48.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.567     1.480    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.330     1.974    vs0/CLK
    SLICE_X12Y35         FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.164     2.138 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=72, routed)          0.197     2.335    vs0/pixel_y[2]
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.045     2.380 r  vs0/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.380    vs0/p_0_in__0[5]
    SLICE_X12Y35         FDRE                                         r  vs0/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.837     1.995    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.204     2.199 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.376     2.574    vs0/CLK
    SLICE_X12Y35         FDRE                                         r  vs0/v_count_reg_reg[5]/C
                         clock pessimism             -0.601     1.974    
    SLICE_X12Y35         FDRE (Hold_fdre_C_D)         0.121     2.095    vs0/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.246ns (59.058%)  route 0.171ns (40.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.567     1.480    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.363     2.007    vs0/CLK
    SLICE_X10Y36         FDRE                                         r  vs0/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.148     2.155 r  vs0/h_count_reg_reg[8]/Q
                         net (fo=35, routed)          0.171     2.326    vs0/h_count_reg_reg[9]_0[6]
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.098     2.424 r  vs0/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     2.424    vs0/p_0_in[9]
    SLICE_X10Y36         FDRE                                         r  vs0/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.837     1.995    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.204     2.199 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.409     2.608    vs0/CLK
    SLICE_X10Y36         FDRE                                         r  vs0/h_count_reg_reg[9]/C
                         clock pessimism             -0.601     2.007    
    SLICE_X10Y36         FDRE (Hold_fdre_C_D)         0.121     2.128    vs0/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.930%)  route 0.210ns (50.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.567     1.480    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.423     2.068    vs0/CLK
    SLICE_X8Y34          FDRE                                         r  vs0/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164     2.232 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=50, routed)          0.210     2.441    vs0/h_count_reg_reg[9]_0[2]
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.045     2.486 r  vs0/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.486    vs0/p_0_in[5]
    SLICE_X8Y34          FDRE                                         r  vs0/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.837     1.995    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.204     2.199 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.476     2.675    vs0/CLK
    SLICE_X8Y34          FDRE                                         r  vs0/h_count_reg_reg[5]/C
                         clock pessimism             -0.608     2.068    
    SLICE_X8Y34          FDRE (Hold_fdre_C_D)         0.121     2.189    vs0/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/mod2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.606%)  route 0.205ns (52.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.840ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.567     1.480    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.569     2.213    vs0/CLK
    SLICE_X1Y32          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     2.354 f  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.205     2.559    vs0/pixel_tick
    SLICE_X1Y32          LUT2 (Prop_lut2_I0_O)        0.045     2.604 r  vs0/mod2_reg_i_1/O
                         net (fo=1, routed)           0.000     2.604    vs0/mod2_reg_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  vs0/mod2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.837     1.995    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.204     2.199 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.641     2.840    vs0/CLK
    SLICE_X1Y32          FDRE                                         r  vs0/mod2_reg_reg/C
                         clock pessimism             -0.627     2.213    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.091     2.304    vs0/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.410%)  route 0.215ns (53.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.567     1.480    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.375     2.019    vs0/CLK
    SLICE_X9Y35          FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     2.160 f  vs0/h_count_reg_reg[0]/Q
                         net (fo=27, routed)          0.215     2.375    vs0/h_count_reg_reg[9]_0[0]
    SLICE_X9Y35          LUT1 (Prop_lut1_I0_O)        0.045     2.420 r  vs0/h_count_reg[0]_i_1/O
                         net (fo=4, routed)           0.000     2.420    vs0/ADDR[0]
    SLICE_X9Y35          FDRE                                         r  vs0/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.837     1.995    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.204     2.199 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.423     2.621    vs0/CLK
    SLICE_X9Y35          FDRE                                         r  vs0/h_count_reg_reg[0]/C
                         clock pessimism             -0.603     2.019    
    SLICE_X9Y35          FDRE (Hold_fdre_C_D)         0.091     2.110    vs0/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.353%)  route 0.223ns (51.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.567     1.480    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.330     1.974    vs0/CLK
    SLICE_X12Y35         FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.164     2.138 r  vs0/v_count_reg_reg[1]/Q
                         net (fo=75, routed)          0.223     2.361    vs0/ADDR[4]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.045     2.406 r  vs0/v_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.406    vs0/p_0_in__0[1]
    SLICE_X12Y35         FDRE                                         r  vs0/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.837     1.995    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.204     2.199 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.376     2.574    vs0/CLK
    SLICE_X12Y35         FDRE                                         r  vs0/v_count_reg_reg[1]/C
                         clock pessimism             -0.601     1.974    
    SLICE_X12Y35         FDRE (Hold_fdre_C_D)         0.121     2.095    vs0/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_gen
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_divider0/clk_out_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X9Y35   vs0/h_count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X8Y35   vs0/h_count_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X8Y34   vs0/h_count_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X8Y34   vs0/h_count_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X8Y35   vs0/h_count_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X8Y34   vs0/h_count_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X10Y35  vs0/h_count_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X10Y36  vs0/h_count_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X10Y36  vs0/h_count_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X10Y36  vs0/h_count_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X9Y35   vs0/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X9Y35   vs0/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y35   vs0/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y35   vs0/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y34   vs0/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y34   vs0/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y34   vs0/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y34   vs0/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y35   vs0/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y35   vs0/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X9Y35   vs0/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X9Y35   vs0/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y35   vs0/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y35   vs0/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y34   vs0/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y34   vs0/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y34   vs0/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y34   vs0/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y35   vs0/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y35   vs0/h_count_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_gen
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.663ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        8.055ns  (logic 1.488ns (18.473%)  route 6.567ns (81.527%))
  Logic Levels:           6  (LUT4=3 LUT6=3)
  Clock Path Skew:        -1.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     5.121    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.772     6.410    vs0/CLK
    SLICE_X10Y36         FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     6.928 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=52, routed)          1.664     8.593    vs0/h_count_reg_reg[9]_0[5]
    SLICE_X6Y32          LUT4 (Prop_lut4_I2_O)        0.146     8.739 f  vs0/coin_addr[8]_i_11/O
                         net (fo=4, routed)           1.125     9.864    vs0/coin_addr[8]_i_11_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I1_O)        0.328    10.192 f  vs0/coin_addr[8]_i_3/O
                         net (fo=15, routed)          0.863    11.055    vs0/coin_addr[8]_i_3_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I3_O)        0.124    11.179 r  vs0/rgb_reg[8]_i_3/O
                         net (fo=2, routed)           0.905    12.083    vs0/rgb_reg[8]_i_3_n_0
    SLICE_X4Y27          LUT4 (Prop_lut4_I2_O)        0.124    12.207 r  vs0/rgb_reg[11]_i_11/O
                         net (fo=12, routed)          0.970    13.177    vs0/rgb_reg[11]_i_11_n_0
    SLICE_X0Y31          LUT4 (Prop_lut4_I2_O)        0.124    13.301 r  vs0/rgb_reg[7]_i_4/O
                         net (fo=6, routed)           1.040    14.342    vs0/rgb_reg[7]_i_4_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I1_O)        0.124    14.466 r  vs0/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.466    vs0_n_88
    SLICE_X0Y30          FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.511    14.883    clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.180    15.063    
                         clock uncertainty           -0.035    15.027    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.029    15.056    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -14.466    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.884ns  (logic 1.488ns (18.874%)  route 6.396ns (81.126%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     5.121    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.772     6.410    vs0/CLK
    SLICE_X10Y36         FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     6.928 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=52, routed)          1.664     8.593    vs0/h_count_reg_reg[9]_0[5]
    SLICE_X6Y32          LUT4 (Prop_lut4_I2_O)        0.146     8.739 f  vs0/coin_addr[8]_i_11/O
                         net (fo=4, routed)           1.125     9.864    vs0/coin_addr[8]_i_11_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I1_O)        0.328    10.192 f  vs0/coin_addr[8]_i_3/O
                         net (fo=15, routed)          0.881    11.072    vs0/coin_addr[8]_i_3_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I3_O)        0.124    11.196 r  vs0/rgb_reg[0]_i_5/O
                         net (fo=2, routed)           1.066    12.262    vs0/rgb_reg[0]_i_5_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I1_O)        0.124    12.386 r  vs0/rgb_reg[11]_i_10/O
                         net (fo=12, routed)          0.922    13.308    vs0/rgb_reg[11]_i_10_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I2_O)        0.124    13.432 r  vs0/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.738    14.170    vs0/rgb_reg[11]_i_2_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.124    14.294 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    14.294    rgb_next[11]
    SLICE_X3Y32          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.514    14.886    clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.180    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X3Y32          FDRE (Setup_fdre_C_D)        0.029    15.059    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -14.294    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 1.488ns (18.879%)  route 6.394ns (81.121%))
  Logic Levels:           6  (LUT4=3 LUT6=3)
  Clock Path Skew:        -1.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     5.121    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.772     6.410    vs0/CLK
    SLICE_X10Y36         FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     6.928 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=52, routed)          1.664     8.593    vs0/h_count_reg_reg[9]_0[5]
    SLICE_X6Y32          LUT4 (Prop_lut4_I2_O)        0.146     8.739 f  vs0/coin_addr[8]_i_11/O
                         net (fo=4, routed)           1.125     9.864    vs0/coin_addr[8]_i_11_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I1_O)        0.328    10.192 f  vs0/coin_addr[8]_i_3/O
                         net (fo=15, routed)          0.863    11.055    vs0/coin_addr[8]_i_3_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I3_O)        0.124    11.179 r  vs0/rgb_reg[8]_i_3/O
                         net (fo=2, routed)           0.905    12.083    vs0/rgb_reg[8]_i_3_n_0
    SLICE_X4Y27          LUT4 (Prop_lut4_I2_O)        0.124    12.207 r  vs0/rgb_reg[11]_i_11/O
                         net (fo=12, routed)          0.970    13.177    vs0/rgb_reg[11]_i_11_n_0
    SLICE_X0Y31          LUT4 (Prop_lut4_I2_O)        0.124    13.301 r  vs0/rgb_reg[7]_i_4/O
                         net (fo=6, routed)           0.867    14.168    vs0/rgb_reg[7]_i_4_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.124    14.292 r  vs0/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.292    vs0_n_87
    SLICE_X2Y30          FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.511    14.883    clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.180    15.063    
                         clock uncertainty           -0.035    15.027    
    SLICE_X2Y30          FDRE (Setup_fdre_C_D)        0.077    15.104    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.725ns  (logic 1.488ns (19.263%)  route 6.237ns (80.737%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -1.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     5.121    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.772     6.410    vs0/CLK
    SLICE_X10Y36         FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     6.928 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=52, routed)          1.664     8.593    vs0/h_count_reg_reg[9]_0[5]
    SLICE_X6Y32          LUT4 (Prop_lut4_I2_O)        0.146     8.739 f  vs0/coin_addr[8]_i_11/O
                         net (fo=4, routed)           1.125     9.864    vs0/coin_addr[8]_i_11_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I1_O)        0.328    10.192 f  vs0/coin_addr[8]_i_3/O
                         net (fo=15, routed)          0.881    11.072    vs0/coin_addr[8]_i_3_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I3_O)        0.124    11.196 r  vs0/rgb_reg[0]_i_5/O
                         net (fo=2, routed)           1.066    12.262    vs0/rgb_reg[0]_i_5_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I1_O)        0.124    12.386 r  vs0/rgb_reg[11]_i_10/O
                         net (fo=12, routed)          0.838    13.225    vs0/rgb_reg[11]_i_10_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I2_O)        0.124    13.349 r  vs0/rgb_reg[10]_i_5/O
                         net (fo=5, routed)           0.663    14.011    vs0/rgb_reg[10]_i_5_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.124    14.135 r  vs0/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    14.135    rgb_next[9]
    SLICE_X1Y30          FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.511    14.883    clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.180    15.063    
                         clock uncertainty           -0.035    15.027    
    SLICE_X1Y30          FDRE (Setup_fdre_C_D)        0.031    15.058    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -14.135    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 1.488ns (19.280%)  route 6.230ns (80.720%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -1.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     5.121    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.772     6.410    vs0/CLK
    SLICE_X10Y36         FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     6.928 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=52, routed)          1.664     8.593    vs0/h_count_reg_reg[9]_0[5]
    SLICE_X6Y32          LUT4 (Prop_lut4_I2_O)        0.146     8.739 f  vs0/coin_addr[8]_i_11/O
                         net (fo=4, routed)           1.088     9.827    vs0/coin_addr[8]_i_11_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I1_O)        0.328    10.155 f  vs0/coin_addr[8]_i_5/O
                         net (fo=14, routed)          0.900    11.056    vs0/coin_addr[8]_i_5_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I3_O)        0.124    11.180 f  vs0/rgb_reg[6]_i_3/O
                         net (fo=2, routed)           1.083    12.263    vs0/rgb_reg[6]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I0_O)        0.124    12.387 r  vs0/rgb_reg[11]_i_12/O
                         net (fo=12, routed)          1.153    13.540    vs0/rgb_reg[11]_i_12_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I2_O)        0.124    13.664 r  vs0/rgb_reg[11]_i_6/O
                         net (fo=3, routed)           0.340    14.004    vs0/rgb_reg[11]_i_6_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I5_O)        0.124    14.128 r  vs0/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.128    vs0_n_89
    SLICE_X5Y31          FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.510    14.882    clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.180    15.062    
                         clock uncertainty           -0.035    15.026    
    SLICE_X5Y31          FDRE (Setup_fdre_C_D)        0.029    15.055    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -14.128    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.736ns  (logic 1.488ns (19.235%)  route 6.248ns (80.765%))
  Logic Levels:           6  (LUT4=3 LUT6=3)
  Clock Path Skew:        -1.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     5.121    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.772     6.410    vs0/CLK
    SLICE_X10Y36         FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     6.928 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=52, routed)          1.664     8.593    vs0/h_count_reg_reg[9]_0[5]
    SLICE_X6Y32          LUT4 (Prop_lut4_I2_O)        0.146     8.739 f  vs0/coin_addr[8]_i_11/O
                         net (fo=4, routed)           1.125     9.864    vs0/coin_addr[8]_i_11_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I1_O)        0.328    10.192 f  vs0/coin_addr[8]_i_3/O
                         net (fo=15, routed)          0.863    11.055    vs0/coin_addr[8]_i_3_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I3_O)        0.124    11.179 r  vs0/rgb_reg[8]_i_3/O
                         net (fo=2, routed)           0.905    12.083    vs0/rgb_reg[8]_i_3_n_0
    SLICE_X4Y27          LUT4 (Prop_lut4_I2_O)        0.124    12.207 r  vs0/rgb_reg[11]_i_11/O
                         net (fo=12, routed)          0.970    13.177    vs0/rgb_reg[11]_i_11_n_0
    SLICE_X0Y31          LUT4 (Prop_lut4_I2_O)        0.124    13.301 r  vs0/rgb_reg[7]_i_4/O
                         net (fo=6, routed)           0.721    14.022    vs0/rgb_reg[7]_i_4_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I2_O)        0.124    14.146 r  vs0/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    14.146    vs0_n_93
    SLICE_X2Y30          FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.511    14.883    clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.180    15.063    
                         clock uncertainty           -0.035    15.027    
    SLICE_X2Y30          FDRE (Setup_fdre_C_D)        0.081    15.108    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -14.146    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.488ns (19.403%)  route 6.181ns (80.596%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     5.121    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.772     6.410    vs0/CLK
    SLICE_X10Y36         FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     6.928 f  vs0/h_count_reg_reg[7]/Q
                         net (fo=52, routed)          1.664     8.593    vs0/h_count_reg_reg[9]_0[5]
    SLICE_X6Y32          LUT4 (Prop_lut4_I2_O)        0.146     8.739 r  vs0/coin_addr[8]_i_11/O
                         net (fo=4, routed)           1.125     9.864    vs0/coin_addr[8]_i_11_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I1_O)        0.328    10.192 r  vs0/coin_addr[8]_i_3/O
                         net (fo=15, routed)          0.881    11.072    vs0/coin_addr[8]_i_3_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I3_O)        0.124    11.196 f  vs0/rgb_reg[0]_i_5/O
                         net (fo=2, routed)           1.066    12.262    vs0/rgb_reg[0]_i_5_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I1_O)        0.124    12.386 f  vs0/rgb_reg[11]_i_10/O
                         net (fo=12, routed)          0.838    13.225    vs0/rgb_reg[11]_i_10_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I2_O)        0.124    13.349 f  vs0/rgb_reg[10]_i_5/O
                         net (fo=5, routed)           0.607    13.955    vs0/rgb_reg[10]_i_5_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I4_O)        0.124    14.079 r  vs0/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    14.079    vs0_n_90
    SLICE_X1Y31          FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.512    14.884    clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.180    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)        0.029    15.057    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -14.079    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.667ns  (logic 1.488ns (19.409%)  route 6.179ns (80.591%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     5.121    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.772     6.410    vs0/CLK
    SLICE_X10Y36         FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     6.928 f  vs0/h_count_reg_reg[7]/Q
                         net (fo=52, routed)          1.664     8.593    vs0/h_count_reg_reg[9]_0[5]
    SLICE_X6Y32          LUT4 (Prop_lut4_I2_O)        0.146     8.739 r  vs0/coin_addr[8]_i_11/O
                         net (fo=4, routed)           1.125     9.864    vs0/coin_addr[8]_i_11_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I1_O)        0.328    10.192 r  vs0/coin_addr[8]_i_3/O
                         net (fo=15, routed)          0.881    11.072    vs0/coin_addr[8]_i_3_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I3_O)        0.124    11.196 f  vs0/rgb_reg[0]_i_5/O
                         net (fo=2, routed)           1.066    12.262    vs0/rgb_reg[0]_i_5_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I1_O)        0.124    12.386 f  vs0/rgb_reg[11]_i_10/O
                         net (fo=12, routed)          0.838    13.225    vs0/rgb_reg[11]_i_10_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I2_O)        0.124    13.349 f  vs0/rgb_reg[10]_i_5/O
                         net (fo=5, routed)           0.605    13.953    vs0/rgb_reg[10]_i_5_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I4_O)        0.124    14.077 r  vs0/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    14.077    vs0_n_92
    SLICE_X1Y31          FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.512    14.884    clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.180    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)        0.031    15.059    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -14.077    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.663ns  (logic 1.488ns (19.418%)  route 6.175ns (80.582%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -1.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     5.121    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.772     6.410    vs0/CLK
    SLICE_X10Y36         FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     6.928 f  vs0/h_count_reg_reg[7]/Q
                         net (fo=52, routed)          1.664     8.593    vs0/h_count_reg_reg[9]_0[5]
    SLICE_X6Y32          LUT4 (Prop_lut4_I2_O)        0.146     8.739 r  vs0/coin_addr[8]_i_11/O
                         net (fo=4, routed)           1.125     9.864    vs0/coin_addr[8]_i_11_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I1_O)        0.328    10.192 r  vs0/coin_addr[8]_i_3/O
                         net (fo=15, routed)          0.881    11.072    vs0/coin_addr[8]_i_3_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I3_O)        0.124    11.196 f  vs0/rgb_reg[0]_i_5/O
                         net (fo=2, routed)           1.066    12.262    vs0/rgb_reg[0]_i_5_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I1_O)        0.124    12.386 f  vs0/rgb_reg[11]_i_10/O
                         net (fo=12, routed)          1.012    13.398    vs0/rgb_reg[11]_i_10_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    13.522 r  vs0/rgb_reg[10]_i_3/O
                         net (fo=3, routed)           0.427    13.949    vs0/rgb_reg[10]_i_3_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.124    14.073 r  vs0/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    14.073    rgb_next[8]
    SLICE_X1Y30          FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.511    14.883    clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.180    15.063    
                         clock uncertainty           -0.035    15.027    
    SLICE_X1Y30          FDRE (Setup_fdre_C_D)        0.031    15.058    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -14.073    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.708ns  (logic 1.488ns (19.304%)  route 6.220ns (80.696%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    6.410ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.569     5.121    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.772     6.410    vs0/CLK
    SLICE_X10Y36         FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     6.928 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=52, routed)          1.664     8.593    vs0/h_count_reg_reg[9]_0[5]
    SLICE_X6Y32          LUT4 (Prop_lut4_I2_O)        0.146     8.739 f  vs0/coin_addr[8]_i_11/O
                         net (fo=4, routed)           1.088     9.827    vs0/coin_addr[8]_i_11_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I1_O)        0.328    10.155 f  vs0/coin_addr[8]_i_5/O
                         net (fo=14, routed)          0.900    11.056    vs0/coin_addr[8]_i_5_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I3_O)        0.124    11.180 f  vs0/rgb_reg[6]_i_3/O
                         net (fo=2, routed)           1.083    12.263    vs0/rgb_reg[6]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I0_O)        0.124    12.387 r  vs0/rgb_reg[11]_i_12/O
                         net (fo=12, routed)          1.153    13.540    vs0/rgb_reg[11]_i_12_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I2_O)        0.124    13.664 r  vs0/rgb_reg[11]_i_6/O
                         net (fo=3, routed)           0.330    13.995    vs0/rgb_reg[11]_i_6_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I2_O)        0.124    14.119 r  vs0/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.119    vs0_n_86
    SLICE_X2Y31          FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.512    14.884    clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.180    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X2Y31          FDRE (Setup_fdre_C_D)        0.077    15.105    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -14.119    
  -------------------------------------------------------------------
                         slack                                  0.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.141ns (21.155%)  route 0.525ns (78.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.567     1.480    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.329     1.974    vs0/CLK
    SLICE_X11Y34         FDRE                                         r  vs0/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.141     2.115 r  vs0/v_count_reg_reg[0]/Q
                         net (fo=47, routed)          0.525     2.640    text_render0/char_rom/ADDR[3]
    RAMB18_X0Y16         RAMB18E1                                     r  text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.880     2.038    text_render0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.245     1.794    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.977    text_render0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixel_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.675%)  route 0.239ns (53.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.567     1.480    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.423     2.068    vs0/CLK
    SLICE_X8Y34          FDRE                                         r  vs0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164     2.232 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=91, routed)          0.239     2.471    vs0/h_count_reg_reg[9]_0[3]
    SLICE_X9Y32          LUT6 (Prop_lut6_I0_O)        0.045     2.516 r  vs0/pixel_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.516    vs0_n_59
    SLICE_X9Y32          FDRE                                         r  pixel_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.830     1.988    clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  pixel_addr_reg[1]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.092     1.835    pixel_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.186ns (28.984%)  route 0.456ns (71.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.567     1.480    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.375     2.019    vs0/CLK
    SLICE_X9Y35          FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     2.160 f  vs0/h_count_reg_reg[0]/Q
                         net (fo=27, routed)          0.215     2.375    vs0/h_count_reg_reg[9]_0[0]
    SLICE_X9Y35          LUT1 (Prop_lut1_I0_O)        0.045     2.420 r  vs0/h_count_reg[0]_i_1/O
                         net (fo=4, routed)           0.241     2.661    text_render0/char_rom/ADDR[0]
    RAMB18_X0Y16         RAMB18E1                                     r  text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.880     2.038    text_render0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.245     1.794    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.977    text_render0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            paid_text_render0/is_text_area_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.254ns (41.781%)  route 0.354ns (58.219%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.567     1.480    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.363     2.007    vs0/CLK
    SLICE_X10Y36         FDRE                                         r  vs0/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.164     2.171 f  vs0/h_count_reg_reg[9]/Q
                         net (fo=32, routed)          0.298     2.469    vs0/h_count_reg_reg[9]_0[7]
    SLICE_X10Y37         LUT6 (Prop_lut6_I2_O)        0.045     2.514 r  vs0/is_text_area_i_2__0/O
                         net (fo=1, routed)           0.056     2.570    vs0/is_text_area_i_2__0_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.045     2.615 r  vs0/is_text_area_i_1__0/O
                         net (fo=1, routed)           0.000     2.615    paid_text_render0/is_text_area0
    SLICE_X10Y37         FDRE                                         r  paid_text_render0/is_text_area_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.834     1.992    paid_text_render0/clk_IBUF_BUFG
    SLICE_X10Y37         FDRE                                         r  paid_text_render0/is_text_area_reg/C
                         clock pessimism             -0.245     1.747    
    SLICE_X10Y37         FDRE (Hold_fdre_C_D)         0.120     1.867    paid_text_render0/is_text_area_reg
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.576%)  route 0.168ns (54.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.567     1.480    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.569     2.213    vs0/CLK
    SLICE_X1Y32          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     2.354 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.168     2.522    pixel_tick
    SLICE_X2Y32          FDRE                                         r  rgb_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.860     2.018    clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism             -0.245     1.773    
    SLICE_X2Y32          FDRE (Hold_fdre_C_CE)       -0.016     1.757    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.576%)  route 0.168ns (54.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.567     1.480    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.569     2.213    vs0/CLK
    SLICE_X1Y32          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     2.354 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.168     2.522    pixel_tick
    SLICE_X3Y32          FDRE                                         r  rgb_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.860     2.018    clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.245     1.773    
    SLICE_X3Y32          FDRE (Hold_fdre_C_CE)       -0.039     1.734    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.186ns (24.875%)  route 0.562ns (75.125%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.567     1.480    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.375     2.019    vs0/CLK
    SLICE_X9Y35          FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     2.160 f  vs0/h_count_reg_reg[0]/Q
                         net (fo=27, routed)          0.215     2.375    vs0/h_count_reg_reg[9]_0[0]
    SLICE_X9Y35          LUT1 (Prop_lut1_I0_O)        0.045     2.420 r  vs0/h_count_reg[0]_i_1/O
                         net (fo=4, routed)           0.347     2.767    coin_count_disp0/char_rom/ADDR[0]
    RAMB18_X0Y18         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.881     2.039    coin_count_disp0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y18         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.978    coin_count_disp0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            paid_text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.186ns (24.875%)  route 0.562ns (75.125%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.567     1.480    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.375     2.019    vs0/CLK
    SLICE_X9Y35          FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     2.160 f  vs0/h_count_reg_reg[0]/Q
                         net (fo=27, routed)          0.215     2.375    vs0/h_count_reg_reg[9]_0[0]
    SLICE_X9Y35          LUT1 (Prop_lut1_I0_O)        0.045     2.420 r  vs0/h_count_reg[0]_i_1/O
                         net (fo=4, routed)           0.347     2.767    paid_text_render0/char_rom/ADDR[0]
    RAMB18_X0Y19         RAMB18E1                                     r  paid_text_render0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.881     2.039    paid_text_render0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y19         RAMB18E1                                     r  paid_text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.978    paid_text_render0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.418%)  route 0.169ns (54.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.567     1.480    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.569     2.213    vs0/CLK
    SLICE_X1Y32          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     2.354 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.169     2.523    pixel_tick
    SLICE_X1Y31          FDRE                                         r  rgb_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.859     2.017    clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism             -0.245     1.772    
    SLICE_X1Y31          FDRE (Hold_fdre_C_CE)       -0.039     1.733    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.418%)  route 0.169ns (54.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.567     1.480    clk_divider0/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.569     2.213    vs0/CLK
    SLICE_X1Y32          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     2.354 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.169     2.523    pixel_tick
    SLICE_X1Y31          FDRE                                         r  rgb_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.859     2.017    clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.245     1.772    
    SLICE_X1Y31          FDRE (Hold_fdre_C_CE)       -0.039     1.733    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.790    





