Parsing </Users/geri/Documents/bp-reduce/2014-04-03-22-48-07/reduced.238.bp> done.
Semantic check...  ok.
Note: Merging disabled (trace requested).
Transforming program for model-checker... done.
Configuration:
Eliminate dead variables: no (will be computed anyway)
Note: Automatic algorithm selection chose splitglobalscmc.
Renumbering statements...
Local types of: main
Strong locals: b4_0_eq_l, b5_1_eq_l
Weak locals: b3_l_eq_s
Life variable analysis...
Phase 1... done.
Phase 2... done.
Computing mod-ref-sets... done.
Computing read-write-sets... done.
Building BDD-program...
FIXME: in order to allow transformation into state-object we allocate more BDD variables...
Ordering BDD variables for concatenated layout...
Creating hybrid transition relations...Note: end_thread is treated as goto end
 done.
Starting counter abstraction symbolic simulation using BDDs...
(Abstract transitions are constructed on-the-fly).
Using static thread creation with 1 threads.
Variable Configuration:
Globals:
b0_s_le_2
11----------------------------------------  1
b1
--------------------------11--------------  1
b2
----------------------------11------------  1
11------------------------1111------------  1
Thread 0
Locals:
b3_l_eq_s$
--------------11--------------------------  1
b3_l_eq_s
--------11--------------------------------  1
b4_0_eq_l$
------------------------------11----------  1
b4_0_eq_l
--11--------------------------------------  1
b5_1_eq_l$
------------------------------------11----  1
b5_1_eq_l
--------------------11--------------------  1
--11----11----11----11--------11----11----  1
Thread 1
Locals:
b3_l_eq_s$
----------------11------------------------  1
b3_l_eq_s
----------11------------------------------  1
b4_0_eq_l$
--------------------------------11--------  1
b4_0_eq_l
----11------------------------------------  1
b5_1_eq_l$
--------------------------------------11--  1
b5_1_eq_l
----------------------11------------------  1
----11----11----11----11--------11----11--  1
Thread 2
Locals:
b3_l_eq_s$
------------------11----------------------  1
b3_l_eq_s
------------11----------------------------  1
b4_0_eq_l$
----------------------------------11------  1
b4_0_eq_l
------11----------------------------------  1
b5_1_eq_l$
----------------------------------------11  1
b5_1_eq_l
------------------------11----------------  1
------11----11----11----11--------11----11  1
Step 0: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 2044, reached size = 1, frontier size = 1, elapsed time: 00:00:00.000746
Step 1: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 2044, reached size = 2, frontier size = 1, elapsed time: 00:00:00.001158
Step 2: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 2044, reached size = 3, frontier size = 1, elapsed time: 00:00:00.001380
Step 3: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 2044, reached size = 4, frontier size = 1, elapsed time: 00:00:00.001548
Step 4: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 2044, reached size = 5, frontier size = 1, elapsed time: 00:00:00.001745
Step 5: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 2044, reached size = 6, frontier size = 1, elapsed time: 00:00:00.001975
Step 6: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 2044, reached size = 7, frontier size = 1, elapsed time: 00:00:00.002173
Step 7: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 2044, reached size = 8, frontier size = 1, elapsed time: 00:00:00.002380
Step 8: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 2044, reached size = 9, frontier size = 1, elapsed time: 00:00:00.002594
Step 9: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 2044, reached size = 10, frontier size = 1, elapsed time: 00:00:00.002795
Note: Dynamic thread creation ignored due to static threads limit (ignored from now on)
Step 10: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 2044, reached size = 11, frontier size = 1, elapsed time: 00:00:00.002997
Step 11: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 2044, reached size = 14, frontier size = 3, elapsed time: 00:00:00.003518
Step 12: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 2044, reached size = 21, frontier size = 7, elapsed time: 00:00:00.004944
Step 13: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 2044, reached size = 33, frontier size = 12, elapsed time: 00:00:00.007701
Step 14: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 2044, reached size = 47, frontier size = 14, elapsed time: 00:00:00.010888
Step 15: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 2044, reached size = 61, frontier size = 14, elapsed time: 00:00:00.014024
Step 16: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 2044, reached size = 77, frontier size = 16, elapsed time: 00:00:00.017451
Step 17: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 2044, reached size = 95, frontier size = 18, elapsed time: 00:00:00.021174
Step 18: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 2044, reached size = 117, frontier size = 22, elapsed time: 00:00:00.025826
Step 19: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 2044, reached size = 139, frontier size = 22, elapsed time: 00:00:00.033589
Step 20: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 3066, reached size = 162, frontier size = 23, elapsed time: 00:00:00.044486
Step 21: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 5110, reached size = 198, frontier size = 36, elapsed time: 00:00:00.060520
Step 22: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 5110, reached size = 241, frontier size = 43, elapsed time: 00:00:00.074619
Step 23: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 5110, reached size = 284, frontier size = 43, elapsed time: 00:00:00.088371
Step 24: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 5110, reached size = 328, frontier size = 44, elapsed time: 00:00:00.101662
Step 25: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 5110, reached size = 382, frontier size = 54, elapsed time: 00:00:00.115350
Step 26: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 5110, reached size = 439, frontier size = 57, elapsed time: 00:00:00.130081
Step 27: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 6132, reached size = 487, frontier size = 48, elapsed time: 00:00:00.152163
Step 28: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 9198, reached size = 542, frontier size = 55, elapsed time: 00:00:00.182680
Step 29: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 9198, reached size = 542, frontier size = 0, elapsed time: 00:00:00.182923
Elapsed time: 00:00:00.182961
Note: Violation found (in the last reachable state).
.
Verifying trace...
.
Trace feasible.
.
Verifying trace...
..
Trace feasible.
.
Verifying trace...
...
Trace feasible.
.
Verifying trace...
....
Trace feasible.
.
Verifying trace...
.....
Trace feasible.
.
Verifying trace...
......
Trace feasible.
.
Verifying trace...
.......
Trace feasible.
.
Verifying trace...
........
Trace feasible.
.
Verifying trace...
.........
Trace feasible.
.
Verifying trace...
..........
Trace feasible.
.
Verifying trace...
...........
Trace feasible.
.
Verifying trace...
............
Trace feasible.
.
Verifying trace...
.............
Trace feasible.
.
Verifying trace...
..............
Trace feasible.
.
Verifying trace...
...............
Trace feasible.
.
Verifying trace...
................
Trace feasible.
.
Verifying trace...
.................
Trace feasible.
.
Verifying trace...
..................
Trace feasible.
.
Verifying trace...
...................
Trace feasible.
.
Verifying trace...
....................
Trace feasible.
.
Verifying trace...
.....................
Trace feasible.
.
Verifying trace...
......................
Trace feasible.
.
Verifying trace...
.......................
Trace feasible.
.
Verifying trace...
........................
Trace feasible.
.
Verifying trace...
.........................
Trace feasible.
.
Verifying trace...
..........................
Trace feasible.
.
Verifying trace...
...........................
Trace feasible.
.
Verifying trace...
............................
Trace feasible.
**********************************************************
Trace
**********************************************************
TRACE t=0 PC1 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=0 main::b4_0_eq_l=1 main::b5_1_eq_l=0 
TRACE t=0 PC2 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=0 main::b4_0_eq_l=1 main::b5_1_eq_l=0 
TRACE t=0 l1 PC10 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=0 main::b4_0_eq_l=1 main::b5_1_eq_l=0 
TRACE t=0 PC11 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=0 main::b4_0_eq_l=1 main::b5_1_eq_l=0 
TRACE t=0 l5 PC39 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=0 main::b4_0_eq_l=1 main::b5_1_eq_l=0 main::b3_l_eq_s=0 main::b4_0_eq_l=0 main::b5_1_eq_l=1 TAKEN=1
TRACE t=0 l1 PC10 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=0 main::b4_0_eq_l=1 main::b5_1_eq_l=0 main::b3_l_eq_s=0 main::b4_0_eq_l=0 main::b5_1_eq_l=1 
TRACE t=0 PC11 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=0 main::b4_0_eq_l=1 main::b5_1_eq_l=0 main::b3_l_eq_s=0 main::b4_0_eq_l=0 main::b5_1_eq_l=1 
TRACE t=0 l5 PC39 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=0 main::b4_0_eq_l=1 main::b5_1_eq_l=0 main::b3_l_eq_s=0 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=0 main::b4_0_eq_l=0 main::b5_1_eq_l=1 TAKEN=1
TRACE t=0 l1 PC10 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=0 main::b4_0_eq_l=1 main::b5_1_eq_l=0 main::b3_l_eq_s=0 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=0 main::b4_0_eq_l=0 main::b5_1_eq_l=1 
TRACE t=0 PC11 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=0 main::b4_0_eq_l=1 main::b5_1_eq_l=0 main::b3_l_eq_s=0 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=0 main::b4_0_eq_l=0 main::b5_1_eq_l=1 
TRACE t=0 PC13 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=0 main::b4_0_eq_l=1 main::b5_1_eq_l=0 main::b3_l_eq_s=0 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=0 main::b4_0_eq_l=0 main::b5_1_eq_l=1 
TRACE t=1 PC13 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=1 main::b4_0_eq_l=1 main::b5_1_eq_l=0 main::b3_l_eq_s=0 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=0 main::b4_0_eq_l=0 main::b5_1_eq_l=1 
TRACE t=0 PC19 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=1 main::b4_0_eq_l=1 main::b5_1_eq_l=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=0 main::b4_0_eq_l=0 main::b5_1_eq_l=1 TAKEN=1
TRACE t=0 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=1 main::b4_0_eq_l=1 main::b5_1_eq_l=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=0 main::b4_0_eq_l=0 main::b5_1_eq_l=1 
TRACE t=0 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=1 main::b4_0_eq_l=1 main::b5_1_eq_l=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=0 main::b4_0_eq_l=0 main::b5_1_eq_l=1 TAKEN=1
TRACE t=0 l2 PC23 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=1 main::b4_0_eq_l=1 main::b5_1_eq_l=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=0 main::b4_0_eq_l=0 main::b5_1_eq_l=1 
TRACE t=0 PC29 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=1 main::b4_0_eq_l=1 main::b5_1_eq_l=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=0 main::b4_0_eq_l=0 main::b5_1_eq_l=1 TAKEN=1
TRACE t=0 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=1 main::b4_0_eq_l=1 main::b5_1_eq_l=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=0 main::b4_0_eq_l=0 main::b5_1_eq_l=1 
TRACE t=0 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=1 main::b4_0_eq_l=1 main::b5_1_eq_l=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=0 main::b4_0_eq_l=0 main::b5_1_eq_l=1 TAKEN=1
TRACE t=0 l3 PC31 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=1 main::b4_0_eq_l=1 main::b5_1_eq_l=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=0 main::b4_0_eq_l=0 main::b5_1_eq_l=1 
TRACE t=0 PC36 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=1 main::b4_0_eq_l=1 main::b5_1_eq_l=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 
TRACE t=0 PC38 b0_s_le_2=0 b1=1 b2=1 main::b3_l_eq_s=1 main::b4_0_eq_l=1 main::b5_1_eq_l=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 
TRACE t=1 PC19 b0_s_le_2=0 b1=1 b2=1 main::b3_l_eq_s=1 main::b4_0_eq_l=1 main::b5_1_eq_l=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 TAKEN=0
TRACE t=1 b0_s_le_2=0 b1=1 b2=1 main::b3_l_eq_s=1 main::b4_0_eq_l=1 main::b5_1_eq_l=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 
TRACE t=1 b0_s_le_2=0 b1=1 b2=1 main::b3_l_eq_s=1 main::b4_0_eq_l=1 main::b5_1_eq_l=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 
TRACE t=1 PC21 b0_s_le_2=0 b1=1 b2=1 main::b3_l_eq_s=1 main::b4_0_eq_l=1 main::b5_1_eq_l=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 TAKEN=0
TRACE t=1 b0_s_le_2=0 b1=1 b2=1 main::b3_l_eq_s=1 main::b4_0_eq_l=1 main::b5_1_eq_l=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 
TRACE t=1 b0_s_le_2=0 b1=1 b2=1 main::b3_l_eq_s=1 main::b4_0_eq_l=1 main::b5_1_eq_l=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 
TRACE t=1 PC22 b0_s_le_2=0 b1=1 b2=1 main::b3_l_eq_s=1 main::b4_0_eq_l=1 main::b5_1_eq_l=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 

Verifying trace...
............................
Trace feasible.
Elapsed time: 00:00:00.249475

VERIFICATION FAILED
