INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:16:33 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.794ns  (required time - arrival time)
  Source:                 buffer33/dataReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            buffer218/fifo/Memory_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 1.963ns (23.820%)  route 6.278ns (76.180%))
  Logic Levels:           24  (CARRY4=5 LUT2=1 LUT3=3 LUT4=1 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2363, unset)         0.508     0.508    buffer33/clk
                         FDRE                                         r  buffer33/dataReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer33/dataReg_reg[3]/Q
                         net (fo=9, unplaced)         0.429     1.163    buffer33/control/Memory_reg[0][7][3]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.282 r  buffer33/control/dataReg[3]_i_1__7/O
                         net (fo=17, unplaced)        0.761     2.043    buffer33/control/buffer33_outs[1]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.086 r  buffer33/control/Memory[0][8]_i_4/O
                         net (fo=3, unplaced)         0.262     2.348    buffer33/control/Memory[0][8]_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.391 f  buffer33/control/Memory[0][7]_i_1__15/O
                         net (fo=8, unplaced)         0.282     2.673    buffer33/control/outs_reg[7][7]
                         LUT2 (Prop_lut2_I1_O)        0.046     2.719 r  buffer33/control/fullReg_i_10__3/O
                         net (fo=1, unplaced)         0.000     2.719    cmpi0/fullReg_reg_i_2_0[2]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.194     2.913 r  cmpi0/fullReg_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.007     2.920    cmpi0/fullReg_reg_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     3.055 r  cmpi0/fullReg_reg_i_2/CO[0]
                         net (fo=95, unplaced)        0.270     3.325    control_merge2/tehb/control/transmitValue_reg_26[0]
                         LUT5 (Prop_lut5_I3_O)        0.127     3.452 f  control_merge2/tehb/control/transmitValue_i_3__75/O
                         net (fo=10, unplaced)        0.420     3.872    control_merge2/tehb/control/dataReg_reg[0]_0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.915 f  control_merge2/tehb/control/dataReg[7]_i_5/O
                         net (fo=18, unplaced)        0.301     4.216    buffer260/fifo/dataReg_reg[2]_0
                         LUT5 (Prop_lut5_I4_O)        0.043     4.259 r  buffer260/fifo/dataReg[7]_i_2__0/O
                         net (fo=3, unplaced)         0.262     4.521    buffer91/control/Memory_reg[0][8][7]
                         LUT3 (Prop_lut3_I2_O)        0.043     4.564 r  buffer91/control/Memory[0][7]_i_2__3/O
                         net (fo=13, unplaced)        0.294     4.858    buffer218/fifo/Memory_reg[0][7]_0[7]
                         LUT5 (Prop_lut5_I0_O)        0.043     4.901 r  buffer218/fifo/Memory[0][0]_i_13__4/O
                         net (fo=25, unplaced)        0.309     5.210    buffer193/fifo/buffer240_outs[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     5.253 r  buffer193/fifo/Memory[0][0]_i_19/O
                         net (fo=1, unplaced)         0.244     5.497    cmpi17/Memory_reg[0][0]_i_8_4
                         LUT5 (Prop_lut5_I4_O)        0.043     5.540 r  cmpi17/Memory[0][0]_i_15/O
                         net (fo=1, unplaced)         0.000     5.540    cmpi17/Memory[0][0]_i_15_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     5.717 r  cmpi17/Memory_reg[0][0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.007     5.724    cmpi17/Memory_reg[0][0]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.774 r  cmpi17/Memory_reg[0][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     5.774    cmpi17/Memory_reg[0][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     5.896 r  cmpi17/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=8, unplaced)         0.282     6.178    buffer256/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.122     6.300 r  buffer256/fifo/A_storeEn_INST_0_i_15/O
                         net (fo=4, unplaced)         0.268     6.568    buffer256/fifo/Empty_reg_1
                         LUT6 (Prop_lut6_I1_O)        0.043     6.611 f  buffer256/fifo/i__i_6__2/O
                         net (fo=1, unplaced)         0.244     6.855    buffer254/fifo/Full_reg_2
                         LUT6 (Prop_lut6_I0_O)        0.043     6.898 f  buffer254/fifo/i__i_3__4/O
                         net (fo=6, unplaced)         0.276     7.174    buffer254/fifo/i__i_3__4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     7.217 f  buffer254/fifo/i__i_2__2/O
                         net (fo=4, unplaced)         0.268     7.485    fork88/control/generateBlocks[1].regblock/cmpi17_result_ready
                         LUT6 (Prop_lut6_I1_O)        0.043     7.528 f  fork88/control/generateBlocks[1].regblock/transmitValue_i_3__56/O
                         net (fo=4, unplaced)         0.268     7.796    fork74/control/generateBlocks[4].regblock/transmitValue_reg_4
                         LUT6 (Prop_lut6_I4_O)        0.043     7.839 r  fork74/control/generateBlocks[4].regblock/transmitValue_i_2__54/O
                         net (fo=2, unplaced)         0.255     8.094    fork74/control/generateBlocks[5].regblock/transmitValue_reg_8
                         LUT6 (Prop_lut6_I1_O)        0.043     8.137 r  fork74/control/generateBlocks[5].regblock/transmitValue_i_3__22/O
                         net (fo=9, unplaced)         0.285     8.422    buffer218/fifo/anyBlockStop
                         LUT4 (Prop_lut4_I2_O)        0.043     8.465 r  buffer218/fifo/Memory[0][7]_i_1__4/O
                         net (fo=8, unplaced)         0.284     8.749    buffer218/fifo/WriteEn3_out
                         FDRE                                         r  buffer218/fifo/Memory_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=2363, unset)         0.483     8.183    buffer218/fifo/clk
                         FDRE                                         r  buffer218/fifo/Memory_reg[0][0]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     7.955    buffer218/fifo/Memory_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                 -0.794    




