--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32369 paths analyzed, 576 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.513ns.
--------------------------------------------------------------------------------

Paths for end point rgb_reg_0 (SLICE_X21Y21.F2), 2249 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_y_reg_5 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.504ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.037 - 0.046)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_y_reg_5 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.XQ       Tcko                  0.515   graph_unit/heart_y_reg<5>
                                                       graph_unit/heart_y_reg_5
    SLICE_X18Y8.F4       net (fanout=10)       1.620   graph_unit/heart_y_reg<5>
    SLICE_X18Y8.X        Tilo                  0.660   graph_unit/heart_y_b_addsub0000<7>_bdd0
                                                       graph_unit/heart_y_b_addsub0000<7>11
    SLICE_X13Y4.F1       net (fanout=3)        1.229   graph_unit/heart_y_b_addsub0000<7>_bdd0
    SLICE_X13Y4.Y        Topy                  1.427   graph_unit/heart_y_b<8>
                                                       graph_unit/Msub_heart_y_b_lut<8>
                                                       graph_unit/Msub_heart_y_b_cy<8>
                                                       graph_unit/Msub_heart_y_b_xor<9>
    SLICE_X15Y12.G2      net (fanout=11)       0.902   graph_unit/heart_y_b<9>
    SLICE_X15Y12.COUT    Topcyg                0.871   graph_unit/sq_heart_on_cmp_le0003
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0003_lut<9>
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0003_cy<9>
    SLICE_X20Y19.G3      net (fanout=1)        0.913   graph_unit/sq_heart_on_cmp_le0003
    SLICE_X20Y19.Y       Tilo                  0.660   N53
                                                       graph_unit/rd_heart_on_and0000
    SLICE_X23Y25.F1      net (fanout=7)        0.690   graph_unit/rd_heart_on
    SLICE_X23Y25.X       Tilo                  0.612   N55
                                                       rgb_next<0>_SW0
    SLICE_X22Y23.BX      net (fanout=1)        0.353   N55
    SLICE_X22Y23.X       Tbxx                  0.699   N81
                                                       rgb_next<0>341_SW4
    SLICE_X21Y21.F2      net (fanout=1)        0.625   N81
    SLICE_X21Y21.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     12.504ns (6.172ns logic, 6.332ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_y_reg_5 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.406ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.037 - 0.046)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_y_reg_5 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.XQ       Tcko                  0.515   graph_unit/heart_y_reg<5>
                                                       graph_unit/heart_y_reg_5
    SLICE_X18Y8.F4       net (fanout=10)       1.620   graph_unit/heart_y_reg<5>
    SLICE_X18Y8.X        Tilo                  0.660   graph_unit/heart_y_b_addsub0000<7>_bdd0
                                                       graph_unit/heart_y_b_addsub0000<7>11
    SLICE_X13Y4.F1       net (fanout=3)        1.229   graph_unit/heart_y_b_addsub0000<7>_bdd0
    SLICE_X13Y4.Y        Topy                  1.427   graph_unit/heart_y_b<8>
                                                       graph_unit/Msub_heart_y_b_lut<8>
                                                       graph_unit/Msub_heart_y_b_cy<8>
                                                       graph_unit/Msub_heart_y_b_xor<9>
    SLICE_X15Y12.G2      net (fanout=11)       0.902   graph_unit/heart_y_b<9>
    SLICE_X15Y12.COUT    Topcyg                0.773   graph_unit/sq_heart_on_cmp_le0003
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0003_cy<9>
    SLICE_X20Y19.G3      net (fanout=1)        0.913   graph_unit/sq_heart_on_cmp_le0003
    SLICE_X20Y19.Y       Tilo                  0.660   N53
                                                       graph_unit/rd_heart_on_and0000
    SLICE_X23Y25.F1      net (fanout=7)        0.690   graph_unit/rd_heart_on
    SLICE_X23Y25.X       Tilo                  0.612   N55
                                                       rgb_next<0>_SW0
    SLICE_X22Y23.BX      net (fanout=1)        0.353   N55
    SLICE_X22Y23.X       Tbxx                  0.699   N81
                                                       rgb_next<0>341_SW4
    SLICE_X21Y21.F2      net (fanout=1)        0.625   N81
    SLICE_X21Y21.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     12.406ns (6.074ns logic, 6.332ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_y_reg_5 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.295ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.037 - 0.046)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_y_reg_5 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.XQ       Tcko                  0.515   graph_unit/heart_y_reg<5>
                                                       graph_unit/heart_y_reg_5
    SLICE_X18Y8.F4       net (fanout=10)       1.620   graph_unit/heart_y_reg<5>
    SLICE_X18Y8.X        Tilo                  0.660   graph_unit/heart_y_b_addsub0000<7>_bdd0
                                                       graph_unit/heart_y_b_addsub0000<7>11
    SLICE_X13Y3.G4       net (fanout=3)        0.820   graph_unit/heart_y_b_addsub0000<7>_bdd0
    SLICE_X13Y3.COUT     Topcyg                0.871   graph_unit/heart_y_b<6>
                                                       graph_unit/Msub_heart_y_b_lut<7>
                                                       graph_unit/Msub_heart_y_b_cy<7>
    SLICE_X13Y4.CIN      net (fanout=1)        0.000   graph_unit/Msub_heart_y_b_cy<7>
    SLICE_X13Y4.Y        Tciny                 0.756   graph_unit/heart_y_b<8>
                                                       graph_unit/Msub_heart_y_b_cy<8>
                                                       graph_unit/Msub_heart_y_b_xor<9>
    SLICE_X15Y12.G2      net (fanout=11)       0.902   graph_unit/heart_y_b<9>
    SLICE_X15Y12.COUT    Topcyg                0.871   graph_unit/sq_heart_on_cmp_le0003
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0003_lut<9>
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0003_cy<9>
    SLICE_X20Y19.G3      net (fanout=1)        0.913   graph_unit/sq_heart_on_cmp_le0003
    SLICE_X20Y19.Y       Tilo                  0.660   N53
                                                       graph_unit/rd_heart_on_and0000
    SLICE_X23Y25.F1      net (fanout=7)        0.690   graph_unit/rd_heart_on
    SLICE_X23Y25.X       Tilo                  0.612   N55
                                                       rgb_next<0>_SW0
    SLICE_X22Y23.BX      net (fanout=1)        0.353   N55
    SLICE_X22Y23.X       Tbxx                  0.699   N81
                                                       rgb_next<0>341_SW4
    SLICE_X21Y21.F2      net (fanout=1)        0.625   N81
    SLICE_X21Y21.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     12.295ns (6.372ns logic, 5.923ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_1 (SLICE_X21Y22.F1), 2249 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_y_reg_5 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.827ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.037 - 0.046)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_y_reg_5 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.XQ       Tcko                  0.515   graph_unit/heart_y_reg<5>
                                                       graph_unit/heart_y_reg_5
    SLICE_X18Y8.F4       net (fanout=10)       1.620   graph_unit/heart_y_reg<5>
    SLICE_X18Y8.X        Tilo                  0.660   graph_unit/heart_y_b_addsub0000<7>_bdd0
                                                       graph_unit/heart_y_b_addsub0000<7>11
    SLICE_X13Y4.F1       net (fanout=3)        1.229   graph_unit/heart_y_b_addsub0000<7>_bdd0
    SLICE_X13Y4.Y        Topy                  1.427   graph_unit/heart_y_b<8>
                                                       graph_unit/Msub_heart_y_b_lut<8>
                                                       graph_unit/Msub_heart_y_b_cy<8>
                                                       graph_unit/Msub_heart_y_b_xor<9>
    SLICE_X15Y12.G2      net (fanout=11)       0.902   graph_unit/heart_y_b<9>
    SLICE_X15Y12.COUT    Topcyg                0.871   graph_unit/sq_heart_on_cmp_le0003
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0003_lut<9>
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0003_cy<9>
    SLICE_X20Y19.G3      net (fanout=1)        0.913   graph_unit/sq_heart_on_cmp_le0003
    SLICE_X20Y19.Y       Tilo                  0.660   N53
                                                       graph_unit/rd_heart_on_and0000
    SLICE_X20Y19.F3      net (fanout=7)        0.056   graph_unit/rd_heart_on
    SLICE_X20Y19.X       Tilo                  0.660   N53
                                                       rgb_next<1>_SW0
    SLICE_X21Y23.BX      net (fanout=1)        0.809   N53
    SLICE_X21Y23.X       Tbxx                  0.641   N78
                                                       rgb_next<0>341_SW2
    SLICE_X21Y22.F1      net (fanout=1)        0.136   N78
    SLICE_X21Y22.CLK     Tfck                  0.728   rgb_reg<1>
                                                       rgb_next<1>
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     11.827ns (6.162ns logic, 5.665ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_y_reg_5 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.729ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.037 - 0.046)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_y_reg_5 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.XQ       Tcko                  0.515   graph_unit/heart_y_reg<5>
                                                       graph_unit/heart_y_reg_5
    SLICE_X18Y8.F4       net (fanout=10)       1.620   graph_unit/heart_y_reg<5>
    SLICE_X18Y8.X        Tilo                  0.660   graph_unit/heart_y_b_addsub0000<7>_bdd0
                                                       graph_unit/heart_y_b_addsub0000<7>11
    SLICE_X13Y4.F1       net (fanout=3)        1.229   graph_unit/heart_y_b_addsub0000<7>_bdd0
    SLICE_X13Y4.Y        Topy                  1.427   graph_unit/heart_y_b<8>
                                                       graph_unit/Msub_heart_y_b_lut<8>
                                                       graph_unit/Msub_heart_y_b_cy<8>
                                                       graph_unit/Msub_heart_y_b_xor<9>
    SLICE_X15Y12.G2      net (fanout=11)       0.902   graph_unit/heart_y_b<9>
    SLICE_X15Y12.COUT    Topcyg                0.773   graph_unit/sq_heart_on_cmp_le0003
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0003_cy<9>
    SLICE_X20Y19.G3      net (fanout=1)        0.913   graph_unit/sq_heart_on_cmp_le0003
    SLICE_X20Y19.Y       Tilo                  0.660   N53
                                                       graph_unit/rd_heart_on_and0000
    SLICE_X20Y19.F3      net (fanout=7)        0.056   graph_unit/rd_heart_on
    SLICE_X20Y19.X       Tilo                  0.660   N53
                                                       rgb_next<1>_SW0
    SLICE_X21Y23.BX      net (fanout=1)        0.809   N53
    SLICE_X21Y23.X       Tbxx                  0.641   N78
                                                       rgb_next<0>341_SW2
    SLICE_X21Y22.F1      net (fanout=1)        0.136   N78
    SLICE_X21Y22.CLK     Tfck                  0.728   rgb_reg<1>
                                                       rgb_next<1>
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     11.729ns (6.064ns logic, 5.665ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_y_reg_5 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.618ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.037 - 0.046)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_y_reg_5 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.XQ       Tcko                  0.515   graph_unit/heart_y_reg<5>
                                                       graph_unit/heart_y_reg_5
    SLICE_X18Y8.F4       net (fanout=10)       1.620   graph_unit/heart_y_reg<5>
    SLICE_X18Y8.X        Tilo                  0.660   graph_unit/heart_y_b_addsub0000<7>_bdd0
                                                       graph_unit/heart_y_b_addsub0000<7>11
    SLICE_X13Y3.G4       net (fanout=3)        0.820   graph_unit/heart_y_b_addsub0000<7>_bdd0
    SLICE_X13Y3.COUT     Topcyg                0.871   graph_unit/heart_y_b<6>
                                                       graph_unit/Msub_heart_y_b_lut<7>
                                                       graph_unit/Msub_heart_y_b_cy<7>
    SLICE_X13Y4.CIN      net (fanout=1)        0.000   graph_unit/Msub_heart_y_b_cy<7>
    SLICE_X13Y4.Y        Tciny                 0.756   graph_unit/heart_y_b<8>
                                                       graph_unit/Msub_heart_y_b_cy<8>
                                                       graph_unit/Msub_heart_y_b_xor<9>
    SLICE_X15Y12.G2      net (fanout=11)       0.902   graph_unit/heart_y_b<9>
    SLICE_X15Y12.COUT    Topcyg                0.871   graph_unit/sq_heart_on_cmp_le0003
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0003_lut<9>
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0003_cy<9>
    SLICE_X20Y19.G3      net (fanout=1)        0.913   graph_unit/sq_heart_on_cmp_le0003
    SLICE_X20Y19.Y       Tilo                  0.660   N53
                                                       graph_unit/rd_heart_on_and0000
    SLICE_X20Y19.F3      net (fanout=7)        0.056   graph_unit/rd_heart_on
    SLICE_X20Y19.X       Tilo                  0.660   N53
                                                       rgb_next<1>_SW0
    SLICE_X21Y23.BX      net (fanout=1)        0.809   N53
    SLICE_X21Y23.X       Tbxx                  0.641   N78
                                                       rgb_next<0>341_SW2
    SLICE_X21Y22.F1      net (fanout=1)        0.136   N78
    SLICE_X21Y22.CLK     Tfck                  0.728   rgb_reg<1>
                                                       rgb_next<1>
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     11.618ns (6.362ns logic, 5.256ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/heart_y_reg_7 (SLICE_X14Y8.F3), 1228 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_y_reg_5 (FF)
  Destination:          graph_unit/heart_y_reg_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.440ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.027 - 0.029)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_y_reg_5 to graph_unit/heart_y_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.XQ       Tcko                  0.515   graph_unit/heart_y_reg<5>
                                                       graph_unit/heart_y_reg_5
    SLICE_X18Y8.F4       net (fanout=10)       1.620   graph_unit/heart_y_reg<5>
    SLICE_X18Y8.X        Tilo                  0.660   graph_unit/heart_y_b_addsub0000<7>_bdd0
                                                       graph_unit/heart_y_b_addsub0000<7>11
    SLICE_X13Y3.G4       net (fanout=3)        0.820   graph_unit/heart_y_b_addsub0000<7>_bdd0
    SLICE_X13Y3.Y        Topgy                 1.070   graph_unit/heart_y_b<6>
                                                       graph_unit/Msub_heart_y_b_lut<7>
                                                       graph_unit/Msub_heart_y_b_xor<7>
    SLICE_X10Y2.G2       net (fanout=3)        0.443   graph_unit/heart_y_b<7>
    SLICE_X10Y2.Y        Tilo                  0.660   graph_unit/N12
                                                       graph_unit/heart_x_reg_cmp_lt0000213
    SLICE_X9Y2.BX        net (fanout=2)        0.402   graph_unit/heart_x_reg_cmp_lt0000213
    SLICE_X9Y2.X         Tbxx                  0.641   N97
                                                       graph_unit/heart_x_reg_cmp_lt00002158_SW1
    SLICE_X11Y2.F2       net (fanout=1)        0.372   N97
    SLICE_X11Y2.X        Tilo                  0.612   graph_unit/heart_y_reg_mux0001
                                                       graph_unit/heart_y_reg_mux000145
    SLICE_X13Y5.BX       net (fanout=3)        0.953   graph_unit/heart_y_reg_mux0001
    SLICE_X13Y5.COUT     Tbxcy                 0.669   graph_unit/heart_y_reg_addsub0000<0>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<0>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<1>
    SLICE_X13Y6.CIN      net (fanout=1)        0.000   graph_unit/Maddsub_heart_y_reg_addsub0000_cy<1>
    SLICE_X13Y6.COUT     Tbyp                  0.103   graph_unit/heart_y_reg_addsub0000<2>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<2>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<3>
    SLICE_X13Y7.CIN      net (fanout=1)        0.000   graph_unit/Maddsub_heart_y_reg_addsub0000_cy<3>
    SLICE_X13Y7.COUT     Tbyp                  0.103   graph_unit/heart_y_reg_addsub0000<4>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<4>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<5>
    SLICE_X13Y8.CIN      net (fanout=1)        0.000   graph_unit/Maddsub_heart_y_reg_addsub0000_cy<5>
    SLICE_X13Y8.Y        Tciny                 0.756   graph_unit/heart_y_reg_addsub0000<6>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<6>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_xor<7>
    SLICE_X14Y8.F3       net (fanout=1)        0.265   graph_unit/heart_y_reg_addsub0000<7>
    SLICE_X14Y8.CLK      Tfck                  0.776   graph_unit/heart_y_reg<7>
                                                       graph_unit/heart_y_reg_mux0000<2>1
                                                       graph_unit/heart_y_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     11.440ns (6.565ns logic, 4.875ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_y_reg_5 (FF)
  Destination:          graph_unit/heart_y_reg_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.326ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.027 - 0.029)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_y_reg_5 to graph_unit/heart_y_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.XQ       Tcko                  0.515   graph_unit/heart_y_reg<5>
                                                       graph_unit/heart_y_reg_5
    SLICE_X18Y8.F4       net (fanout=10)       1.620   graph_unit/heart_y_reg<5>
    SLICE_X18Y8.X        Tilo                  0.660   graph_unit/heart_y_b_addsub0000<7>_bdd0
                                                       graph_unit/heart_y_b_addsub0000<7>11
    SLICE_X13Y3.G4       net (fanout=3)        0.820   graph_unit/heart_y_b_addsub0000<7>_bdd0
    SLICE_X13Y3.Y        Topgy                 1.070   graph_unit/heart_y_b<6>
                                                       graph_unit/Msub_heart_y_b_lut<7>
                                                       graph_unit/Msub_heart_y_b_xor<7>
    SLICE_X10Y2.G2       net (fanout=3)        0.443   graph_unit/heart_y_b<7>
    SLICE_X10Y2.Y        Tilo                  0.660   graph_unit/N12
                                                       graph_unit/heart_x_reg_cmp_lt0000213
    SLICE_X9Y2.BX        net (fanout=2)        0.402   graph_unit/heart_x_reg_cmp_lt0000213
    SLICE_X9Y2.X         Tbxx                  0.641   N97
                                                       graph_unit/heart_x_reg_cmp_lt00002158_SW1
    SLICE_X11Y2.F2       net (fanout=1)        0.372   N97
    SLICE_X11Y2.X        Tilo                  0.612   graph_unit/heart_y_reg_mux0001
                                                       graph_unit/heart_y_reg_mux000145
    SLICE_X13Y5.F1       net (fanout=3)        0.497   graph_unit/heart_y_reg_mux0001
    SLICE_X13Y5.COUT     Topcyf                1.011   graph_unit/heart_y_reg_addsub0000<0>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_lut<0>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<0>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<1>
    SLICE_X13Y6.CIN      net (fanout=1)        0.000   graph_unit/Maddsub_heart_y_reg_addsub0000_cy<1>
    SLICE_X13Y6.COUT     Tbyp                  0.103   graph_unit/heart_y_reg_addsub0000<2>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<2>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<3>
    SLICE_X13Y7.CIN      net (fanout=1)        0.000   graph_unit/Maddsub_heart_y_reg_addsub0000_cy<3>
    SLICE_X13Y7.COUT     Tbyp                  0.103   graph_unit/heart_y_reg_addsub0000<4>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<4>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<5>
    SLICE_X13Y8.CIN      net (fanout=1)        0.000   graph_unit/Maddsub_heart_y_reg_addsub0000_cy<5>
    SLICE_X13Y8.Y        Tciny                 0.756   graph_unit/heart_y_reg_addsub0000<6>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<6>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_xor<7>
    SLICE_X14Y8.F3       net (fanout=1)        0.265   graph_unit/heart_y_reg_addsub0000<7>
    SLICE_X14Y8.CLK      Tfck                  0.776   graph_unit/heart_y_reg<7>
                                                       graph_unit/heart_y_reg_mux0000<2>1
                                                       graph_unit/heart_y_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     11.326ns (6.907ns logic, 4.419ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_y_reg_4 (FF)
  Destination:          graph_unit/heart_y_reg_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.158ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.027 - 0.029)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_y_reg_4 to graph_unit/heart_y_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.YQ       Tcko                  0.567   graph_unit/heart_y_reg<5>
                                                       graph_unit/heart_y_reg_4
    SLICE_X18Y8.F1       net (fanout=12)       1.286   graph_unit/heart_y_reg<4>
    SLICE_X18Y8.X        Tilo                  0.660   graph_unit/heart_y_b_addsub0000<7>_bdd0
                                                       graph_unit/heart_y_b_addsub0000<7>11
    SLICE_X13Y3.G4       net (fanout=3)        0.820   graph_unit/heart_y_b_addsub0000<7>_bdd0
    SLICE_X13Y3.Y        Topgy                 1.070   graph_unit/heart_y_b<6>
                                                       graph_unit/Msub_heart_y_b_lut<7>
                                                       graph_unit/Msub_heart_y_b_xor<7>
    SLICE_X10Y2.G2       net (fanout=3)        0.443   graph_unit/heart_y_b<7>
    SLICE_X10Y2.Y        Tilo                  0.660   graph_unit/N12
                                                       graph_unit/heart_x_reg_cmp_lt0000213
    SLICE_X9Y2.BX        net (fanout=2)        0.402   graph_unit/heart_x_reg_cmp_lt0000213
    SLICE_X9Y2.X         Tbxx                  0.641   N97
                                                       graph_unit/heart_x_reg_cmp_lt00002158_SW1
    SLICE_X11Y2.F2       net (fanout=1)        0.372   N97
    SLICE_X11Y2.X        Tilo                  0.612   graph_unit/heart_y_reg_mux0001
                                                       graph_unit/heart_y_reg_mux000145
    SLICE_X13Y5.BX       net (fanout=3)        0.953   graph_unit/heart_y_reg_mux0001
    SLICE_X13Y5.COUT     Tbxcy                 0.669   graph_unit/heart_y_reg_addsub0000<0>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<0>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<1>
    SLICE_X13Y6.CIN      net (fanout=1)        0.000   graph_unit/Maddsub_heart_y_reg_addsub0000_cy<1>
    SLICE_X13Y6.COUT     Tbyp                  0.103   graph_unit/heart_y_reg_addsub0000<2>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<2>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<3>
    SLICE_X13Y7.CIN      net (fanout=1)        0.000   graph_unit/Maddsub_heart_y_reg_addsub0000_cy<3>
    SLICE_X13Y7.COUT     Tbyp                  0.103   graph_unit/heart_y_reg_addsub0000<4>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<4>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<5>
    SLICE_X13Y8.CIN      net (fanout=1)        0.000   graph_unit/Maddsub_heart_y_reg_addsub0000_cy<5>
    SLICE_X13Y8.Y        Tciny                 0.756   graph_unit/heart_y_reg_addsub0000<6>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<6>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_xor<7>
    SLICE_X14Y8.F3       net (fanout=1)        0.265   graph_unit/heart_y_reg_addsub0000<7>
    SLICE_X14Y8.CLK      Tfck                  0.776   graph_unit/heart_y_reg<7>
                                                       graph_unit/heart_y_reg_mux0000<2>1
                                                       graph_unit/heart_y_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     11.158ns (6.617ns logic, 4.541ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_1 (SLICE_X5Y3.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.817ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_1 (FF)
  Destination:          keyboard_unit/ps2_code_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.024 - 0.020)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_1 to keyboard_unit/ps2_code_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y7.XQ        Tcko                  0.412   keyboard_unit/ps2_code_next<1>
                                                       keyboard_unit/ps2_code_next_1
    SLICE_X5Y3.BX        net (fanout=1)        0.329   keyboard_unit/ps2_code_next<1>
    SLICE_X5Y3.CLK       Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<1>
                                                       keyboard_unit/ps2_code_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.492ns logic, 0.329ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/debounce_ps2_clk/flipflops_1 (SLICE_X0Y33.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.929ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/debounce_ps2_clk/flipflops_0 (FF)
  Destination:          keyboard_unit/debounce_ps2_clk/flipflops_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.929ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/debounce_ps2_clk/flipflops_0 to keyboard_unit/debounce_ps2_clk/flipflops_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y33.YQ       Tcko                  0.454   keyboard_unit/debounce_ps2_clk/flipflops<1>
                                                       keyboard_unit/debounce_ps2_clk/flipflops_0
    SLICE_X0Y33.BX       net (fanout=3)        0.359   keyboard_unit/debounce_ps2_clk/flipflops<0>
    SLICE_X0Y33.CLK      Tckdi       (-Th)    -0.116   keyboard_unit/debounce_ps2_clk/flipflops<1>
                                                       keyboard_unit/debounce_ps2_clk/flipflops_1
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (0.570ns logic, 0.359ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/debounce_ps2_clk/counter_out_4 (SLICE_X1Y32.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.991ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/debounce_ps2_clk/counter_out_8 (FF)
  Destination:          keyboard_unit/debounce_ps2_clk/counter_out_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.988ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.005 - 0.008)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/debounce_ps2_clk/counter_out_8 to keyboard_unit/debounce_ps2_clk/counter_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y34.XQ       Tcko                  0.411   keyboard_unit/debounce_ps2_clk/counter_out<8>
                                                       keyboard_unit/debounce_ps2_clk/counter_out_8
    SLICE_X1Y32.CE       net (fanout=7)        0.506   keyboard_unit/debounce_ps2_clk/counter_out<8>
    SLICE_X1Y32.CLK      Tckce       (-Th)    -0.071   keyboard_unit/debounce_ps2_clk/counter_out<4>
                                                       keyboard_unit/debounce_ps2_clk/counter_out_4
    -------------------------------------------------  ---------------------------
    Total                                      0.988ns (0.482ns logic, 0.506ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_reg<0>/SR
  Logical resource: graph_unit/proj1_y_reg_0/SR
  Location pin: SLICE_X19Y8.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_reg<0>/SR
  Logical resource: graph_unit/proj1_y_reg_0/SR
  Location pin: SLICE_X19Y8.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_reg<0>/SR
  Logical resource: graph_unit/proj1_y_reg_1/SR
  Location pin: SLICE_X19Y8.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   12.513|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 32369 paths, 0 nets, and 1973 connections

Design statistics:
   Minimum period:  12.513ns{1}   (Maximum frequency:  79.917MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 22 18:08:31 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 347 MB



