Running: D:\PROGRAMx86\xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/iverilog/New folder/inqbeFPGAblink/tb_blink_isim_beh.exe -prj C:/iverilog/New folder/inqbeFPGAblink/tb_blink_beh.prj work.tb_blink work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Analyzing Verilog file "C:/iverilog/New folder/inqbeFPGAblink/blink.v" into library work
Analyzing Verilog file "C:/iverilog/New folder/inqbeFPGAblink/tb_blink.v" into library work
Analyzing Verilog file "D:/PROGRAMx86/xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module blink
Compiling module tb_blink
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/iverilog/New folder/inqbeFPGAblink/tb_blink_isim_beh.exe
Fuse Memory Usage: 28056 KB
Fuse CPU Usage: 217 ms
